{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674133438525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674133438533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 19 13:03:58 2023 " "Processing started: Thu Jan 19 13:03:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674133438533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133438533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world " "Command: quartus_map --read_settings_files=on --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133438533 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674133439255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674133439255 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "first_nios2_system.qsys " "Elaborating Platform Designer system entity \"first_nios2_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133449410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:13 Progress: Loading system_template_de1_soc/first_nios2_system.qsys " "2023.01.19.13:04:13 Progress: Loading system_template_de1_soc/first_nios2_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133453561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:14 Progress: Reading input file " "2023.01.19.13:04:14 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133454267 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:14 Progress: Adding clk_0 \[clock_source 18.0\] " "2023.01.19.13:04:14 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133454384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:15 Progress: Parameterizing module clk_0 " "2023.01.19.13:04:15 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133455122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:15 Progress: Adding cpu \[altera_nios2_gen2 18.0\] " "2023.01.19.13:04:15 Progress: Adding cpu \[altera_nios2_gen2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133455124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:15 Progress: Parameterizing module cpu " "2023.01.19.13:04:15 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133455502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:15 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\] " "2023.01.19.13:04:15 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133455516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:15 Progress: Parameterizing module jtag_uart " "2023.01.19.13:04:15 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133455562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:15 Progress: Adding led_pio \[altera_avalon_pio 18.0\] " "2023.01.19.13:04:15 Progress: Adding led_pio \[altera_avalon_pio 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133455563 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:15 Progress: Parameterizing module led_pio " "2023.01.19.13:04:15 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133455598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:15 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.0\] " "2023.01.19.13:04:15 Progress: Adding onchip_mem \[altera_avalon_onchip_memory2 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133455598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:15 Progress: Parameterizing module onchip_mem " "2023.01.19.13:04:15 Progress: Parameterizing module onchip_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133455626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:15 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.0\] " "2023.01.19.13:04:15 Progress: Adding sys_clk_timer \[altera_avalon_timer 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133455627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:15 Progress: Parameterizing module sys_clk_timer " "2023.01.19.13:04:15 Progress: Parameterizing module sys_clk_timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133455703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:15 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.0\] " "2023.01.19.13:04:15 Progress: Adding sysid \[altera_avalon_sysid_qsys 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133455704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:16 Progress: Parameterizing module sysid " "2023.01.19.13:04:16 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133456076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:16 Progress: Building connections " "2023.01.19.13:04:16 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133456077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:16 Progress: Parameterizing connections " "2023.01.19.13:04:16 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133456122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:16 Progress: Validating " "2023.01.19.13:04:16 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133456124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.01.19.13:04:17 Progress: Done reading input file " "2023.01.19.13:04:17 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133457169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "First_nios2_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133458333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "First_nios2_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133458334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system.sysid: Time stamp will be automatically updated when this component is generated. " "First_nios2_system.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133458334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system: Generating first_nios2_system \"first_nios2_system\" for QUARTUS_SYNTH " "First_nios2_system: Generating first_nios2_system \"first_nios2_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133459002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"first_nios2_system\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"first_nios2_system\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133465611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'first_nios2_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'first_nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133465632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart --dir=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0002_jtag_uart_gen//first_nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=first_nios2_system_jtag_uart --dir=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0002_jtag_uart_gen//first_nios2_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133465633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'first_nios2_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'first_nios2_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133465937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"first_nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"first_nios2_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133465959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'first_nios2_system_led_pio' " "Led_pio: Starting RTL generation for module 'first_nios2_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133465969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_led_pio --dir=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0003_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0003_led_pio_gen//first_nios2_system_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=first_nios2_system_led_pio --dir=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0003_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0003_led_pio_gen//first_nios2_system_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133465969 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'first_nios2_system_led_pio' " "Led_pio: Done RTL generation for module 'first_nios2_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133466183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"first_nios2_system\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"first_nios2_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133466191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Starting RTL generation for module 'first_nios2_system_onchip_mem' " "Onchip_mem: Starting RTL generation for module 'first_nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133466200 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=first_nios2_system_onchip_mem --dir=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0004_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0004_onchip_mem_gen//first_nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \] " "Onchip_mem:   Generation command is \[exec C:/intelfpga_lite/18.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=first_nios2_system_onchip_mem --dir=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0004_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0004_onchip_mem_gen//first_nios2_system_onchip_mem_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133466201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: Done RTL generation for module 'first_nios2_system_onchip_mem' " "Onchip_mem: Done RTL generation for module 'first_nios2_system_onchip_mem'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133489866 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_mem: \"first_nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\" " "Onchip_mem: \"first_nios2_system\" instantiated altera_avalon_onchip_memory2 \"onchip_mem\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133489934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Starting RTL generation for module 'first_nios2_system_sys_clk_timer' " "Sys_clk_timer: Starting RTL generation for module 'first_nios2_system_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133489953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_nios2_system_sys_clk_timer --dir=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0005_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0005_sys_clk_timer_gen//first_nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \] " "Sys_clk_timer:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=first_nios2_system_sys_clk_timer --dir=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0005_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.0/quartus --verilog --config=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0005_sys_clk_timer_gen//first_nios2_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133489953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: Done RTL generation for module 'first_nios2_system_sys_clk_timer' " "Sys_clk_timer: Done RTL generation for module 'first_nios2_system_sys_clk_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133490218 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_clk_timer: \"first_nios2_system\" instantiated altera_avalon_timer \"sys_clk_timer\" " "Sys_clk_timer: \"first_nios2_system\" instantiated altera_avalon_timer \"sys_clk_timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133490222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"first_nios2_system\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"first_nios2_system\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133490230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133494521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133494940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133495367 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133495819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133496242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133496682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"first_nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"first_nios2_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133499650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"first_nios2_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"first_nios2_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133499654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"first_nios2_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"first_nios2_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133499659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'first_nios2_system_cpu_cpu' " "Cpu: Starting RTL generation for module 'first_nios2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133499681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=first_nios2_system_cpu_cpu --dir=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0009_cpu_gen//first_nios2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=first_nios2_system_cpu_cpu --dir=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.0/quartus/bin64/ --verilog --config=C:/Users/therc/AppData/Local/Temp/alt9376_4651201916163504928.dir/0009_cpu_gen//first_nios2_system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133499683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:00 (*) Starting Nios II generation " "Cpu: # 2023.01.19 13:05:00 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:00 (*)   Checking for plaintext license. " "Cpu: # 2023.01.19 13:05:00 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:00 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2023.01.19 13:05:00 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.01.19 13:05:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:00 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.01.19 13:05:00 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:00 (*)   Plaintext license not found. " "Cpu: # 2023.01.19 13:05:00 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:00 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2023.01.19 13:05:00 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:01 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/ " "Cpu: # 2023.01.19 13:05:01 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.01.19 13:05:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506464 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:01 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.01.19 13:05:01 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:01 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2023.01.19 13:05:01 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506465 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:01 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.01.19 13:05:01 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:01 (*)   Creating all objects for CPU " "Cpu: # 2023.01.19 13:05:01 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:01 (*)     Testbench " "Cpu: # 2023.01.19 13:05:01 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506466 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:01 (*)     Instruction decoding " "Cpu: # 2023.01.19 13:05:01 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506467 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:01 (*)       Instruction fields " "Cpu: # 2023.01.19 13:05:01 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:01 (*)       Instruction decodes " "Cpu: # 2023.01.19 13:05:01 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:01 (*)       Signals for RTL simulation waveforms " "Cpu: # 2023.01.19 13:05:01 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:02 (*)       Instruction controls " "Cpu: # 2023.01.19 13:05:02 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:02 (*)     Pipeline frontend " "Cpu: # 2023.01.19 13:05:02 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:02 (*)     Pipeline backend " "Cpu: # 2023.01.19 13:05:02 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:04 (*)   Generating RTL from CPU objects " "Cpu: # 2023.01.19 13:05:04 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:05 (*)   Creating encrypted RTL " "Cpu: # 2023.01.19 13:05:05 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.01.19 13:05:06 (*) Done Nios II generation " "Cpu: # 2023.01.19 13:05:06 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'first_nios2_system_cpu_cpu' " "Cpu: Done RTL generation for module 'first_nios2_system_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\" " "Cpu_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506654 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133506759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133507531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133507538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "First_nios2_system: Done \"first_nios2_system\" with 31 modules, 50 files " "First_nios2_system: Done \"first_nios2_system\" with 31 modules, 50 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133507539 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "first_nios2_system.qsys " "Finished elaborating Platform Designer system entity \"first_nios2_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133508497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hello_world.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hello_world.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hello_world " "Found entity 1: hello_world" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133508690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/first_nios2_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/first_nios2_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system " "Found entity 1: first_nios2_system" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133508715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133508720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133508740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508744 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133508744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133508769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133508789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133508811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508835 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133508835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133508852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133508875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133508902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/first_nios2_system/submodules/altera_reset_controller.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133508920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133508940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu " "Found entity 1: first_nios2_system_cpu" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133508961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133508961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_cpu_ic_data_module " "Found entity 1: first_nios2_system_cpu_cpu_ic_data_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_cpu_cpu_ic_tag_module " "Found entity 2: first_nios2_system_cpu_cpu_ic_tag_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_cpu_cpu_bht_module " "Found entity 3: first_nios2_system_cpu_cpu_bht_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_cpu_cpu_register_bank_a_module " "Found entity 4: first_nios2_system_cpu_cpu_register_bank_a_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_cpu_cpu_register_bank_b_module " "Found entity 5: first_nios2_system_cpu_cpu_register_bank_b_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "6 first_nios2_system_cpu_cpu_dc_tag_module " "Found entity 6: first_nios2_system_cpu_cpu_dc_tag_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "7 first_nios2_system_cpu_cpu_dc_data_module " "Found entity 7: first_nios2_system_cpu_cpu_dc_data_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "8 first_nios2_system_cpu_cpu_dc_victim_module " "Found entity 8: first_nios2_system_cpu_cpu_dc_victim_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "9 first_nios2_system_cpu_cpu_nios2_oci_debug " "Found entity 9: first_nios2_system_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "10 first_nios2_system_cpu_cpu_nios2_oci_break " "Found entity 10: first_nios2_system_cpu_cpu_nios2_oci_break" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "11 first_nios2_system_cpu_cpu_nios2_oci_xbrk " "Found entity 11: first_nios2_system_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "12 first_nios2_system_cpu_cpu_nios2_oci_dbrk " "Found entity 12: first_nios2_system_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "13 first_nios2_system_cpu_cpu_nios2_oci_itrace " "Found entity 13: first_nios2_system_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "14 first_nios2_system_cpu_cpu_nios2_oci_td_mode " "Found entity 14: first_nios2_system_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "15 first_nios2_system_cpu_cpu_nios2_oci_dtrace " "Found entity 15: first_nios2_system_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "16 first_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: first_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "17 first_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: first_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "18 first_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: first_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "19 first_nios2_system_cpu_cpu_nios2_oci_fifo " "Found entity 19: first_nios2_system_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "20 first_nios2_system_cpu_cpu_nios2_oci_pib " "Found entity 20: first_nios2_system_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "21 first_nios2_system_cpu_cpu_nios2_oci_im " "Found entity 21: first_nios2_system_cpu_cpu_nios2_oci_im" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "22 first_nios2_system_cpu_cpu_nios2_performance_monitors " "Found entity 22: first_nios2_system_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "23 first_nios2_system_cpu_cpu_nios2_avalon_reg " "Found entity 23: first_nios2_system_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "24 first_nios2_system_cpu_cpu_ociram_sp_ram_module " "Found entity 24: first_nios2_system_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "25 first_nios2_system_cpu_cpu_nios2_ocimem " "Found entity 25: first_nios2_system_cpu_cpu_nios2_ocimem" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "26 first_nios2_system_cpu_cpu_nios2_oci " "Found entity 26: first_nios2_system_cpu_cpu_nios2_oci" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""} { "Info" "ISGN_ENTITY_NAME" "27 first_nios2_system_cpu_cpu " "Found entity 27: first_nios2_system_cpu_cpu" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133509791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_cpu_debug_slave_sysclk " "Found entity 1: first_nios2_system_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133509798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_cpu_debug_slave_tck " "Found entity 1: first_nios2_system_cpu_cpu_debug_slave_tck" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133509810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_cpu_debug_slave_wrapper " "Found entity 1: first_nios2_system_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133509821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_cpu_cpu_test_bench " "Found entity 1: first_nios2_system_cpu_cpu_test_bench" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_test_bench.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133509840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_irq_mapper " "Found entity 1: first_nios2_system_irq_mapper" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133509854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_jtag_uart_sim_scfifo_w " "Found entity 1: first_nios2_system_jtag_uart_sim_scfifo_w" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509879 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_jtag_uart_scfifo_w " "Found entity 2: first_nios2_system_jtag_uart_scfifo_w" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509879 ""} { "Info" "ISGN_ENTITY_NAME" "3 first_nios2_system_jtag_uart_sim_scfifo_r " "Found entity 3: first_nios2_system_jtag_uart_sim_scfifo_r" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509879 ""} { "Info" "ISGN_ENTITY_NAME" "4 first_nios2_system_jtag_uart_scfifo_r " "Found entity 4: first_nios2_system_jtag_uart_scfifo_r" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509879 ""} { "Info" "ISGN_ENTITY_NAME" "5 first_nios2_system_jtag_uart " "Found entity 5: first_nios2_system_jtag_uart" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133509879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_led_pio " "Found entity 1: first_nios2_system_led_pio" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133509885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0 " "Found entity 1: first_nios2_system_mm_interconnect_0" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133509929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: first_nios2_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133509952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133509973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_demux " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133509994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133509994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133510013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_mux " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133510036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: first_nios2_system_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133510060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674133510081 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674133510082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510088 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router " "Found entity 2: first_nios2_system_mm_interconnect_0_router" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133510088 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674133510106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674133510107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510110 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router_001 " "Found entity 2: first_nios2_system_mm_interconnect_0_router_001" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133510110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674133510114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674133510114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510118 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router_002 " "Found entity 2: first_nios2_system_mm_interconnect_0_router_002" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133510118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel first_nios2_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674133510121 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel first_nios2_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at first_nios2_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1674133510122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: first_nios2_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510126 ""} { "Info" "ISGN_ENTITY_NAME" "2 first_nios2_system_mm_interconnect_0_router_004 " "Found entity 2: first_nios2_system_mm_interconnect_0_router_004" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133510126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_demux " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133510146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133510168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_mux " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133510197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: first_nios2_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133510223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_onchip_mem " "Found entity 1: first_nios2_system_onchip_mem" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133510236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sys_clk_timer " "Found entity 1: first_nios2_system_sys_clk_timer" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133510246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_nios2_system_sysid " "Found entity 1: first_nios2_system_sysid" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133510268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133510268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hello_world " "Elaborating entity \"hello_world\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674133510375 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_CAS_N " "Pin \"oDRAM_CAS_N\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 336 360 536 352 "oDRAM_CAS_N" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1674133510377 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_CKE " "Pin \"oDRAM_CKE\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 352 360 536 368 "oDRAM_CKE" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1674133510377 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_CS_N " "Pin \"oDRAM_CS_N\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 368 360 536 384 "oDRAM_CS_N" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1674133510378 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_RAS_N " "Pin \"oDRAM_RAS_N\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 416 360 536 432 "oDRAM_RAS_N" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1674133510378 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_WE_N " "Pin \"oDRAM_WE_N\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 432 360 536 448 "oDRAM_WE_N" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1674133510378 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_CLK " "Pin \"oDRAM_CLK\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 512 360 536 528 "oDRAM_CLK" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1674133510378 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_A\[11..0\] " "Pin \"oDRAM_A\[11..0\]\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1674133510378 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_BA\[1..0\] " "Pin \"oDRAM_BA\[1..0\]\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 320 352 536 336 "oDRAM_BA\[1..0\] " "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1674133510378 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "oDRAM_DQM\[1..0\] " "Pin \"oDRAM_DQM\[1..0\]\" is missing source" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 456 344 536 472 "oDRAM_DQM\[1..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1674133510378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system first_nios2_system:inst2 " "Elaborating entity \"first_nios2_system\" for hierarchy \"first_nios2_system:inst2\"" {  } { { "hello_world.bdf" "inst2" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 136 672 1184 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133510386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu first_nios2_system:inst2\|first_nios2_system_cpu:cpu " "Elaborating entity \"first_nios2_system_cpu\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "cpu" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133510413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu " "Elaborating entity \"first_nios2_system_cpu_cpu\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" "cpu" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133510475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_test_bench first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_test_bench:the_first_nios2_system_cpu_cpu_test_bench " "Elaborating entity \"first_nios2_system_cpu_cpu_test_bench\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_test_bench:the_first_nios2_system_cpu_cpu_test_bench\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_test_bench" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 5961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133510947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_ic_data_module first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data " "Elaborating entity \"first_nios2_system_cpu_cpu_ic_data_module\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "first_nios2_system_cpu_cpu_ic_data" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 6963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekj1 " "Found entity 1: altsyncram_ekj1" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133511177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133511177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekj1 first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated " "Elaborating entity \"altsyncram_ekj1\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_ic_tag_module first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag " "Elaborating entity \"first_nios2_system_cpu_cpu_ic_tag_module\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "first_nios2_system_cpu_cpu_ic_tag" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 7029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fdj1 " "Found entity 1: altsyncram_fdj1" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133511360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133511360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fdj1 first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated " "Elaborating entity \"altsyncram_fdj1\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_bht_module first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_bht_module:first_nios2_system_cpu_cpu_bht " "Elaborating entity \"first_nios2_system_cpu_cpu_bht_module\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_bht_module:first_nios2_system_cpu_cpu_bht\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "first_nios2_system_cpu_cpu_bht" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 7227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_bht_module:first_nios2_system_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_bht_module:first_nios2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133511513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133511513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_bht_module:first_nios2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_bht_module:first_nios2_system_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_register_bank_a_module first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a " "Elaborating entity \"first_nios2_system_cpu_cpu_register_bank_a_module\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "first_nios2_system_cpu_cpu_register_bank_a" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 8183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133511662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133511662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_register_bank_b_module first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b " "Elaborating entity \"first_nios2_system_cpu_cpu_register_bank_b_module\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "first_nios2_system_cpu_cpu_register_bank_b" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 8201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_dc_tag_module first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag " "Elaborating entity \"first_nios2_system_cpu_cpu_dc_tag_module\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "first_nios2_system_cpu_cpu_dc_tag" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 9166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bpi1 " "Found entity 1: altsyncram_bpi1" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_bpi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133511898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133511898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bpi1 first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated " "Elaborating entity \"altsyncram_bpi1\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_dc_data_module first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data " "Elaborating entity \"first_nios2_system_cpu_cpu_dc_data_module\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "first_nios2_system_cpu_cpu_dc_data" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 9232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133511980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133512051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133512051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_dc_victim_module first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim " "Elaborating entity \"first_nios2_system_cpu_cpu_dc_victim_module\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "first_nios2_system_cpu_cpu_dc_victim" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 9344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133512215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133512215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_oci first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_oci\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_oci" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 10123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_oci_debug first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_debug:the_first_nios2_system_cpu_cpu_nios2_oci_debug " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_oci_debug\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_debug:the_first_nios2_system_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_oci_debug" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_debug:the_first_nios2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_debug:the_first_nios2_system_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_oci_break first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_break:the_first_nios2_system_cpu_cpu_nios2_oci_break " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_oci_break\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_break:the_first_nios2_system_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_oci_break" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_oci_xbrk first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_xbrk:the_first_nios2_system_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_oci_xbrk" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_oci_dbrk first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_dbrk:the_first_nios2_system_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_oci_dbrk" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_oci_itrace first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_oci_itrace\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_oci_itrace" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_oci_dtrace first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_oci_dtrace" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_oci_td_mode first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_cpu_nios2_oci_dtrace\|first_nios2_system_cpu_cpu_nios2_oci_td_mode:first_nios2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_dtrace:the_first_nios2_system_cpu_cpu_nios2_oci_dtrace\|first_nios2_system_cpu_cpu_nios2_oci_td_mode:first_nios2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "first_nios2_system_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_oci_fifo first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_oci_fifo\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_oci_fifo" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_cpu_nios2_oci_fifo\|first_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_first_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_cpu_nios2_oci_fifo\|first_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_first_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_cpu_nios2_oci_fifo\|first_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_first_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_cpu_nios2_oci_fifo\|first_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_first_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133512979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_cpu_nios2_oci_fifo\|first_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_first_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_fifo:the_first_nios2_system_cpu_cpu_nios2_oci_fifo\|first_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc:the_first_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133513032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_oci_pib first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_pib:the_first_nios2_system_cpu_cpu_nios2_oci_pib " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_oci_pib\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_pib:the_first_nios2_system_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_oci_pib" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133513076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_oci_im first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_im:the_first_nios2_system_cpu_cpu_nios2_oci_im " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_oci_im\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_oci_im:the_first_nios2_system_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_oci_im" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133513123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_avalon_reg first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_avalon_reg\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_avalon_reg:the_first_nios2_system_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_avalon_reg" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133513179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_nios2_ocimem first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem " "Elaborating entity \"first_nios2_system_cpu_cpu_nios2_ocimem\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_ocimem" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133513229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_ociram_sp_ram_module first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram " "Elaborating entity \"first_nios2_system_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "first_nios2_system_cpu_cpu_ociram_sp_ram" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133513314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_altsyncram" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133513331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133513402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133513402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133513405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_debug_slave_wrapper first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"first_nios2_system_cpu_cpu_debug_slave_wrapper\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_debug_slave_wrapper" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133513431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_debug_slave_tck first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck " "Elaborating entity \"first_nios2_system_cpu_cpu_debug_slave_tck\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_tck:the_first_nios2_system_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_wrapper.v" "the_first_nios2_system_cpu_cpu_debug_slave_tck" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133513443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_cpu_cpu_debug_slave_sysclk first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_sysclk:the_first_nios2_system_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"first_nios2_system_cpu_cpu_debug_slave_sysclk\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|first_nios2_system_cpu_cpu_debug_slave_sysclk:the_first_nios2_system_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_wrapper.v" "the_first_nios2_system_cpu_cpu_debug_slave_sysclk" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133513508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_wrapper.v" "first_nios2_system_cpu_cpu_debug_slave_phy" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133513602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133513616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133514177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_debug_slave_wrapper:the_first_nios2_system_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:first_nios2_system_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133514353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart " "Elaborating entity \"first_nios2_system_jtag_uart\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "jtag_uart" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133514414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart_scfifo_w first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w " "Elaborating entity \"first_nios2_system_jtag_uart_scfifo_w\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "the_first_nios2_system_jtag_uart_scfifo_w" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133514427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "wfifo" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133514650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133514669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133514669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133514669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133514669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133514669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133514669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133514669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133514669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133514669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133514669 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674133514669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133514725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133514725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133514728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133514752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133514752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133514757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133514789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133514789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133514796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133514852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133514852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133514860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133514922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133514922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133514927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133514986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133514986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_w:the_first_nios2_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133514991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_jtag_uart_scfifo_r first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r " "Elaborating entity \"first_nios2_system_jtag_uart_scfifo_r\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "the_first_nios2_system_jtag_uart_scfifo_r" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133515017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "first_nios2_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133515401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133515433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133515433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133515433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133515433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133515433 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674133515433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133515482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133515496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_led_pio first_nios2_system:inst2\|first_nios2_system_led_pio:led_pio " "Elaborating entity \"first_nios2_system_led_pio\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_led_pio:led_pio\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "led_pio" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133515512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_onchip_mem first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem " "Elaborating entity \"first_nios2_system_onchip_mem\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "onchip_mem" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133515521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" "the_altsyncram" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133517407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133517431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133517431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file first_nios2_system_onchip_mem.hex " "Parameter \"init_file\" = \"first_nios2_system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133517431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133517431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512000 " "Parameter \"maximum_depth\" = \"512000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133517431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512000 " "Parameter \"numwords_a\" = \"512000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133517431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133517431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133517431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133517431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133517431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133517431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133517431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133517431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1674133517431 ""}  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_onchip_mem.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1674133517431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4o1 " "Found entity 1: altsyncram_s4o1" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133517843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133517843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s4o1 first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated " "Elaborating entity \"altsyncram_s4o1\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133517847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1na " "Found entity 1: decode_1na" {  } { { "db/decode_1na.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/decode_1na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133533076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133533076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1na first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|decode_1na:decode3 " "Elaborating entity \"decode_1na\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|decode_1na:decode3\"" {  } { { "db/altsyncram_s4o1.tdf" "decode3" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133533081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_uib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_uib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_uib " "Found entity 1: mux_uib" {  } { { "db/mux_uib.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/mux_uib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133533179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133533179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_uib first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|mux_uib:mux2 " "Elaborating entity \"mux_uib\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|mux_uib:mux2\"" {  } { { "db/altsyncram_s4o1.tdf" "mux2" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133533184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sys_clk_timer first_nios2_system:inst2\|first_nios2_system_sys_clk_timer:sys_clk_timer " "Elaborating entity \"first_nios2_system_sys_clk_timer\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_sys_clk_timer:sys_clk_timer\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "sys_clk_timer" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_sysid first_nios2_system:inst2\|first_nios2_system_sysid:sysid " "Elaborating entity \"first_nios2_system_sysid\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_sysid:sysid\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "sysid" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0 first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"first_nios2_system_mm_interconnect_0\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "mm_interconnect_0" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133538948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router:router " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "router" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_default_decode first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router:router\|first_nios2_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_default_decode\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router:router\|first_nios2_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_001 first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_001\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "router_001" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_001_default_decode first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_001:router_001\|first_nios2_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_001:router_001\|first_nios2_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_002 first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_002\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "router_002" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_002_default_decode first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_002:router_002\|first_nios2_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_002:router_002\|first_nios2_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_004 first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_004\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "router_004" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_router_004_default_decode first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_004:router_004\|first_nios2_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"first_nios2_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_router_004:router_004\|first_nios2_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_cmd_demux first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"first_nios2_system_mm_interconnect_0_cmd_demux\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_cmd_demux_001 first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_cmd_mux first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"first_nios2_system_mm_interconnect_0_cmd_mux\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_cmd_mux_002 first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_rsp_demux first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"first_nios2_system_mm_interconnect_0_rsp_demux\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_rsp_demux_002 first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_rsp_mux first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"first_nios2_system_mm_interconnect_0_rsp_mux\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_rsp_mux_001 first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_avalon_st_adapter first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"first_nios2_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0.v" 2548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_mm_interconnect_0:mm_interconnect_0\|first_nios2_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|first_nios2_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_nios2_system_irq_mapper first_nios2_system:inst2\|first_nios2_system_irq_mapper:irq_mapper " "Elaborating entity \"first_nios2_system_irq_mapper\" for hierarchy \"first_nios2_system:inst2\|first_nios2_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "irq_mapper" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller first_nios2_system:inst2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"first_nios2_system:inst2\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/first_nios2_system/first_nios2_system.v" "rst_controller" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/first_nios2_system.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer first_nios2_system:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"first_nios2_system:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/first_nios2_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer first_nios2_system:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"first_nios2_system:inst2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/first_nios2_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133539435 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_first_nios2_system_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_first_nios2_system_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "the_first_nios2_system_cpu_cpu_nios2_oci_itrace" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1674133540721 "|hello_world|first_nios2_system:inst2|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_oci_itrace:the_first_nios2_system_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1674133541618 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.01.19.13:05:45 Progress: Loading slded954572/alt_sld_fab_wrapper_hw.tcl " "2023.01.19.13:05:45 Progress: Loading slded954572/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133545913 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133548915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133549131 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133552536 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133552673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133552814 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133552985 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133552991 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133552991 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1674133553739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slded954572/alt_sld_fab.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/slded954572/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133554076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133554076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133554224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133554224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133554253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133554253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133554352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133554352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133554489 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133554489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133554489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/slded954572/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674133554590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133554590 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1674133560879 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1674133560879 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1674133560970 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1674133560970 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1674133560970 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1674133560970 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1674133560970 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1674133560979 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ " "bidirectional pin \"DRAM_DQ\" has no driver" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ\[15..0\] " "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1674133561159 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1674133561159 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_CAS_N GND " "Pin \"oDRAM_CAS_N\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 336 360 536 352 "oDRAM_CAS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_CKE GND " "Pin \"oDRAM_CKE\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 352 360 536 368 "oDRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_CS_N GND " "Pin \"oDRAM_CS_N\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 368 360 536 384 "oDRAM_CS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_RAS_N GND " "Pin \"oDRAM_RAS_N\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 416 360 536 432 "oDRAM_RAS_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_WE_N GND " "Pin \"oDRAM_WE_N\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 432 360 536 448 "oDRAM_WE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_CLK GND " "Pin \"oDRAM_CLK\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 512 360 536 528 "oDRAM_CLK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[11\] GND " "Pin \"oDRAM_A\[11\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[10\] GND " "Pin \"oDRAM_A\[10\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[9\] GND " "Pin \"oDRAM_A\[9\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[8\] GND " "Pin \"oDRAM_A\[8\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[7\] GND " "Pin \"oDRAM_A\[7\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[6\] GND " "Pin \"oDRAM_A\[6\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[5\] GND " "Pin \"oDRAM_A\[5\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[4\] GND " "Pin \"oDRAM_A\[4\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[3\] GND " "Pin \"oDRAM_A\[3\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[2\] GND " "Pin \"oDRAM_A\[2\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[1\] GND " "Pin \"oDRAM_A\[1\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_A\[0\] GND " "Pin \"oDRAM_A\[0\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A\[11..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_BA\[1\] GND " "Pin \"oDRAM_BA\[1\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 320 352 536 336 "oDRAM_BA\[1..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_BA\[0\] GND " "Pin \"oDRAM_BA\[0\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 320 352 536 336 "oDRAM_BA\[1..0\] " "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_DQM\[1\] GND " "Pin \"oDRAM_DQM\[1\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 456 344 536 472 "oDRAM_DQM\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oDRAM_DQM\[0\] GND " "Pin \"oDRAM_DQM\[0\]\" is stuck at GND" {  } { { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 456 344 536 472 "oDRAM_DQM\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1674133564184 "|hello_world|oDRAM_DQM[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1674133564184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133564779 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1674133567558 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133568213 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133568724 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.map.smsg " "Generated suppressed messages file C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133569585 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674133572318 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674133572318 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6419 " "Implemented 6419 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674133573124 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674133573124 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1674133573124 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4107 " "Implemented 4107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674133573124 ""} { "Info" "ICUT_CUT_TM_RAMS" "2260 " "Implemented 2260 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1674133573124 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674133573124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5141 " "Peak virtual memory: 5141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674133573211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 19 13:06:13 2023 " "Processing ended: Thu Jan 19 13:06:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674133573211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:15 " "Elapsed time: 00:02:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674133573211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:02 " "Total CPU time (on all processors): 00:03:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674133573211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674133573211 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1674133574856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674133574866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 19 13:06:14 2023 " "Processing started: Thu Jan 19 13:06:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674133574866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1674133574866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hello_world -c hello_world " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hello_world -c hello_world" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1674133574866 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1674133574988 ""}
{ "Info" "0" "" "Project  = hello_world" {  } {  } 0 0 "Project  = hello_world" 0 0 "Fitter" 0 0 1674133574989 ""}
{ "Info" "0" "" "Revision = hello_world" {  } {  } 0 0 "Revision = hello_world" 0 0 "Fitter" 0 0 1674133574989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1674133575406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1674133575406 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hello_world 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"hello_world\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1674133575537 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1674133575610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1674133575611 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1674133576285 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1674133576312 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1674133576888 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1674133577219 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1674133589385 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "iCLK_50~inputCLKENA0 4211 global CLKCTRL_G6 " "iCLK_50~inputCLKENA0 with 4211 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1674133589713 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1674133589713 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674133589714 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1674133589852 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674133589860 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1674133589874 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1674133589889 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1674133589890 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1674133589896 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1674133591410 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1674133591410 ""}
{ "Info" "ISTA_SDC_FOUND" "hw_dev_tutorial.sdc " "Reading SDC File: 'hw_dev_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1674133591535 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1674133591537 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/work/dsd_material_students/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/work/dsd_material_students/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1674133591538 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/work/dsd_material_students/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc " "Reading SDC File: 'c:/work/dsd_material_students/dsd_material_students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1674133591551 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1674133591890 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1674133591891 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1674133591895 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674133591895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674133591895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674133591895 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     sopc_clk " "  20.000     sopc_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1674133591895 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1674133591895 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1674133593052 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1674133593060 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1674133593060 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oDRAM_A\[12\] " "Node \"oDRAM_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1674133594116 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1674133594116 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:18 " "Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674133594116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1674133599758 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "397 M10K block " "Selected device has 397 RAM location(s) of type M10K block.  However, the current design needs more than 397 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M10K block " "List of RAM cells constrained to M10K block locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[7\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[6\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[5\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[4\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[3\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[2\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[1\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[0\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[16\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[15\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[23\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[31\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[12\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[11\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[13\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[9\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[10\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[8\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[14\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[22\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[30\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[21\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[29\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[20\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[28\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[19\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[27\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[18\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[26\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[17\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[25\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[24\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_baj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_victim_module:first_nios2_system_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[11\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_bpi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[8\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_bpi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[9\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_bpi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[10\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_bpi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[5\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_bpi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[6\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_bpi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[7\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_bpi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[4\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_bpi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[12\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_bpi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[0\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_bpi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[1\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_bpi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[2\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_bpi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[3\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_bpi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[13\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_bpi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_bpi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_tag_module:first_nios2_system_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_bpi1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[0\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[1\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[2\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[20\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[19\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[3\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[16\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[21\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[18\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[17\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[24\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[4\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[27\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[25\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[26\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[7\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[15\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[23\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[31\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[22\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[6\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[14\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[30\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[5\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[13\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[29\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[12\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[28\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[11\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[10\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[9\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[8\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_qid1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci\|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem\|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|q_a\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[7\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[6\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[5\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[4\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[3\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[2\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[1\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[0\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[15\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[23\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[31\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[14\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[22\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[30\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[13\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[21\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[29\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[12\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[20\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[28\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[11\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[19\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[27\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[10\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[18\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[26\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[9\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[17\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[25\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[8\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[16\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[24\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_4kl1.tdf" 34 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_dc_data_module:first_nios2_system_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[7\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[6\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[5\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[4\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[3\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[2\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[1\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[0\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[31\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[29\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[16\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[17\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[18\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[23\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[22\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[21\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[19\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[24\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[8\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[10\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[9\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[12\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[11\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[15\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[14\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[13\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[20\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[26\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[27\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[30\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[28\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[25\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_b_module:first_nios2_system_cpu_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[7\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[7\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[0\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[0\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[1\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[1\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[2\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[2\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[3\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[3\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[4\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[4\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[5\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[5\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[6\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[6\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 512 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic\|rdata\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[11\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[9\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[10\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[8\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[6\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[7\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[2\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[5\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[0\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[1\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[3\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[4\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[17\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[19\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[16\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[18\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[13\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[15\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[12\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[14\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_fdj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_fdj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_tag_module:first_nios2_system_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fdj1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[0\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[1\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[5\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[4\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[3\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[2\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[24\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[22\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[23\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[25\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[26\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[28\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[31\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[27\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[29\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[30\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[11\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[12\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[13\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[14\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[15\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[16\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[18\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[21\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[17\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[19\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[20\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[6\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[7\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[8\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[9\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[10\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_ekj1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_ic_data_module:first_nios2_system_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[7\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[31\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[31\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[29\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[29\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[16\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[16\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[17\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[17\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[18\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[18\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[23\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[23\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[22\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[22\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[21\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[21\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[19\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[19\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[24\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[24\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[5\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[8\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[8\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[6\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[10\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[10\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[9\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[9\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[12\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[12\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[11\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[11\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[15\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[15\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[14\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[14\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[13\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[13\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[20\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[20\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[26\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[26\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[27\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[27\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[30\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[30\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[28\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[28\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[0\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[25\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[25\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[3\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[4\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[2\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[1\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_voi1.tdf" 33 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|first_nios2_system_cpu_cpu_register_bank_a_module:first_nios2_system_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|D_bht_data\[1\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|D_bht_data\[1\]\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 7240 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|D_bht_data\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|D_bht_data\[0\] " "Node \"first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|D_bht_data\[0\]\"" {  } { { "db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.v" 7240 -1 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_cpu:cpu\|first_nios2_system_cpu_cpu:cpu\|D_bht_data\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1543 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1543\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35534 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1543" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1551 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1551\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35718 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1551" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1559 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1559\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35902 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1559" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1567 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1567\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36086 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1567" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1542 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1542\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35511 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1542" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1550 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1550\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35695 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1550" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1558 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1558\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35879 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1558" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1566 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1566\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36063 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1566" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1541 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1541\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35488 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1541" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1549 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1549\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35672 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1549" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1557 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1557\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35856 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1557" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1565 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1565\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36040 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1565" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1540 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1540\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35465 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1540" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1548 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1548\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35649 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1548" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1556 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1556\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35833 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1556" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1564 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1564\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36017 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1564" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1539 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1539\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35442 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1539" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1547 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1547\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35626 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1547" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1555 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1555\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35810 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1555" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1563 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1563\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35994 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1563" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1538 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1538\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35419 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1538" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1546 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1546\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35603 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1546" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1554 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1554\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35787 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1554" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1562 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1562\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35971 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1562" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1537 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1537\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35396 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1537" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1545 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1545\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35580 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1545" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1553 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1553\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35764 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1553" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1561 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1561\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35948 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1561" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1536 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1536\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35373 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1536" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1544 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1544\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35557 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1544" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1552 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1552\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35741 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1552" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1560 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1560\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35925 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1560" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1607 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1607\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37006 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1607" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1615 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1615\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37190 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1615" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1623 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1623\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37374 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1623" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1631 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1631\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37558 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1631" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1606 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1606\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36983 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1606" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1614 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1614\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37167 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1614" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1622 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1622\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37351 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1622" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1630 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1630\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37535 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1630" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1605 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1605\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36960 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1605" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1613 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1613\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37144 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1613" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1621 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1621\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37328 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1621" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1629 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1629\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37512 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1629" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1604 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1604\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36937 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1604" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1612 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1612\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37121 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1612" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1620 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1620\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37305 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1620" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1628 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1628\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37489 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1628" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1603 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1603\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36914 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1603" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1611 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1611\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37098 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1611" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1619 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1619\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37282 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1619" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1627 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1627\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37466 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1627" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1602 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1602\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36891 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1602" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1610 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1610\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37075 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1610" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1618 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1618\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37259 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1618" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1626 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1626\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37443 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1626" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1601 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1601\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36868 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1601" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1609 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1609\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37052 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1609" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1617 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1617\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37236 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1617" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1625 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1625\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37420 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1625" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1600 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1600\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36845 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1600" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1608 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1608\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37029 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1608" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1616 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1616\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37213 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1616" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1624 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1624\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37397 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1624" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1575 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1575\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36270 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1575" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1583 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1583\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36454 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1583" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1591 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1591\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36638 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1591" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1599 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1599\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36822 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1599" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1574 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1574\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36247 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1574" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1582 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1582\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36431 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1582" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1590 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1590\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36615 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1590" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1598 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1598\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36799 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1598" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1573 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1573\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36224 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1573" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1581 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1581\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36408 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1581" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1589 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1589\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36592 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1589" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1597 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1597\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36776 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1597" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1572 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1572\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36201 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1572" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1580 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1580\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36385 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1580" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1588 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1588\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36569 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1588" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1596 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1596\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36753 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1596" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1571 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1571\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36178 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1571" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1579 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1579\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36362 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1579" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1587 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1587\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36546 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1587" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1595 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1595\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36730 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1595" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1570 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1570\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36155 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1570" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1578 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1578\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36339 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1578" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1586 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1586\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36523 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1586" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1594 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1594\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36707 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1594" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1569 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1569\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36132 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1569" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1577 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1577\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36316 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1577" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1585 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1585\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36500 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1585" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1593 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1593\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36684 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1593" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1568 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1568\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36109 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1568" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1576 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1576\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36293 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1576" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1584 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1584\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36477 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1584" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1592 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1592\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 36661 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1592" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1639 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1639\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37742 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1639" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1647 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1647\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37926 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1647" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1655 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1655\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38110 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1655" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1663 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1663\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38294 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1663" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1638 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1638\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37719 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1638" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1646 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1646\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37903 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1646" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1654 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1654\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38087 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1654" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1662 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1662\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38271 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1662" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1637 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1637\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37696 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1637" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1645 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1645\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37880 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1645" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1653 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1653\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38064 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1653" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1661 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1661\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38248 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1661" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1636 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1636\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37673 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1636" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1644 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1644\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37857 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1644" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1652 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1652\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38041 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1652" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1660 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1660\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38225 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1660" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1635 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1635\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37650 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1635" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1643 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1643\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37834 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1643" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1651 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1651\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38018 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1651" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1659 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1659\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38202 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1659" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1634 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1634\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37627 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1634" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1642 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1642\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37811 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1642" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1650 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1650\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37995 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1650" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1658 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1658\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38179 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1658" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1633 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1633\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37604 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1633" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1641 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1641\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37788 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1641" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1649 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1649\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37972 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1649" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1657 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1657\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38156 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1657" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1632 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1632\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37581 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1632" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1640 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1640\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37765 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1640" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1648 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1648\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 37949 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1648" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1656 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1656\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38133 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1656" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1671 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1671\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38478 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1671" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1679 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1679\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38662 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1679" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1687 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1687\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38846 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1687" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1695 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1695\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39030 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1695" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1670 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1670\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38455 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1670" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1678 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1678\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38639 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1678" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1686 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1686\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38823 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1686" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1694 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1694\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39007 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1694" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1669 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1669\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38432 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1669" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1677 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1677\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38616 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1677" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1685 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1685\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38800 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1685" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1693 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1693\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38984 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1693" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1668 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1668\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38409 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1668" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1676 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1676\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38593 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1676" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1684 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1684\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38777 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1684" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1692 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1692\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38961 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1692" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1667 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1667\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38386 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1667" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1675 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1675\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38570 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1675" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1683 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1683\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38754 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1683" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1691 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1691\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38938 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1691" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1666 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1666\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38363 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1666" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1674 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1674\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38547 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1674" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1682 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1682\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38731 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1682" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1690 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1690\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38915 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1690" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1665 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1665\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38340 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1665" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1673 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1673\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38524 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1673" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1681 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1681\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38708 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1681" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1689 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1689\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38892 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1689" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1664 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1664\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38317 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1664" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1672 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1672\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38501 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1672" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1680 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1680\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38685 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1680" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1688 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1688\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 38869 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1688" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1735 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1735\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39950 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1735" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1743 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1743\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40134 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1743" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1751 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1751\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40318 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1751" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1759 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1759\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40502 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1759" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1734 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1734\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39927 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1734" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1742 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1742\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40111 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1742" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1750 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1750\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40295 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1750" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1758 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1758\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40479 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1758" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1733 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1733\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39904 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1733" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1741 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1741\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40088 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1741" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1749 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1749\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40272 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1749" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1757 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1757\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40456 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1757" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1732 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1732\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39881 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1732" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1740 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1740\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40065 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1740" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1748 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1748\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40249 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1748" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1756 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1756\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40433 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1756" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1731 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1731\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39858 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1731" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1739 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1739\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40042 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1739" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1747 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1747\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40226 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1747" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1755 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1755\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40410 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1755" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1730 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1730\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39835 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1730" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1738 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1738\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40019 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1738" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1746 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1746\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40203 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1746" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1754 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1754\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40387 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1754" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1729 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1729\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39812 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1729" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1737 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1737\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39996 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1737" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1745 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1745\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40180 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1745" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1753 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1753\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40364 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1753" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1728 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1728\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39789 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1728" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1736 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1736\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39973 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1736" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1744 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1744\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40157 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1744" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1752 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1752\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40341 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1752" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1703 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1703\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39214 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1703" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1711 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1711\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39398 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1711" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1719 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1719\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39582 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1719" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1727 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1727\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39766 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1727" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1702 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1702\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39191 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1702" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1710 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1710\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39375 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1710" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1718 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1718\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39559 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1718" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1726 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1726\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39743 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1726" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1701 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1701\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39168 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1701" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1709 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1709\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39352 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1709" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1717 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1717\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39536 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1717" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1725 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1725\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39720 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1725" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1700 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1700\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39145 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1700" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1708 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1708\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39329 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1708" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1716 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1716\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39513 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1716" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1724 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1724\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39697 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1724" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1699 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1699\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39122 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1699" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1707 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1707\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39306 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1707" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1715 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1715\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39490 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1715" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1723 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1723\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39674 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1723" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1698 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1698\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39099 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1698" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1706 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1706\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39283 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1706" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1714 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1714\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39467 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1714" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1722 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1722\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39651 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1722" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1697 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1697\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39076 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1697" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1705 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1705\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39260 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1705" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1713 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1713\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39444 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1713" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1721 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1721\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39628 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1721" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1696 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1696\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39053 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1696" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1704 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1704\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39237 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1704" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1712 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1712\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39421 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1712" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1720 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1720\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 39605 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1720" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1767 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1767\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40686 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1767" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1775 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1775\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40870 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1775" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1783 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1783\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41054 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1783" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1791 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1791\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41238 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1791" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1766 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1766\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40663 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1766" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1774 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1774\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40847 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1774" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1782 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1782\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41031 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1782" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1790 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1790\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41215 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1790" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1765 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1765\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40640 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1765" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1773 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1773\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40824 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1773" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1781 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1781\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41008 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1781" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1789 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1789\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41192 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1789" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1764 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1764\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40617 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1764" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1772 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1772\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40801 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1772" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1780 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1780\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40985 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1780" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1788 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1788\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41169 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1788" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1763 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1763\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40594 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1763" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1771 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1771\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40778 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1771" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1779 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1779\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40962 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1779" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1787 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1787\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41146 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1787" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1762 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1762\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40571 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1762" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1770 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1770\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40755 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1770" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1778 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1778\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40939 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1778" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1786 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1786\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41123 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1786" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1761 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1761\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40548 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1761" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1769 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1769\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40732 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1769" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1777 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1777\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40916 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1777" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1785 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1785\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41100 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1785" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1760 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1760\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40525 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1760" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1768 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1768\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40709 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1768" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1776 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1776\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 40893 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1776" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1784 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1784\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41077 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1784" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1031 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1031\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23758 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1031" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1039 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1039\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23942 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1039" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1047 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1047\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24126 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1047" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1055 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1055\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24310 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1055" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1030 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1030\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23735 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1030" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1038 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1038\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23919 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1038" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1046 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1046\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24103 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1046" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1054 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1054\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24287 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1054" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1029 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1029\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23712 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1029" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1037 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1037\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23896 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1037" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1045 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1045\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24080 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1045" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1053 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1053\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24264 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1053" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1028 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1028\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23689 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1028" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1036 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1036\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23873 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1036" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1044 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1044\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24057 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1044" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1052 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1052\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24241 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1052" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1027 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1027\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23666 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1027" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1035 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1035\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23850 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1035" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1043 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1043\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24034 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1043" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1051 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1051\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24218 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1051" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1026 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1026\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23643 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1026" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1034 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1034\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23827 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1034" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1042 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1042\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24011 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1042" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1050 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1050\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24195 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1050" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1025 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1025\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23620 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1025" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1033 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1033\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23804 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1033" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1041 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1041\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23988 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1041" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1049 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1049\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24172 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1049" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1024 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1024\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23597 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1024" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1032 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1032\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23781 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1032" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1040 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1040\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23965 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1040" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1048 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1048\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24149 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1048" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1159 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1159\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26702 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1167 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1167\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26886 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1175 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1175\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27070 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1183 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1183\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27254 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1158 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1158\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26679 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1166 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1166\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26863 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1174 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1174\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27047 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1182 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1182\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27231 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1157 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1157\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26656 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1165 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1165\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26840 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1173 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1173\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27024 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1181 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1181\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27208 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1156 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1156\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26633 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1164 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1164\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26817 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1172 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1172\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27001 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1180 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1180\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27185 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1155 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1155\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26610 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1163 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1163\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26794 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1171 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1171\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26978 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1179 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1179\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27162 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1154 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1154\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26587 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1162 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1162\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26771 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1170 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1170\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26955 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1178 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1178\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27139 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1153 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1153\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26564 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1161 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1161\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26748 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1169 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1169\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26932 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1177 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1177\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27116 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1152 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1152\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26541 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1160 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1160\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26725 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1168 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1168\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26909 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1176 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1176\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27093 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1287 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1287\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29646 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1295 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1295\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29830 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1303 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1303\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30014 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1311 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1311\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30198 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1286 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1286\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29623 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1294 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1294\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29807 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1302 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1302\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29991 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1310 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1310\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30175 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1285 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1285\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29600 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1293 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1293\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29784 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1301 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1301\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29968 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1309 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1309\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30152 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1284 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1284\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29577 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1292 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1292\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29761 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1300 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1300\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29945 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1308 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1308\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30129 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1283 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1283\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29554 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1291 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1291\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29738 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1299 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1299\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29922 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1307 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1307\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30106 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1282 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1282\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29531 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1290 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1290\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29715 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1298 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1298\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29899 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1306 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1306\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30083 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1281 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1281\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29508 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1289 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1289\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29692 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1297 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1297\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29876 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1305 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1305\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30060 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1280 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1280\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29485 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1288 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1288\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29669 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1296 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1296\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29853 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1304 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1304\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30037 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1415 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1415\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32590 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1423 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1423\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32774 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1423" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1431 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1431\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32958 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1431" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1439 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1439\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33142 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1439" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1414 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1414\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32567 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1422 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1422\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32751 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1422" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1430 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1430\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32935 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1430" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1438 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1438\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33119 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1438" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1413 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1413\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32544 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1421 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1421\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32728 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1421" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1429 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1429\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32912 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1429" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1437 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1437\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33096 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1437" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1412 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1412\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32521 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1420 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1420\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32705 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1420" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1428 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1428\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32889 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1428" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1436 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1436\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33073 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1436" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1411 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1411\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32498 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1419 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1419\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32682 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1419" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1427 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1427\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32866 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1427" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1435 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1435\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33050 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1435" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1410 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1410\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32475 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1418 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1418\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32659 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1418" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1426 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1426\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32843 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1426" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1434 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1434\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33027 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1434" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1409 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1409\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32452 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1417 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1417\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32636 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1417" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1425 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1425\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32820 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1425" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1433 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1433\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33004 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1433" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1408 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1408\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32429 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1416 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1416\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32613 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1416" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1424 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1424\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32797 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1424" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1432 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1432\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32981 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1432" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1063 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1063\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24494 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1063" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1071 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1071\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24678 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1071" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1079 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1079\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24862 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1079" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1087 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1087\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25046 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1087" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1062 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1062\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24471 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1062" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1070 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1070\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24655 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1070" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1078 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1078\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24839 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1078" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1086 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1086\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25023 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1086" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1061 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1061\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24448 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1061" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1069 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1069\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24632 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1069" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1077 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1077\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24816 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1077" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1085 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1085\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25000 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1085" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1060 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1060\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24425 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1060" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1068 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1068\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24609 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1068" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1076 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1076\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24793 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1076" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1084 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1084\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24977 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1084" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1059 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1059\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24402 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1059" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1067 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1067\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24586 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1067" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1075 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1075\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24770 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1075" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1083 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1083\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24954 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1083" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1058 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1058\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24379 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1058" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1066 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1066\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24563 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1066" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1074 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1074\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24747 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1074" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1082 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1082\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24931 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1082" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1057 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1057\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24356 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1057" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1065 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1065\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24540 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1065" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1073 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1073\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24724 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1073" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1081 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1081\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24908 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1081" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1056 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1056\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24333 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1056" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1064 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1064\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24517 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1064" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1072 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1072\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24701 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1072" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1080 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1080\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 24885 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1080" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1191 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1191\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27438 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1199 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1199\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27622 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1207 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1207\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27806 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1215 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1215\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27990 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1190 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1190\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27415 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1198 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1198\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27599 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1206 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1206\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27783 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1214 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1214\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27967 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1189 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1189\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27392 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1197 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1197\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27576 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1205 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1205\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27760 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1213 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1213\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27944 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1188 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1188\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27369 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1196 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1196\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27553 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1204 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1204\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27737 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1212 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1212\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27921 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1187 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1187\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27346 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1195 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1195\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27530 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1203 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1203\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27714 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1211 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1211\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27898 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1186 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1186\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27323 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1194 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1194\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27507 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1202 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1202\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27691 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1210 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1210\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27875 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1185 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1185\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27300 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1193 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1193\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27484 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1201 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1201\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27668 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1209 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1209\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27852 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1184 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1184\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27277 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1192 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1192\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27461 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1200 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1200\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27645 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1208 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1208\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 27829 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1319 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1319\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30382 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1327 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1327\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30566 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1335 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1335\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30750 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1343 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1343\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30934 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1318 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1318\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30359 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1326 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1326\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30543 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1334 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1334\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30727 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1342 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1342\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30911 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1317 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1317\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30336 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1325 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1325\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30520 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1333 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1333\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30704 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1341 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1341\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30888 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1316 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1316\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30313 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1324 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1324\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30497 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1332 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1332\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30681 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1340 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1340\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30865 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1315 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1315\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30290 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1323 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1323\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30474 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1331 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1331\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30658 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1339 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1339\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30842 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1314 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1314\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30267 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1322 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1322\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30451 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1330 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1330\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30635 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1338 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1338\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30819 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1313 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1313\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30244 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1321 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1321\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30428 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1329 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1329\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30612 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1337 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1337\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30796 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1312 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1312\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30221 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1320 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1320\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30405 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1328 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1328\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30589 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1336 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1336\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30773 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1447 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1447\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33326 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1447" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1455 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1455\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33510 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1455" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1463 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1463\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33694 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1463" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1471 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1471\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33878 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1471" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1446 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1446\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33303 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1446" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1454 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1454\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33487 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1454" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1462 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1462\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33671 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1462" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1470 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1470\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33855 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1470" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1445 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1445\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33280 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1445" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1453 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1453\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33464 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1453" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1461 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1461\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33648 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1461" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1469 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1469\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33832 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1469" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1444 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1444\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33257 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1444" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1452 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1452\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33441 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1452" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1460 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1460\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33625 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1460" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1468 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1468\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33809 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1468" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1443 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1443\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33234 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1443" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1451 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1451\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33418 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1451" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1459 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1459\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33602 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1459" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1467 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1467\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33786 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1467" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1442 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1442\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33211 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1442" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1450 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1450\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33395 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1450" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1458 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1458\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33579 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1458" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1466 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1466\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33763 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1466" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1441 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1441\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33188 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1441" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1449 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1449\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33372 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1449" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1457 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1457\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33556 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1457" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1465 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1465\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33740 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1465" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1440 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1440\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33165 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1440" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1448 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1448\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33349 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1448" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1456 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1456\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33533 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1456" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1464 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1464\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33717 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1464" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1095 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1095\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25230 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1095" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1103 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1103\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25414 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1111 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1111\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25598 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1119 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1119\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25782 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1094 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1094\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25207 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1094" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1102 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1102\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25391 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1110 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1110\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25575 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1118 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1118\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25759 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1093 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1093\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25184 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1093" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1101 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1101\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25368 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1109 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1109\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25552 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1117 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1117\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25736 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1092 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1092\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25161 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1092" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1100 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1100\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25345 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1108 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1108\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25529 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1116 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1116\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25713 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1091 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1091\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25138 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1091" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1099 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1099\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25322 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1099" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1107 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1107\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25506 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1115 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1115\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25690 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1090 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1090\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25115 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1090" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1098 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1098\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25299 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1098" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1106 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1106\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25483 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1114 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1114\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25667 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1089 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1089\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25092 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1089" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1097 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1097\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25276 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1097" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1105 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1105\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25460 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1113 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1113\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25644 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1088 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1088\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25069 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1088" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1096 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1096\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25253 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1096" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1104 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1104\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25437 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1112 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1112\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25621 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1223 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1223\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28174 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1231 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1231\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28358 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1239 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1239\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28542 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1247 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1247\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28726 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1222 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1222\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28151 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1230 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1230\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28335 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1238 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1238\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28519 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1246 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1246\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28703 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1221 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1221\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28128 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1229 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1229\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28312 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1237 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1237\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28496 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1245 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1245\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28680 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1220 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1220\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28105 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1228 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1228\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28289 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1236 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1236\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28473 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1244 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1244\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28657 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1219 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1219\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28082 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1227 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1227\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28266 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1235 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1235\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28450 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1243 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1243\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28634 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1218 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1218\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28059 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1226 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1226\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28243 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1234 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1234\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28427 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1242 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1242\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28611 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1217 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1217\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28036 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1225 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1225\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28220 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1233 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1233\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28404 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1241 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1241\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28588 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1216 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1216\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28013 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1224 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1224\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28197 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1232 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1232\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28381 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1240 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1240\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28565 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1351 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1351\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31118 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1359 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1359\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31302 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1367 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1367\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31486 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1375 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1375\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31670 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1350 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1350\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31095 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1358 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1358\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31279 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1366 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1366\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31463 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1374 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1374\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31647 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1349 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1349\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31072 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1357 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1357\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31256 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1365 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1365\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31440 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1373 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1373\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31624 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1348 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1348\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31049 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1356 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1356\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31233 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1364 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1364\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31417 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1372 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1372\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31601 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1347 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1347\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31026 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1355 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1355\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31210 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1363 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1363\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31394 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1371 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1371\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31578 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1346 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1346\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31003 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1354 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1354\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31187 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1362 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1362\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31371 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1370 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1370\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31555 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1345 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1345\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30980 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1353 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1353\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31164 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1361 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1361\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31348 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1369 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1369\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31532 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1344 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1344\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 30957 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1352 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1352\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31141 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1360 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1360\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31325 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1368 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1368\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31509 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1479 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1479\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34062 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1479" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1487 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1487\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34246 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1487" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1495 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1495\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34430 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1495" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1503 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1503\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34614 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1503" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1478 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1478\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34039 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1478" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1486 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1486\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34223 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1486" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1494 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1494\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34407 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1494" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1502 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1502\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34591 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1502" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1477 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1477\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34016 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1477" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1485 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1485\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34200 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1485" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1493 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1493\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34384 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1493" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1501 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1501\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34568 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1501" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1476 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1476\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33993 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1476" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1484 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1484\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34177 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1484" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1492 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1492\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34361 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1492" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1500 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1500\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34545 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1500" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1475 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1475\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33970 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1475" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1483 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1483\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34154 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1483" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1491 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1491\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34338 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1491" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1499 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1499\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34522 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1499" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1474 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1474\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33947 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1474" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1482 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1482\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34131 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1482" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1490 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1490\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34315 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1490" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1498 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1498\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34499 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1498" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1473 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1473\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33924 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1473" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1481 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1481\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34108 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1481" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1489 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1489\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34292 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1489" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1497 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1497\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34476 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1497" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1472 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1472\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 33901 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1472" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1480 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1480\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34085 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1480" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1488 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1488\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34269 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1488" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1496 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1496\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34453 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1496" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1127 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1127\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25966 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1135 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1135\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26150 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1143 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1143\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26334 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1151 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1151\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26518 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1126 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1126\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25943 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1134 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1134\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26127 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1142 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1142\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26311 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1150 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1150\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26495 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1125 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1125\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25920 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1133 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1133\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26104 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1141 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1141\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26288 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1149 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1149\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26472 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1124 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1124\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25897 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1132 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1132\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26081 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1140 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1140\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26265 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1148 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1148\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26449 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1123 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1123\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25874 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1131 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1131\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26058 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1139 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1139\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26242 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1147 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1147\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26426 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1122 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1122\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25851 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1130 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1130\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26035 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1138 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1138\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26219 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1146 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1146\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26403 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1121 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1121\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25828 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1129 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1129\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26012 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1137 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1137\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26196 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1145 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1145\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26380 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1120 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1120\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25805 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1128 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1128\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 25989 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1136 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1136\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26173 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1144 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1144\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 26357 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1255 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1255\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28910 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1263 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1263\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29094 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1271 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1271\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29278 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1279 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1279\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29462 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1254 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1254\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28887 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1262 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1262\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29071 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1270 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1270\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29255 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1278 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1278\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29439 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1253 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1253\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28864 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1261 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1261\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29048 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1269 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1269\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29232 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1277 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1277\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29416 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1252 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1252\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28841 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1260 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1260\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29025 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1268 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1268\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29209 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1276 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1276\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29393 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1251 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1251\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28818 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1259 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1259\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29002 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1267 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1267\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29186 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1275 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1275\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29370 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1250 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1250\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28795 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1258 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1258\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28979 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1266 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1266\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29163 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1274 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1274\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29347 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1249 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1249\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28772 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1257 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1257\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28956 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1265 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1265\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29140 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1273 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1273\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29324 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1248 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1248\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28749 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1256 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1256\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 28933 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1264 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1264\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29117 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1272 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1272\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 29301 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1383 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1383\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31854 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1391 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1391\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32038 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1399 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1399\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32222 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1407 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1407\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32406 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1382 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1382\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31831 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1390 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1390\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32015 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1398 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1398\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32199 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1406 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1406\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32383 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1381 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1381\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31808 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1389 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1389\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31992 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1397 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1397\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32176 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1405 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1405\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32360 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1380 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1380\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31785 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1388 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1388\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31969 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1396 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1396\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32153 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1404 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1404\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32337 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1379 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1379\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31762 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1387 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1387\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31946 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1395 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1395\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32130 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1403 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1403\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32314 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1378 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1378\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31739 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1386 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1386\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31923 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1394 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1394\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32107 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1402 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1402\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32291 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1377 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1377\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31716 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1385 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1385\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31900 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1393 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1393\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32084 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1401 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1401\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32268 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1376 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1376\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31693 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1384 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1384\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 31877 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1392 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1392\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32061 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1400 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1400\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 32245 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1511 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1511\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34798 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1511" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1519 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1519\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34982 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1519" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1527 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1527\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35166 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1527" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1535 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1535\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35350 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1535" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1510 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1510\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34775 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1510" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1518 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1518\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34959 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1518" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1526 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1526\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35143 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1526" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1534 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1534\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35327 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1534" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1509 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1509\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34752 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1509" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1517 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1517\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34936 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1517" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1525 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1525\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35120 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1525" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1533 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1533\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35304 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1533" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1508 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1508\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34729 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1508" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1516 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1516\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34913 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1516" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1524 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1524\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35097 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1524" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1532 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1532\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35281 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1532" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1507 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1507\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34706 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1507" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1515 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1515\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34890 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1515" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1523 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1523\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35074 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1523" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1531 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1531\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35258 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1531" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1506 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1506\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34683 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1506" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1514 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1514\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34867 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1514" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1522 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1522\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35051 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1522" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1530 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1530\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35235 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1530" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1505 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1505\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34660 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1505" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1513 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1513\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34844 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1513" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1521 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1521\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35028 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1521" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1529 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1529\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35212 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1529" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1504 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1504\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34637 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1504" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1512 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1512\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 34821 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1512" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1520 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1520\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35005 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1520" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1528 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1528\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 35189 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1528" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1927 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1927\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44366 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1927" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1935 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1935\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44550 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1935" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1943 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1943\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44734 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1943" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1951 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1951\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44918 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1951" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1926 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1926\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44343 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1926" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1934 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1934\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44527 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1934" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1942 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1942\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44711 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1942" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1950 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1950\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44895 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1950" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1925 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1925\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44320 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1925" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1933 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1933\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44504 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1933" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1941 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1941\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44688 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1941" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1949 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1949\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44872 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1949" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1924 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1924\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44297 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1924" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1932 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1932\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44481 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1932" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1940 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1940\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44665 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1940" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1948 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1948\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44849 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1948" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1923 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1923\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44274 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1923" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1931 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1931\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44458 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1931" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1939 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1939\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44642 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1939" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1947 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1947\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44826 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1947" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1922 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1922\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44251 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1922" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1930 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1930\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44435 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1930" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1938 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1938\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44619 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1938" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1946 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1946\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44803 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1946" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1921 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1921\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44228 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1921" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1929 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1929\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44412 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1929" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1937 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1937\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44596 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1937" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1945 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1945\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44780 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1945" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1920 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1920\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44205 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1920" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1928 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1928\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44389 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1928" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1936 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1936\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44573 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1936" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1944 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1944\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44757 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1944" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1959 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1959\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45102 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1959" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1967 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1967\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45286 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1967" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1975 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1975\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45470 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1975" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1983 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1983\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45654 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1983" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1958 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1958\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45079 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1958" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1966 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1966\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45263 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1966" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1974 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1974\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45447 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1974" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1982 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1982\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45631 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1982" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1957 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1957\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45056 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1957" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1965 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1965\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45240 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1965" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1973 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1973\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45424 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1973" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1981 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1981\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45608 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1981" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1956 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1956\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45033 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1956" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1964 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1964\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45217 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1964" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1972 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1972\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45401 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1972" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1980 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1980\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45585 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1980" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1955 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1955\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45010 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1955" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1963 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1963\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45194 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1963" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1971 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1971\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45378 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1971" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1979 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1979\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45562 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1979" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1954 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1954\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44987 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1954" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1962 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1962\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45171 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1962" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1970 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1970\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45355 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1970" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1978 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1978\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45539 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1978" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1953 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1953\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44964 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1953" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1961 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1961\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45148 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1961" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1969 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1969\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45332 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1969" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1977 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1977\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45516 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1977" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1952 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1952\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44941 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1952" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1960 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1960\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45125 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1960" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1968 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1968\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45309 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1968" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1976 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1976\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45493 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1976" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1799 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1799\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41422 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1799" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1807 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1807\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41606 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1807" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1815 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1815\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41790 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1815" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1823 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1823\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41974 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1823" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1798 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1798\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41399 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1798" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1806 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1806\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41583 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1806" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1814 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1814\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41767 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1814" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1822 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1822\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41951 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1822" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1797 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1797\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41376 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1797" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1805 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1805\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41560 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1805" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1813 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1813\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41744 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1813" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1821 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1821\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41928 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1821" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1796 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1796\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41353 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1796" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1804 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1804\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41537 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1804" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1812 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1812\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41721 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1812" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1820 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1820\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41905 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1820" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1795 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1795\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41330 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1795" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1803 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1803\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41514 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1803" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1811 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1811\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41698 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1811" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1819 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1819\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41882 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1819" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1794 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1794\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41307 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1794" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1802 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1802\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41491 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1802" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1810 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1810\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41675 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1810" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1818 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1818\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41859 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1818" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1793 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1793\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41284 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1793" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1801 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1801\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41468 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1801" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1809 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1809\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41652 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1809" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1817 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1817\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41836 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1817" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1792 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1792\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41261 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1792" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1800 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1800\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41445 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1800" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1808 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1808\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41629 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1808" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1816 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1816\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41813 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1816" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1863 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1863\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42894 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1863" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1871 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1871\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43078 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1871" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1879 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1879\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43262 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1879" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1887 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1887\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43446 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1887" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1862 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1862\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42871 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1862" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1870 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1870\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43055 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1870" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1878 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1878\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43239 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1878" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1886 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1886\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43423 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1886" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1861 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1861\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42848 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1861" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1869 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1869\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43032 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1869" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1877 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1877\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43216 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1877" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1885 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1885\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43400 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1885" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1860 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1860\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42825 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1860" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1868 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1868\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43009 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1868" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1876 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1876\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43193 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1876" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1884 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1884\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43377 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1884" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1859 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1859\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42802 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1859" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1867 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1867\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42986 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1867" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1875 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1875\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43170 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1875" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1883 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1883\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43354 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1883" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1858 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1858\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42779 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1858" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1866 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1866\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42963 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1866" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1874 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1874\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43147 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1874" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1882 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1882\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43331 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1882" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1857 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1857\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42756 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1857" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1865 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1865\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42940 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1865" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1873 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1873\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43124 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1873" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1881 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1881\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43308 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1881" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1856 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1856\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42733 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1856" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1864 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1864\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42917 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1864" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1872 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1872\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43101 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1872" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1880 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1880\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43285 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1880" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1831 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1831\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42158 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1831" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1839 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1839\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42342 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1839" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1847 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1847\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42526 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1847" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1855 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1855\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42710 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1855" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1830 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1830\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42135 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1830" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1838 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1838\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42319 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1838" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1846 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1846\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42503 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1846" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1854 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1854\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42687 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1854" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1829 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1829\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42112 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1829" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1837 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1837\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42296 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1837" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1845 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1845\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42480 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1845" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1853 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1853\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42664 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1853" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1828 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1828\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42089 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1828" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1836 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1836\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42273 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1836" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1844 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1844\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42457 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1844" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1852 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1852\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42641 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1852" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1827 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1827\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42066 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1827" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1835 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1835\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42250 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1835" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1843 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1843\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42434 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1843" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1851 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1851\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42618 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1851" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1826 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1826\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42043 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1826" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1834 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1834\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42227 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1834" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1842 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1842\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42411 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1842" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1850 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1850\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42595 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1850" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1825 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1825\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42020 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1825" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1833 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1833\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42204 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1833" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1841 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1841\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42388 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1841" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1849 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1849\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42572 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1849" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1824 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1824\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 41997 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1824" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1832 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1832\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42181 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1832" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1840 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1840\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42365 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1840" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1848 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1848\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 42549 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1848" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1895 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1895\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43630 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1895" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1903 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1903\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43814 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1903" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1911 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1911\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43998 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1911" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1919 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1919\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44182 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1919" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1894 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1894\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43607 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1894" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1902 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1902\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43791 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1902" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1910 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1910\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43975 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1910" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1918 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1918\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44159 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1918" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1893 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1893\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43584 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1893" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1901 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1901\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43768 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1901" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1909 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1909\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43952 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1909" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1917 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1917\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44136 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1917" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1892 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1892\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43561 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1892" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1900 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1900\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43745 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1900" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1908 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1908\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43929 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1908" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1916 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1916\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44113 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1916" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1891 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1891\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43538 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1891" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1899 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1899\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43722 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1899" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1907 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1907\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43906 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1907" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1915 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1915\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44090 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1915" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1890 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1890\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43515 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1890" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1898 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1898\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43699 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1898" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1906 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1906\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43883 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1906" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1914 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1914\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44067 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1914" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1889 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1889\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43492 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1889" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1897 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1897\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43676 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1897" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1905 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1905\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43860 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1905" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1913 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1913\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44044 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1913" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1888 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1888\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43469 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1888" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1896 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1896\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43653 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1896" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1904 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1904\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 43837 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1904" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1912 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1912\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 44021 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1912" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1991 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1991\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45838 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1991" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1999 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1999\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46022 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1999" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2007 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2007\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46206 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2007" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2015 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2015\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46390 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2015" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1990 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1990\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45815 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1990" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1998 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1998\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45999 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1998" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2006 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2006\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46183 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2006" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2014 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2014\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46367 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2014" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1989 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1989\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45792 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1989" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1997 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1997\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45976 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1997" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2005 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2005\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46160 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2005" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2013 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2013\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46344 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2013" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1988 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1988\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45769 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1988" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1996 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1996\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45953 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1996" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2004 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2004\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46137 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2004" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2012 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2012\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46321 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2012" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1987 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1987\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45746 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1987" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1995 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1995\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45930 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1995" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2003 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2003\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46114 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2003" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2011 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2011\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46298 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2011" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1986 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1986\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45723 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1986" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1994 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1994\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45907 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1994" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2002 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2002\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46091 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2002" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2010 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2010\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46275 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2010" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1985 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1985\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45700 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1985" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1993 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1993\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45884 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1993" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2001 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2001\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46068 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2001" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2009 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2009\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46252 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2009" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1984 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1984\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45677 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1984" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1992 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1992\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45861 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1992" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2000 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2000\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46045 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2000" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2008 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2008\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 46229 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2008" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a519 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11982 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a519" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a527 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12166 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a527" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a535 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12350 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a535" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a543 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12534 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a543" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a518 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11959 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a518" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a526 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12143 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a526" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a534 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12327 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a534" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a542 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12511 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a542" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a517 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11936 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a517" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a525 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12120 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a525" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a533 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12304 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a533" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a541 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12488 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a541" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a516 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11913 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a516" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a524 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12097 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a524" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a532 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12281 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a532" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a540 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12465 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a540" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a515 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11890 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a515" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a523 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12074 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a523" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a531 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12258 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a531" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a539 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12442 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a539" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a514 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11867 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a514" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a522 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12051 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a522" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a530 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12235 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a530" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a538 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12419 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a538" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a513 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11844 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a513" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a521 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12028 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a521" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a529 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12212 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a529" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a537 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12396 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a537" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a512 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11821 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a512" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a520 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12005 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a520" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a528 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12189 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a528" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a536 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12373 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a536" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a647 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a647\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14926 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a647" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a655 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a655\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15110 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a655" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a663 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a663\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15294 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a663" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a671 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a671\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15478 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a671" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a646 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a646\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14903 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a646" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a654 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a654\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15087 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a654" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a662 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a662\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15271 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a662" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a670 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a670\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15455 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a670" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a645 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a645\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14880 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a645" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a653 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a653\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15064 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a653" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a661 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a661\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15248 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a661" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a669 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a669\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15432 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a669" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a644 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a644\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14857 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a644" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a652 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a652\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15041 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a652" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a660 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a660\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15225 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a660" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a668 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a668\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15409 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a668" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a643 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a643\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14834 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a643" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a651 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a651\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15018 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a651" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a659 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a659\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15202 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a659" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a667 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a667\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15386 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a667" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a642 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a642\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14811 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a642" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a650 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a650\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14995 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a650" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a658 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a658\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15179 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a658" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a666 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a666\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15363 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a666" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a641 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a641\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14788 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a641" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a649 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a649\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14972 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a649" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a657 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a657\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15156 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a657" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a665 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a665\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15340 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a665" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a640 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a640\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14765 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a640" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a648 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a648\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14949 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a648" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a656 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a656\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15133 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a656" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a664 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a664\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15317 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a664" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a775 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a775\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17870 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a775" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a783 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a783\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18054 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a783" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a791 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a791\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18238 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a791" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a799 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a799\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18422 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a799" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a774 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a774\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17847 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a774" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a782 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a782\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18031 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a782" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a790 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a790\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18215 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a790" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a798 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a798\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18399 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a798" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a773 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a773\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17824 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a773" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a781 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a781\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18008 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a781" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a789 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a789\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18192 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a789" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a797 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a797\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18376 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a797" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a772 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a772\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17801 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a772" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a780 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a780\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17985 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a780" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a788 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a788\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18169 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a788" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a796 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a796\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18353 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a796" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a771 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a771\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17778 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a771" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a779 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a779\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17962 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a779" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a787 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a787\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18146 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a787" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a795 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a795\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18330 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a795" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a770 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a770\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17755 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a770" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a778 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a778\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17939 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a778" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a786 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a786\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18123 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a786" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a794 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a794\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18307 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a794" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a769 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a769\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17732 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a769" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a777 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a777\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17916 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a777" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a785 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a785\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18100 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a785" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a793 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a793\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18284 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a793" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a768 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a768\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17709 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a768" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a776 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a776\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17893 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a776" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a784 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a784\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18077 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a784" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a792 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a792\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18261 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a792" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a903 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a903\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20814 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a903" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a911 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a911\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20998 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a911" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a919 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a919\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21182 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a919" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a927 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a927\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21366 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a927" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a902 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a902\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20791 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a902" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a910 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a910\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20975 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a910" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a918 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a918\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21159 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a918" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a926 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a926\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21343 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a926" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a901 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a901\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20768 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a901" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a909 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a909\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20952 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a909" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a917 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a917\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21136 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a917" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a925 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a925\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21320 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a925" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a900 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a900\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20745 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a900" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a908 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a908\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20929 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a908" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a916 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a916\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21113 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a916" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a924 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a924\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21297 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a924" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a899 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a899\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20722 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a899" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a907 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a907\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20906 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a907" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a915 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a915\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21090 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a915" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a923 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a923\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21274 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a923" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a898 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a898\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20699 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a898" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a906 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a906\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20883 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a906" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a914 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a914\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21067 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a914" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a922 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a922\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21251 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a922" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a897 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a897\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20676 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a897" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a905 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a905\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20860 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a905" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a913 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a913\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21044 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a913" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a921 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a921\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21228 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a921" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a896 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a896\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20653 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a896" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a904 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a904\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20837 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a904" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a912 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a912\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21021 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a912" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a920 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a920\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21205 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a920" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a551 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12718 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a551" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a559 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12902 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a559" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a567 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13086 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a567" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a575 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13270 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a575" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a550 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12695 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a550" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a558 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12879 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a558" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a566 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13063 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a566" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a574 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13247 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a574" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a549 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12672 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a549" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a557 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12856 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a557" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a565 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13040 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a565" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a573 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13224 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a573" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a548 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12649 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a548" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a556 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12833 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a556" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a564 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13017 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a564" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a572 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13201 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a572" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a547 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12626 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a547" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a555 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12810 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a555" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a563 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12994 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a563" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a571 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13178 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a571" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a546 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12603 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a546" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a554 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12787 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a554" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a562 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12971 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a562" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a570 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13155 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a570" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a545 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12580 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a545" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a553 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12764 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a553" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a561 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12948 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a561" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a569 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13132 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a569" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a544 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12557 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a544" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a552 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12741 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a552" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a560 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 12925 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a560" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a568 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13109 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a568" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a679 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a679\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15662 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a679" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a687 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a687\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15846 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a687" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a695 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a695\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16030 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a695" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a703 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a703\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16214 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a703" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a678 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a678\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15639 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a678" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a686 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a686\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15823 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a686" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a694 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a694\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16007 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a694" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a702 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a702\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16191 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a702" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a677 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a677\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15616 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a677" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a685 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a685\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15800 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a685" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a693 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a693\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15984 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a693" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a701 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a701\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16168 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a701" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a676 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a676\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15593 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a676" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a684 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a684\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15777 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a684" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a692 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a692\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15961 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a692" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a700 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a700\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16145 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a700" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a675 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a675\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15570 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a675" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a683 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a683\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15754 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a683" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a691 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a691\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15938 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a691" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a699 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a699\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16122 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a699" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a674 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a674\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15547 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a674" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a682 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a682\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15731 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a682" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a690 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a690\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15915 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a690" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a698 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a698\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16099 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a698" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a673 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a673\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15524 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a673" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a681 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a681\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15708 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a681" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a689 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a689\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15892 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a689" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a697 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a697\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16076 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a697" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a672 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a672\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15501 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a672" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a680 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a680\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15685 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a680" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a688 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a688\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 15869 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a688" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a696 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a696\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16053 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a696" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a807 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a807\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18606 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a807" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a815 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a815\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18790 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a815" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a823 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a823\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18974 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a823" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a831 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a831\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19158 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a831" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a806 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a806\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18583 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a806" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a814 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a814\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18767 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a814" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a822 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a822\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18951 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a822" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a830 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a830\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19135 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a830" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a805 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a805\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18560 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a805" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a813 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a813\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18744 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a813" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a821 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a821\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18928 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a821" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a829 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a829\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19112 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a829" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a804 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a804\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18537 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a804" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a812 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a812\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18721 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a812" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a820 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a820\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18905 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a820" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a828 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a828\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19089 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a828" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a803 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a803\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18514 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a803" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a811 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a811\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18698 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a811" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a819 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a819\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18882 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a819" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a827 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a827\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19066 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a827" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a802 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a802\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18491 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a802" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a810 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a810\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18675 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a810" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a818 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a818\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18859 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a818" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a826 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a826\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19043 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a826" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a801 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a801\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18468 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a801" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a809 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a809\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18652 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a809" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a817 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a817\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18836 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a817" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a825 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a825\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19020 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a825" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a800 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a800\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18445 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a800" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a808 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a808\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18629 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a808" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a816 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a816\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18813 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a816" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a824 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a824\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 18997 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a824" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a935 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a935\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21550 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a935" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a943 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a943\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21734 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a943" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a951 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a951\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21918 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a951" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a959 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a959\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22102 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a959" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a934 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a934\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21527 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a934" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a942 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a942\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21711 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a942" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a950 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a950\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21895 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a950" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a958 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a958\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22079 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a958" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a933 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a933\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21504 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a933" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a941 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a941\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21688 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a941" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a949 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a949\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21872 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a949" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a957 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a957\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22056 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a957" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a932 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a932\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21481 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a932" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a940 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a940\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21665 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a940" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a948 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a948\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21849 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a948" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a956 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a956\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22033 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a956" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a931 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a931\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21458 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a931" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a939 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a939\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21642 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a939" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a947 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a947\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21826 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a947" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a955 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a955\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22010 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a955" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a930 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a930\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21435 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a930" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a938 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a938\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21619 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a938" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a946 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a946\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21803 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a946" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a954 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a954\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21987 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a954" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a929 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a929\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21412 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a929" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a937 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a937\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21596 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a937" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a945 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a945\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21780 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a945" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a953 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a953\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21964 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a953" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a928 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a928\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21389 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a928" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a936 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a936\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21573 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a936" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a944 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a944\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21757 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a944" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a952 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a952\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 21941 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a952" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a583 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13454 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a583" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a591 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13638 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a591" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a599 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a599\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13822 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a599" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a607 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a607\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14006 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a607" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a582 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13431 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a582" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a590 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13615 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a590" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a598 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a598\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13799 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a598" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a606 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a606\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13983 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a606" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a581 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13408 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a581" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a589 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13592 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a589" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a597 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a597\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13776 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a597" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a605 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a605\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13960 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a605" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a580 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13385 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a580" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a588 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13569 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a588" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a596 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a596\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13753 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a596" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a604 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a604\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13937 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a604" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a579 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13362 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a579" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a587 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13546 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a587" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a595 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13730 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a595" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a603 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a603\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13914 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a603" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a578 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13339 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a578" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a586 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13523 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a586" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a594 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13707 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a594" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a602 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a602\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13891 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a602" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a577 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13316 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a577" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a585 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13500 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a585" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a593 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13684 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a593" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a601 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a601\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13868 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a601" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a576 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13293 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a576" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a584 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13477 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a584" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a592 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13661 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a592" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a600 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a600\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 13845 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a600" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a711 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a711\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16398 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a711" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a719 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a719\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16582 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a719" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a727 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a727\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16766 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a727" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a735 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a735\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16950 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a735" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a710 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a710\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16375 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a710" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a718 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a718\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16559 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a718" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a726 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a726\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16743 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a726" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a734 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a734\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16927 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a734" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a709 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a709\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16352 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a709" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a717 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a717\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16536 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a717" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a725 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a725\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16720 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a725" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a733 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a733\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16904 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a733" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a708 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a708\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16329 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a708" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a716 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a716\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16513 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a716" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a724 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a724\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16697 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a724" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a732 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a732\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16881 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a732" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a707 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a707\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16306 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a707" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a715 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a715\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16490 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a715" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a723 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a723\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16674 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a723" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a731 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a731\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16858 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a731" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a706 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a706\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16283 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a706" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a714 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a714\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16467 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a714" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a722 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a722\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16651 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a722" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a730 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a730\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16835 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a730" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a705 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a705\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16260 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a705" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a713 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a713\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16444 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a713" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a721 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a721\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16628 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a721" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a729 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a729\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16812 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a729" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a704 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a704\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16237 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a704" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a712 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a712\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16421 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a712" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a720 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a720\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16605 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a720" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a728 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a728\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16789 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a728" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a839 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a839\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19342 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a839" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a847 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a847\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19526 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a847" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a855 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a855\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19710 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a855" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a863 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a863\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19894 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a863" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a838 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a838\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19319 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a838" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a846 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a846\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19503 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a846" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a854 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a854\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19687 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a854" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a862 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a862\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19871 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a862" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a837 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a837\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19296 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a837" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a845 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a845\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19480 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a845" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a853 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a853\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19664 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a853" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a861 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a861\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19848 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a861" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a836 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a836\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19273 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a836" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a844 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a844\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19457 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a844" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a852 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a852\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19641 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a852" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a860 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a860\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19825 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a860" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a835 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a835\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19250 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a835" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a843 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a843\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19434 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a843" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a851 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a851\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19618 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a851" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a859 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a859\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19802 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a859" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a834 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a834\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19227 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a834" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a842 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a842\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19411 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a842" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a850 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a850\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19595 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a850" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a858 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a858\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19779 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a858" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a833 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a833\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19204 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a833" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a841 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a841\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19388 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a841" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a849 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a849\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19572 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a849" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a857 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a857\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19756 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a857" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a832 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a832\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19181 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a832" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a840 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a840\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19365 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a840" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a848 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a848\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19549 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a848" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a856 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a856\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19733 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a856" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a967 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a967\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22286 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a967" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a975 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a975\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22470 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a975" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a983 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a983\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22654 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a983" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a991 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a991\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22838 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a991" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a966 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a966\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22263 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a966" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a974 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a974\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22447 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a974" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a982 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a982\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22631 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a982" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a990 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a990\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22815 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a990" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a965 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a965\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22240 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a965" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a973 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a973\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22424 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a973" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a981 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a981\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22608 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a981" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a989 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a989\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22792 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a989" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a964 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a964\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22217 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a964" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a972 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a972\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22401 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a972" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a980 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a980\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22585 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a980" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a988 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a988\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22769 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a988" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a963 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a963\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22194 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a963" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a971 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a971\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22378 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a971" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a979 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a979\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22562 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a979" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a987 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a987\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22746 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a987" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a962 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a962\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22171 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a962" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a970 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a970\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22355 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a970" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a978 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a978\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22539 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a978" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a986 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a986\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22723 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a986" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a961 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a961\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22148 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a961" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a969 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a969\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22332 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a969" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a977 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a977\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22516 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a977" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a985 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a985\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22700 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a985" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a960 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a960\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22125 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a960" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a968 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a968\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22309 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a968" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a976 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a976\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22493 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a976" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a984 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a984\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22677 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a984" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a615 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a615\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14190 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a615" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a623 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a623\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14374 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a623" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a631 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14558 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a631" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a639 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a639\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14742 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a639" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a614 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a614\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14167 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a614" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a622 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a622\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14351 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a622" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a630 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a630\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14535 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a630" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a638 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a638\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14719 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a638" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a613 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a613\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14144 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a613" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a621 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a621\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14328 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a621" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a629 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a629\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14512 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a629" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a637 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a637\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14696 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a637" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a612 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a612\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14121 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a612" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a620 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a620\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14305 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a620" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a628 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a628\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14489 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a628" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a636 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a636\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14673 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a636" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a611 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a611\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14098 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a611" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a619 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a619\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14282 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a619" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a627 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a627\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14466 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a627" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a635 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14650 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a635" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a610 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a610\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14075 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a610" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a618 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a618\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14259 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a618" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a626 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a626\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14443 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a626" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a634 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14627 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a634" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a609 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a609\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14052 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a609" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a617 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a617\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14236 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a617" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a625 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a625\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14420 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a625" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a633 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14604 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a633" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a608 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a608\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14029 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a608" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a616 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a616\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14213 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a616" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a624 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a624\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14397 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a624" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a632 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 14581 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a632" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a743 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a743\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17134 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a743" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a751 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a751\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17318 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a751" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a759 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a759\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17502 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a759" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a767 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a767\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17686 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a767" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a742 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a742\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17111 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a742" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a750 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a750\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17295 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a750" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a758 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a758\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17479 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a758" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a766 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a766\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17663 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a766" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a741 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a741\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17088 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a741" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a749 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a749\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17272 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a749" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a757 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a757\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17456 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a757" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a765 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a765\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17640 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a765" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a740 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a740\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17065 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a740" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a748 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a748\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17249 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a748" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a756 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a756\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17433 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a756" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a764 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a764\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17617 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a764" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a739 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a739\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17042 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a739" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a747 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a747\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17226 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a747" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a755 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a755\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17410 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a755" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a763 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a763\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17594 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a763" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a738 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a738\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17019 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a738" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a746 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a746\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17203 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a746" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a754 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a754\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17387 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a754" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a762 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a762\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17571 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a762" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a737 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a737\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16996 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a737" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a745 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a745\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17180 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a745" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a753 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a753\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17364 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a753" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a761 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a761\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17548 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a761" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a736 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a736\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 16973 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a736" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a744 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a744\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17157 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a744" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a752 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a752\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17341 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a752" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a760 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a760\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 17525 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a760" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a871 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a871\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20078 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a871" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a879 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a879\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20262 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a879" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a887 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a887\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20446 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a887" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a895 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a895\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20630 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a895" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a870 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a870\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20055 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a870" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a878 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a878\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20239 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a878" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a886 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a886\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20423 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a886" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a894 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a894\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20607 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a894" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a869 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a869\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20032 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a869" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a877 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a877\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20216 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a877" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a885 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a885\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20400 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a885" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a893 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a893\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20584 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a893" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a868 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a868\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20009 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a868" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a876 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a876\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20193 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a876" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a884 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a884\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20377 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a884" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a892 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a892\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20561 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a892" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a867 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a867\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19986 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a867" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a875 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a875\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20170 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a875" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a883 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a883\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20354 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a883" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a891 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a891\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20538 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a891" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a866 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a866\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19963 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a866" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a874 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a874\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20147 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a874" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a882 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a882\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20331 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a882" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a890 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a890\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20515 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a890" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a865 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a865\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19940 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a865" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a873 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a873\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20124 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a873" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a881 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a881\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20308 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a881" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a889 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a889\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20492 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a889" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a864 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a864\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 19917 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a864" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a872 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a872\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20101 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a872" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a880 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a880\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20285 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a880" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a888 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a888\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 20469 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a888" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a999 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a999\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23022 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a999" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1007 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1007\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23206 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1007" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1015 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1015\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23390 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1015" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1023 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1023\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23574 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1023" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a998 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a998\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22999 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a998" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1006 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1006\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23183 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1006" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1014 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1014\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23367 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1014" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1022 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1022\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23551 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1022" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a997 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a997\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22976 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a997" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1005 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1005\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23160 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1005" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1013 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1013\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23344 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1013" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1021 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1021\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23528 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1021" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a996 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a996\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22953 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a996" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1004 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1004\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23137 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1004" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1012 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1012\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23321 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1012" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1020 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1020\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23505 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1020" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a995 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a995\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22930 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a995" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1003 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1003\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23114 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1003" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1011 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1011\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23298 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1011" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1019 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1019\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23482 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1019" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a994 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a994\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22907 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a994" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1002 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1002\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23091 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1002" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1010 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1010\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23275 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1010" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1018 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1018\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23459 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1018" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a993 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a993\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22884 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a993" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1001 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1001\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23068 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1001" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1009 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1009\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23252 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1009" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1017 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1017\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23436 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1017" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a992 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a992\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 22861 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a992" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1000 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1000\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23045 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1000" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1008 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1008\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23229 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1008" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1016 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1016\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 23413 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1016" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a7 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 206 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a7" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a15 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 390 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a15" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a23 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 574 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a23" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a31 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 758 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a31" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a6 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 183 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a6" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a14 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 367 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a14" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a22 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 551 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a22" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a30 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 735 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a30" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a5 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 160 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a5" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a13 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 344 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a13" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a21 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 528 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a21" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a29 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 712 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a29" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a4 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 137 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a4" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a12 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 321 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a12" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a20 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 505 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a20" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a28 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 689 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a28" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a3 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 114 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a3" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a11 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 298 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a11" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a19 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 482 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a19" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a27 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 666 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a27" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 91 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a2" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a10 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 275 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a10" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a18 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 459 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a18" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a26 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 643 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a26" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 68 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a1" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a9 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 252 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a9" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a17 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 436 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a17" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a25 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 620 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a25" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a0 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 45 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a0" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a8 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 229 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a8" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a16 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 413 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a16" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a24 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 597 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a24" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a135 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3150 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a135" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a143 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3334 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a143" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a151 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3518 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a151" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a159 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3702 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a159" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a134 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3127 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a134" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a142 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3311 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a142" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a150 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3495 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a150" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a158 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3679 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a158" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a133 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3104 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a133" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a141 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3288 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a141" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a149 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3472 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a149" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a157 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3656 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a157" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a132 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3081 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a132" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a140 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3265 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a140" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a148 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3449 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a148" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a156 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3633 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a156" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a131 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3058 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a131" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a139 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3242 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a139" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a147 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3426 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a147" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a155 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3610 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a155" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a130 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3035 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a130" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a138 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3219 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a138" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a146 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3403 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a146" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a154 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3587 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a154" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a129 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3012 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a129" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a137 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3196 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a137" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a145 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3380 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a145" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a153 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3564 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a153" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a128 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2989 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a128" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a136 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3173 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a136" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a144 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3357 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a144" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a152 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3541 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a152" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a263 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6094 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a263" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a271 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6278 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a271" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a279 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6462 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a279" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a287 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6646 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a287" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a262 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6071 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a262" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a270 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6255 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a270" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a278 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6439 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a278" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a286 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6623 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a286" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a261 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6048 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a261" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a269 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6232 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a269" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a277 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6416 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a277" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a285 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6600 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a285" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a260 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6025 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a260" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a268 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6209 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a268" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a276 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6393 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a276" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a284 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6577 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a284" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a259 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6002 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a259" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a267 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6186 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a267" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a275 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6370 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a275" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a283 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6554 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a283" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a258 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5979 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a258" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a266 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6163 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a266" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a274 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6347 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a274" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a282 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6531 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a282" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a257 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5956 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a257" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a265 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6140 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a265" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a273 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6324 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a273" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a281 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6508 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a281" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a256 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5933 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a256" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a264 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6117 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a264" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a272 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6301 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a272" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a280 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6485 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a280" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a391 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9038 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a391" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a399 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9222 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a399" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a407 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9406 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a407" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a415 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9590 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a415" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a390 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9015 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a390" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a398 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9199 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a398" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a406 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9383 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a406" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a414 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9567 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a414" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a389 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8992 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a389" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a397 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9176 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a397" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a405 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9360 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a405" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a413 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9544 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a413" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a388 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8969 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a388" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a396 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9153 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a396" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a404 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9337 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a404" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a412 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9521 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a412" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a387 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8946 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a387" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a395 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9130 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a395" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a403 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9314 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a403" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a411 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9498 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a411" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a386 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8923 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a386" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a394 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9107 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a394" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a402 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9291 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a402" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a410 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9475 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a410" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a385 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8900 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a385" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a393 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9084 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a393" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a401 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9268 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a401" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a409 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9452 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a409" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a384 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8877 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a384" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a392 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9061 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a392" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a400 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9245 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a400" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a408 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9429 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a408" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a39 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 942 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a39" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a47 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1126 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a47" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a55 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1310 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a55" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a63 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1494 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a63" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a38 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 919 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a38" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a46 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1103 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a46" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a54 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1287 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a54" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a62 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1471 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a62" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a37 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 896 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a37" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a45 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1080 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a45" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a53 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1264 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a53" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a61 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1448 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a61" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a36 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 873 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a36" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a44 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1057 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a44" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a52 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1241 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a52" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a60 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1425 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a60" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a35 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 850 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a35" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a43 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1034 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a43" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a51 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1218 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a51" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a59 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1402 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a59" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a34 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 827 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a34" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a42 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1011 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a42" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a50 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1195 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a50" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a58 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1379 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a58" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a33 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 804 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a33" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a41 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 988 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a41" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a49 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1172 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a49" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a57 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1356 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a57" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a32 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 781 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a32" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a40 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 965 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a40" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a48 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1149 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a48" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a56 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1333 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a56" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a167 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3886 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a167" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a175 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4070 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a175" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a183 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4254 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a183" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a191 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4438 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a191" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a166 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3863 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a166" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a174 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4047 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a174" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a182 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4231 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a182" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a190 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4415 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a190" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a165 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3840 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a165" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a173 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4024 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a173" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a181 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4208 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a181" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a189 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4392 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a189" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a164 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3817 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a164" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a172 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4001 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a172" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a180 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4185 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a180" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a188 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4369 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a188" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a163 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3794 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a163" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a171 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3978 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a171" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a179 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4162 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a179" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a187 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4346 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a187" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a162 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3771 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a162" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a170 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3955 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a170" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a178 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4139 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a178" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a186 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4323 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a186" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a161 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3748 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a161" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a169 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3932 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a169" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a177 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4116 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a177" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a185 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4300 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a185" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a160 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3725 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a160" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a168 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 3909 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a168" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a176 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4093 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a176" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a184 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4277 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a184" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a295 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6830 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a295" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a303 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7014 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a303" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a311 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7198 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a311" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a319 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7382 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a319" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a294 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6807 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a294" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a302 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6991 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a302" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a310 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7175 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a310" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a318 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7359 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a318" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a293 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6784 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a293" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a301 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6968 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a301" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a309 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7152 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a309" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a317 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7336 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a317" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a292 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6761 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a292" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a300 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6945 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a300" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a308 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7129 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a308" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a316 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7313 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a316" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a291 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6738 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a291" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a299 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6922 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a299" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a307 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7106 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a307" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a315 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7290 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a315" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a290 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6715 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a290" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a298 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6899 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a298" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a306 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7083 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a306" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a314 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7267 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a314" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a289 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6692 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a289" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a297 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6876 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a297" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a305 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7060 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a305" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a313 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7244 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a313" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a288 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6669 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a288" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a296 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 6853 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a296" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a304 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7037 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a304" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a312 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7221 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a312" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a423 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9774 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a423" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a431 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9958 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a431" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a439 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10142 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a439" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a447 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10326 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a447" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a422 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9751 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a422" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a430 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9935 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a430" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a438 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10119 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a438" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a446 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10303 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a446" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a421 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9728 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a421" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a429 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9912 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a429" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a437 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10096 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a437" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a445 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10280 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a445" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a420 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9705 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a420" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a428 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9889 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a428" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a436 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10073 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a436" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a444 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10257 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a444" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a419 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9682 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a419" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a427 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9866 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a427" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a435 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10050 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a435" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a443 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10234 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a443" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a418 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9659 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a418" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a426 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9843 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a426" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a434 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10027 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a434" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a442 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10211 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a442" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a417 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9636 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a417" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a425 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9820 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a425" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a433 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10004 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a433" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a441 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10188 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a441" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a416 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9613 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a416" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a424 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9797 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a424" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a432 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 9981 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a432" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a440 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10165 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a440" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a71 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1678 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a71" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a79 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1862 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a79" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a87 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2046 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a87" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a95 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2230 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a95" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a70 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1655 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a70" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a78 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1839 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a78" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a86 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2023 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a86" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a94 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2207 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a94" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a69 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1632 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a69" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a77 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1816 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a77" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a85 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2000 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a85" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a93 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2184 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a93" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a68 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1609 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a68" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a76 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1793 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a76" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a84 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1977 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a84" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a92 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2161 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a92" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a67 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1586 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a67" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a75 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1770 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a75" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a83 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1954 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a83" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a91 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2138 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a91" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a66 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1563 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a66" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a74 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1747 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a74" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a82 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1931 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a82" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a90 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2115 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a90" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a65 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1540 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a65" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a73 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1724 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a73" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a81 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1908 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a81" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a89 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2092 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a89" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a64 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1517 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a64" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a72 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1701 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a72" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a80 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 1885 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a80" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a88 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2069 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a88" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a199 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4622 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a199" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a207 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4806 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a207" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a215 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4990 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a215" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a223 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5174 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a223" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a198 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4599 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a198" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a206 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4783 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a206" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a214 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4967 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a214" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a222 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5151 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a222" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a197 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4576 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a197" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a205 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4760 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a205" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a213 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4944 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a213" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a221 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5128 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a221" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a196 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4553 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a196" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a204 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4737 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a204" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a212 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4921 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a212" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a220 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5105 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a220" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a195 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4530 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a195" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a203 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4714 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a203" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a211 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4898 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a211" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a219 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5082 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a219" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a194 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4507 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a194" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a202 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4691 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a202" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a210 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4875 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a210" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a218 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5059 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a218" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a193 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4484 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a193" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a201 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4668 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a201" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a209 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4852 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a209" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a217 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5036 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a217" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a192 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4461 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a192" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a200 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4645 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a200" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a208 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 4829 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a208" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a216 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5013 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a216" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a327 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7566 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a327" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a335 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7750 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a335" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a343 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7934 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a343" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a351 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8118 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a351" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a326 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7543 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a326" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a334 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7727 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a334" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a342 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7911 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a342" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a350 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8095 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a350" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a325 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7520 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a325" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a333 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7704 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a333" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a341 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7888 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a341" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a349 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8072 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a349" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a324 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7497 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a324" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a332 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7681 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a332" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a340 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7865 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a340" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a348 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8049 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a348" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a323 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7474 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a323" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a331 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7658 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a331" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a339 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7842 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a339" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a347 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8026 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a347" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a322 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7451 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a322" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a330 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7635 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a330" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a338 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7819 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a338" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a346 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8003 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a346" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a321 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7428 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a321" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a329 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7612 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a329" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a337 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7796 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a337" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a345 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7980 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a345" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a320 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7405 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a320" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a328 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7589 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a328" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a336 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7773 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a336" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a344 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 7957 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a344" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a455 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10510 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a455" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a463 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10694 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a463" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a471 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10878 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a471" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a479 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11062 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a479" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a454 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10487 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a454" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a462 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10671 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a462" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a470 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10855 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a470" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a478 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11039 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a478" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a453 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10464 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a453" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a461 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10648 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a461" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a469 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10832 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a469" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a477 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11016 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a477" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a452 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10441 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a452" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a460 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10625 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a460" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a468 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10809 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a468" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a476 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10993 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a476" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a451 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10418 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a451" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a459 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10602 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a459" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a467 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10786 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a467" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a475 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10970 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a475" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a450 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10395 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a450" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a458 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10579 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a458" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a466 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10763 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a466" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a474 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10947 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a474" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a449 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10372 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a449" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a457 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10556 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a457" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a465 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10740 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a465" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a473 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10924 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a473" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a448 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10349 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a448" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a456 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10533 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a456" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a464 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10717 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a464" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a472 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 10901 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a472" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a103 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2414 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a103" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a111 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2598 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a111" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a119 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2782 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a119" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a127 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2966 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a127" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a102 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2391 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a102" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a110 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2575 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a110" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a118 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2759 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a118" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a126 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2943 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a126" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a101 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2368 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a101" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a109 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2552 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a109" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a117 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2736 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a117" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a125 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2920 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a125" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a100 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2345 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a100" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a108 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2529 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a108" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a116 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2713 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a116" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a124 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2897 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a124" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a99 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2322 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a99" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a107 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2506 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a107" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a115 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2690 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a115" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a123 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2874 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a123" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a98 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2299 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a98" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a106 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2483 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a106" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a114 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2667 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a114" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a122 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2851 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a122" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a97 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2276 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a97" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a105 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2460 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a105" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a113 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2644 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a113" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a121 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2828 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a121" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a96 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2253 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a96" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a104 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2437 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a104" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a112 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2621 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a112" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a120 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 2805 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a120" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a231 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5358 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a231" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a239 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5542 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a239" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a247 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5726 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a247" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a255 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5910 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a255" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a230 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5335 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a230" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a238 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5519 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a238" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a246 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5703 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a246" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a254 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5887 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a254" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a229 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5312 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a229" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a237 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5496 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a237" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a245 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5680 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a245" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a253 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5864 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a253" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a228 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5289 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a228" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a236 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5473 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a236" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a244 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5657 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a244" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a252 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5841 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a252" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a227 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5266 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a227" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a235 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5450 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a235" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a243 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5634 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a243" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a251 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5818 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a251" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a226 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5243 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a226" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a234 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5427 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a234" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a242 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5611 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a242" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a250 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5795 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a250" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a225 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5220 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a225" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a233 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5404 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a233" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a241 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5588 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a241" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a249 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5772 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a249" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a224 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5197 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a224" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a232 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5381 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a232" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a240 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5565 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a240" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a248 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 5749 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a248" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a359 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8302 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a359" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a367 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8486 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a367" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a375 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8670 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a375" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a383 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8854 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a383" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a358 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8279 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a358" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a366 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8463 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a366" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a374 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8647 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a374" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a382 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8831 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a382" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a357 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8256 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a357" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a365 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8440 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a365" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a373 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8624 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a373" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a381 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8808 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a381" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a356 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8233 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a356" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a364 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8417 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a364" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a372 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8601 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a372" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a380 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8785 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a380" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a355 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8210 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a355" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a363 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8394 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a363" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a371 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8578 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a371" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a379 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8762 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a379" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a354 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8187 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a354" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a362 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8371 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a362" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a370 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8555 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a370" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a378 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8739 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a378" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a353 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8164 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a353" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a361 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8348 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a361" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a369 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8532 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a369" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a377 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8716 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a377" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a352 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8141 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a352" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a360 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8325 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a360" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a368 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8509 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a368" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a376 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 8693 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a376" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a487 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11246 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a487" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a495 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11430 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a495" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a503 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11614 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a503" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a511 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11798 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a511" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a486 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11223 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a486" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a494 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11407 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a494" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a502 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11591 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a502" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a510 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11775 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a510" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a485 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11200 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a485" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a493 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11384 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a493" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a501 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11568 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a501" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a509 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11752 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a509" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a484 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11177 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a484" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a492 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11361 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a492" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a500 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11545 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a500" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a508 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11729 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a508" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a483 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11154 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a483" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a491 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11338 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a491" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a499 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11522 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a499" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a507 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11706 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a507" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a482 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11131 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a482" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a490 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11315 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a490" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a498 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11499 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a498" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a506 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11683 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a506" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a481 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11108 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a481" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a489 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11292 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a489" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a497 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11476 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a497" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a505 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11660 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a505" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a480 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11085 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a480" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a488 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11269 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a488" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a496 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11453 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a496" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a504 " "Node \"first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_s4o1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_s4o1.tdf" 11637 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_s4o1:auto_generated\|ram_block1a504" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[7\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_7pu1.tdf" 35 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[7\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[6\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_7pu1.tdf" 35 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[6\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[5\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_7pu1.tdf" 35 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[5\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[4\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_7pu1.tdf" 35 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[4\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[3\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_7pu1.tdf" 35 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[3\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[2\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_7pu1.tdf" 35 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[2\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[1\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_7pu1.tdf" 35 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[1\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[0\] " "Node \"first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/db/altsyncram_7pu1.tdf" 35 2 0 } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "first_nios2_system:inst2\|first_nios2_system_jtag_uart:jtag_uart\|first_nios2_system_jtag_uart_scfifo_r:the_first_nios2_system_jtag_uart_scfifo_r\|scfifo:rfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\|q_b\[0\]" } } } }  } 0 170000 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1674133602300 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "Design Software" 0 -1 1674133602300 ""}  } { { "c:/intelfpga_lite/18.0/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "Fitter" 0 -1 1674133602300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1674133602456 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.01 " "Total time spent on timing analysis during the Fitter is 2.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1674133602457 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1674133626271 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1674133626288 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1674133626288 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "38 " "Following 38 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_CAS_N GND " "Pin oDRAM_CAS_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_CAS_N } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_CAS_N" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 336 360 536 352 "oDRAM_CAS_N" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_CKE GND " "Pin oDRAM_CKE has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_CKE } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_CKE" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 352 360 536 368 "oDRAM_CKE" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_CS_N GND " "Pin oDRAM_CS_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_CS_N } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_CS_N" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 368 360 536 384 "oDRAM_CS_N" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_RAS_N GND " "Pin oDRAM_RAS_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_RAS_N } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_RAS_N" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 416 360 536 432 "oDRAM_RAS_N" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_WE_N GND " "Pin oDRAM_WE_N has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_WE_N } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_WE_N" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 432 360 536 448 "oDRAM_WE_N" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_CLK GND " "Pin oDRAM_CLK has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_CLK } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_CLK" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 512 360 536 528 "oDRAM_CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_A\[11\] GND " "Pin oDRAM_A\[11\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_A[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_A\[11\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_A\[10\] GND " "Pin oDRAM_A\[10\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_A[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_A\[10\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_A\[9\] GND " "Pin oDRAM_A\[9\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_A[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_A\[9\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_A\[8\] GND " "Pin oDRAM_A\[8\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_A[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_A\[8\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_A\[7\] GND " "Pin oDRAM_A\[7\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_A[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_A\[7\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_A\[6\] GND " "Pin oDRAM_A\[6\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_A[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_A\[6\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_A\[5\] GND " "Pin oDRAM_A\[5\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_A[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_A\[5\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_A\[4\] GND " "Pin oDRAM_A\[4\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_A[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_A\[4\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_A\[3\] GND " "Pin oDRAM_A\[3\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_A[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_A\[3\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_A\[2\] GND " "Pin oDRAM_A\[2\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_A[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_A\[2\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_A\[1\] GND " "Pin oDRAM_A\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_A[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_A\[1\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_A\[0\] GND " "Pin oDRAM_A\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_A[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_A\[0\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 304 352 536 320 "oDRAM_A" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_BA\[1\] GND " "Pin oDRAM_BA\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_BA[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_BA\[1\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 320 352 536 336 "oDRAM_BA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_BA\[0\] GND " "Pin oDRAM_BA\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_BA[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_BA\[0\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 320 352 536 336 "oDRAM_BA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_DQM\[1\] GND " "Pin oDRAM_DQM\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_DQM[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_DQM\[1\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 456 344 536 472 "oDRAM_DQM" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oDRAM_DQM\[0\] GND " "Pin oDRAM_DQM\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { oDRAM_DQM[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oDRAM_DQM\[0\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 456 344 536 472 "oDRAM_DQM" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[15\] VCC " "Pin DRAM_DQ\[15\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[14\] VCC " "Pin DRAM_DQ\[14\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[13\] VCC " "Pin DRAM_DQ\[13\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[12\] VCC " "Pin DRAM_DQ\[12\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[11\] VCC " "Pin DRAM_DQ\[11\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[10\] VCC " "Pin DRAM_DQ\[10\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[9\] VCC " "Pin DRAM_DQ\[9\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[8\] VCC " "Pin DRAM_DQ\[8\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[7\] VCC " "Pin DRAM_DQ\[7\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[6\] VCC " "Pin DRAM_DQ\[6\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[5\] VCC " "Pin DRAM_DQ\[5\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[4\] VCC " "Pin DRAM_DQ\[4\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[3\] VCC " "Pin DRAM_DQ\[3\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[2\] VCC " "Pin DRAM_DQ\[2\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[1\] VCC " "Pin DRAM_DQ\[1\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DRAM_DQ\[0\] VCC " "Pin DRAM_DQ\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "hello_world.bdf" "" { Schematic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.bdf" { { 384 352 536 400 "DRAM_DQ" "" } } } } { "temporary_test_loc" "" { Generic "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1674133626290 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1674133626290 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1674133626293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.fit.smsg " "Generated suppressed messages file C:/Work/DSD_Material_Students/DSD_Material_Students/system_template_de1_soc/hello_world.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1674133627307 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 9 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "6864 " "Peak virtual memory: 6864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674133627672 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 19 13:07:07 2023 " "Processing ended: Thu Jan 19 13:07:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674133627672 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674133627672 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:25 " "Total CPU time (on all processors): 00:01:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674133627672 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1674133627672 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 67 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 67 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1674133628863 ""}
