<!DOCTYPE html><html><!-- Created by GNU Texinfo 7.0dev, http://www.gnu.org/software/texinfo/ --><head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<!-- Copyright &copy; 2006-2023 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.3 or
any later version published by the Free Software Foundation; with the
Invariant Sections being "Funding Free Software", the Front-Cover
texts being (a) (see below), and with the Back-Cover Texts being (b)
(see below).  A copy of the license is included in the section entitled
"GNU Free Documentation License".

(a) The FSF's Front-Cover Text is:

A GNU Manual

(b) The FSF's Back-Cover Text is:

You have freedom to copy and modify this GNU Manual, like GNU
     software.  Copies published by the Free Software Foundation raise
     funds for GNU development. -->
<a class="dashingAutolink" name="autolink-123"></a><a class="dashAnchor" name="//apple_ref/cpp/Package/nvptx%20%28GNU%20libgomp%29"></a><title>nvptx (GNU libgomp)</title>

<meta name="description" content="nvptx (GNU libgomp)"/>
<meta name="keywords" content="nvptx (GNU libgomp)"/>
<meta name="resource-type" content="document"/>
<meta name="distribution" content="global"/>
<meta name="Generator" content="makeinfo"/>
<meta name="viewport" content="width=device-width,initial-scale=1"/>

<link href="index.html" rel="start" title="Top"/>
<link href="Library-Index.html" rel="index" title="Library Index"/>
<link href="index.html#SEC_Contents" rel="contents" title="Table of Contents"/>
<link href="Offload-Target-Specifics.html" rel="up" title="Offload-Target Specifics"/>
<link href="AMD-Radeon.html" rel="prev" title="AMD Radeon"/>
<style type="text/css">
<!--
a.copiable-link {visibility: hidden; text-decoration: none; line-height: 0em}
span:hover a.copiable-link {visibility: visible}
ul.mark-bullet {list-style-type: disc}
-->
</style>
<link rel="stylesheet" type="text/css" href="https://gcc.gnu.org/texinfo-manuals.css"/>


</head>

<body lang="en">
<div class="section-level-extent" id="nvptx">
<div class="nav-panel">
<p>
Previous: <a href="AMD-Radeon.html" accesskey="p" rel="prev">AMD Radeon (GCN)</a>, Up: <a href="Offload-Target-Specifics.html" accesskey="u" rel="up">Offload-Target Specifics</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Library-Index.html" title="Index" rel="index">Index</a>]</p>
</div>
<hr/>
<h3 class="section" id="nvptx-1"><span>12.2 nvptx<a class="copiable-link" href="nvptx.html#nvptx-1"> &para;</a></span></h3>

<p>On the hardware side, there is the hierarchy (fine to coarse):
</p><ul class="itemize mark-bullet">
<li>thread
</li><li>warp
</li><li>thread block
</li><li>streaming multiprocessor
</li></ul>

<p>All OpenMP and OpenACC levels are used, i.e.
</p><ul class="itemize mark-bullet">
<li>OpenMP&rsquo;s simd and OpenACC&rsquo;s vector map to threads
</li><li>OpenMP&rsquo;s threads (&ldquo;parallel&rdquo;) and OpenACC&rsquo;s workers map to warps
</li><li>OpenMP&rsquo;s teams and OpenACC&rsquo;s gang use a threadpool with the
      size of the number of teams or gangs, respectively.
</li></ul>

<p>The used sizes are
</p><ul class="itemize mark-bullet">
<li>The <code class="code">warp_size</code> is always 32
</li><li>CUDA kernel launched: <code class="code">dim={#teams,1,1}, blocks={#threads,warp_size,1}</code>.
</li><li>The number of teams is limited by the number of blocks the device can
      host simultaneously.
</li></ul>

<p>Additional information can be obtained by setting the environment variable to
<code class="code">GOMP_DEBUG=1</code> (very verbose; grep for <code class="code">kernel.*launch</code> for launch
parameters).
</p>
<p>GCC generates generic PTX ISA code, which is just-in-time compiled by CUDA,
which caches the JIT in the user&rsquo;s directory (see CUDA documentation; can be
tuned by the environment variables <code class="code">CUDA_CACHE_{DISABLE,MAXSIZE,PATH}</code>.
</p>
<p>Note: While PTX ISA is generic, the <code class="code">-mptx=</code> and <code class="code">-march=</code> commandline
options still affect the used PTX ISA code and, thus, the requirements on
CUDA version and hardware.
</p>
<p>The implementation remark:
</p><ul class="itemize mark-bullet">
<li>I/O within OpenMP target regions and OpenACC parallel/kernels is supported
      using the C library <code class="code">printf</code> functions. Note that the Fortran
      <code class="code">print</code>/<code class="code">write</code> statements are not supported, yet.
</li><li>Compilation OpenMP code that contains <code class="code">requires reverse_offload</code>
      requires at least <code class="code">-march=sm_35</code>, compiling for <code class="code">-march=sm_30</code>
      is not supported.
</li><li>For code containing reverse offload (i.e. <code class="code">target</code> regions with
      <code class="code">device(ancestor:1)</code>), there is a slight performance penalty
      for <em class="emph">all</em> target regions, consisting mostly of shutdown delay
      Per device, reverse offload regions are processed serially such that
      the next reverse offload region is only executed after the previous
      one returned.
</li><li>OpenMP code that has a <code class="code">requires</code> directive with
      <code class="code">unified_shared_memory</code> will remove any nvptx device from the
      list of available devices (&ldquo;host fallback&rdquo;).
</li><li>The default per-warp stack size is 128 kiB; see also <code class="code">-msoft-stack</code>
      in the GCC manual.
</li><li>The OpenMP routines <code class="code">omp_target_memcpy_rect</code> and
      <code class="code">omp_target_memcpy_rect_async</code> and the <code class="code">target update</code>
      directive for non-contiguous list items will use the 2D and 3D
      memory-copy functions of the CUDA library.  Higher dimensions will
      call those functions in a loop and are therefore supported.
</li></ul>



</div>
<hr/>
<div class="nav-panel">
<p>
Previous: <a href="AMD-Radeon.html">AMD Radeon (GCN)</a>, Up: <a href="Offload-Target-Specifics.html">Offload-Target Specifics</a> &nbsp; [<a href="index.html#SEC_Contents" title="Table of contents" rel="contents">Contents</a>][<a href="Library-Index.html" title="Index" rel="index">Index</a>]</p>
</div>





</body></html>