

================================================================
== Vitis HLS Report for 'p_shadowquilt_main_loop_make_verticle_strip'
================================================================
* Date:           Sat Jun 22 23:35:36 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        ParticleCoverHLS
* Solution:       solution_opt1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.674 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_write_patch_stream_layer        |       95|       95|        19|          -|          -|     5|        no|
        | + loop_write_patch_stream_superpoint  |       16|       16|         2|          1|          1|    16|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 16 15 
15 --> 14 
16 --> 13 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.31>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%init_patch_V = alloca i64 1" [ParticleCoverHLS/src/system.cpp:390]   --->   Operation 17 'alloca' 'init_patch_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_1 : Operation 18 [2/2] (1.31ns)   --->   "%call_ln404 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 0, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:404]   --->   Operation 18 'call' 'call_ln404' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln404 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 0, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:404]   --->   Operation 19 'call' 'call_ln404' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.31>
ST_3 : Operation 20 [2/2] (1.31ns)   --->   "%call_ln404 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 1, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:404]   --->   Operation 20 'call' 'call_ln404' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln404 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 1, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:404]   --->   Operation 21 'call' 'call_ln404' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.31>
ST_5 : Operation 22 [2/2] (1.31ns)   --->   "%call_ln404 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 2, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:404]   --->   Operation 22 'call' 'call_ln404' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln404 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 2, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:404]   --->   Operation 23 'call' 'call_ln404' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.31>
ST_7 : Operation 24 [2/2] (1.31ns)   --->   "%call_ln404 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 3, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:404]   --->   Operation 24 'call' 'call_ln404' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln404 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 3, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:404]   --->   Operation 25 'call' 'call_ln404' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.31>
ST_9 : Operation 26 [2/2] (1.31ns)   --->   "%call_ln404 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 4, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:404]   --->   Operation 26 'call' 'call_ln404' <Predicate = true> <Delay = 1.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln404 = call void @alignedtoline_per_layer_loop3, i128 %points, i32 %num_points, i96 %init_patch_V, i3 4, i32 %get_radiiradii, i32 %lbVal_constprop, i32 %rbVal_constprop, i32 %get_trapezoid_edgestrapezoid_edges" [ParticleCoverHLS/src/system.cpp:404]   --->   Operation 27 'call' 'call_ln404' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln418 = call void @patch_buffer_add_patch, i96 %init_patch_V, i96 %patch_buffer_0_0, i96 %patch_buffer_0_1, i96 %patch_buffer_0_2, i96 %patch_buffer_0_3, i96 %patch_buffer_0_4, i96 %patch_buffer_0_5, i96 %patch_buffer_0_6, i96 %patch_buffer_0_7, i96 %patch_buffer_0_8, i96 %patch_buffer_0_9, i96 %patch_buffer_0_10, i96 %patch_buffer_0_11, i96 %patch_buffer_0_12, i96 %patch_buffer_0_13, i96 %patch_buffer_0_14, i96 %patch_buffer_0_15, i96 %patch_buffer_1_0, i96 %patch_buffer_1_1, i96 %patch_buffer_1_2, i96 %patch_buffer_1_3, i96 %patch_buffer_1_4, i96 %patch_buffer_1_5, i96 %patch_buffer_1_6, i96 %patch_buffer_1_7, i96 %patch_buffer_1_8, i96 %patch_buffer_1_9, i96 %patch_buffer_1_10, i96 %patch_buffer_1_11, i96 %patch_buffer_1_12, i96 %patch_buffer_1_13, i96 %patch_buffer_1_14, i96 %patch_buffer_1_15, i96 %patch_buffer_2_0, i96 %patch_buffer_2_1, i96 %patch_buffer_2_2, i96 %patch_buffer_2_3, i96 %patch_buffer_2_4, i96 %patch_buffer_2_5, i96 %patch_buffer_2_6, i96 %patch_buffer_2_7, i96 %patch_buffer_2_8, i96 %patch_buffer_2_9, i96 %patch_buffer_2_10, i96 %patch_buffer_2_11, i96 %patch_buffer_2_12, i96 %patch_buffer_2_13, i96 %patch_buffer_2_14, i96 %patch_buffer_2_15, i96 %patch_buffer_3_0, i96 %patch_buffer_3_1, i96 %patch_buffer_3_2, i96 %patch_buffer_3_3, i96 %patch_buffer_3_4, i96 %patch_buffer_3_5, i96 %patch_buffer_3_6, i96 %patch_buffer_3_7, i96 %patch_buffer_3_8, i96 %patch_buffer_3_9, i96 %patch_buffer_3_10, i96 %patch_buffer_3_11, i96 %patch_buffer_3_12, i96 %patch_buffer_3_13, i96 %patch_buffer_3_14, i96 %patch_buffer_3_15, i96 %patch_buffer_4_0, i96 %patch_buffer_4_1, i96 %patch_buffer_4_2, i96 %patch_buffer_4_3, i96 %patch_buffer_4_4, i96 %patch_buffer_4_5, i96 %patch_buffer_4_6, i96 %patch_buffer_4_7, i96 %patch_buffer_4_8, i96 %patch_buffer_4_9, i96 %patch_buffer_4_10, i96 %patch_buffer_4_11, i96 %patch_buffer_4_12, i96 %patch_buffer_4_13, i96 %patch_buffer_4_14, i96 %patch_buffer_4_15, i2 %latest_patch_index_constprop, i32 %num_patches_constprop" [ParticleCoverHLS/src/system.cpp:418]   --->   Operation 28 'call' 'call_ln418' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.46>
ST_12 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %patch_stream_V, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %points, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 32 [1/2] (0.00ns)   --->   "%call_ln418 = call void @patch_buffer_add_patch, i96 %init_patch_V, i96 %patch_buffer_0_0, i96 %patch_buffer_0_1, i96 %patch_buffer_0_2, i96 %patch_buffer_0_3, i96 %patch_buffer_0_4, i96 %patch_buffer_0_5, i96 %patch_buffer_0_6, i96 %patch_buffer_0_7, i96 %patch_buffer_0_8, i96 %patch_buffer_0_9, i96 %patch_buffer_0_10, i96 %patch_buffer_0_11, i96 %patch_buffer_0_12, i96 %patch_buffer_0_13, i96 %patch_buffer_0_14, i96 %patch_buffer_0_15, i96 %patch_buffer_1_0, i96 %patch_buffer_1_1, i96 %patch_buffer_1_2, i96 %patch_buffer_1_3, i96 %patch_buffer_1_4, i96 %patch_buffer_1_5, i96 %patch_buffer_1_6, i96 %patch_buffer_1_7, i96 %patch_buffer_1_8, i96 %patch_buffer_1_9, i96 %patch_buffer_1_10, i96 %patch_buffer_1_11, i96 %patch_buffer_1_12, i96 %patch_buffer_1_13, i96 %patch_buffer_1_14, i96 %patch_buffer_1_15, i96 %patch_buffer_2_0, i96 %patch_buffer_2_1, i96 %patch_buffer_2_2, i96 %patch_buffer_2_3, i96 %patch_buffer_2_4, i96 %patch_buffer_2_5, i96 %patch_buffer_2_6, i96 %patch_buffer_2_7, i96 %patch_buffer_2_8, i96 %patch_buffer_2_9, i96 %patch_buffer_2_10, i96 %patch_buffer_2_11, i96 %patch_buffer_2_12, i96 %patch_buffer_2_13, i96 %patch_buffer_2_14, i96 %patch_buffer_2_15, i96 %patch_buffer_3_0, i96 %patch_buffer_3_1, i96 %patch_buffer_3_2, i96 %patch_buffer_3_3, i96 %patch_buffer_3_4, i96 %patch_buffer_3_5, i96 %patch_buffer_3_6, i96 %patch_buffer_3_7, i96 %patch_buffer_3_8, i96 %patch_buffer_3_9, i96 %patch_buffer_3_10, i96 %patch_buffer_3_11, i96 %patch_buffer_3_12, i96 %patch_buffer_3_13, i96 %patch_buffer_3_14, i96 %patch_buffer_3_15, i96 %patch_buffer_4_0, i96 %patch_buffer_4_1, i96 %patch_buffer_4_2, i96 %patch_buffer_4_3, i96 %patch_buffer_4_4, i96 %patch_buffer_4_5, i96 %patch_buffer_4_6, i96 %patch_buffer_4_7, i96 %patch_buffer_4_8, i96 %patch_buffer_4_9, i96 %patch_buffer_4_10, i96 %patch_buffer_4_11, i96 %patch_buffer_4_12, i96 %patch_buffer_4_13, i96 %patch_buffer_4_14, i96 %patch_buffer_4_15, i2 %latest_patch_index_constprop, i32 %num_patches_constprop" [ParticleCoverHLS/src/system.cpp:418]   --->   Operation 32 'call' 'call_ln418' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 33 [1/1] (0.46ns)   --->   "%br_ln37 = br void %.split5" [ParticleCoverHLS/src/patch_buffer.cpp:37]   --->   Operation 33 'br' 'br_ln37' <Predicate = true> <Delay = 0.46>

State 13 <SV = 12> <Delay = 1.36>
ST_13 : Operation 34 [1/1] (0.00ns)   --->   "%layer = phi i64 %add_ln37, void, i64 0, void %_ZN8ap_fixedILi32ELi12EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [ParticleCoverHLS/src/patch_buffer.cpp:37]   --->   Operation 34 'phi' 'layer' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i64 %layer" [ParticleCoverHLS/src/patch_buffer.cpp:40]   --->   Operation 35 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_40_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln40, i4 0" [ParticleCoverHLS/src/patch_buffer.cpp:40]   --->   Operation 36 'bitconcatenate' 'tmp_40_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [ParticleCoverHLS/src/patch_buffer.cpp:37]   --->   Operation 38 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 39 [1/1] (1.36ns)   --->   "%add_ln37 = add i64 %layer, i64 1" [ParticleCoverHLS/src/patch_buffer.cpp:37]   --->   Operation 39 'add' 'add_ln37' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 40 [1/1] (0.46ns)   --->   "%br_ln39 = br void" [ParticleCoverHLS/src/patch_buffer.cpp:39]   --->   Operation 40 'br' 'br_ln39' <Predicate = true> <Delay = 0.46>

State 14 <SV = 13> <Delay = 2.15>
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "%point = phi i5 %add_ln39, void %.split, i5 0, void %.split5" [ParticleCoverHLS/src/patch_buffer.cpp:39]   --->   Operation 41 'phi' 'point' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 42 [1/1] (0.82ns)   --->   "%add_ln39 = add i5 %point, i5 1" [ParticleCoverHLS/src/patch_buffer.cpp:39]   --->   Operation 42 'add' 'add_ln39' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.72ns)   --->   "%icmp_ln39 = icmp_eq  i5 %point, i5 16" [ParticleCoverHLS/src/patch_buffer.cpp:39]   --->   Operation 44 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 45 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split, void" [ParticleCoverHLS/src/patch_buffer.cpp:39]   --->   Operation 46 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %point" [ParticleCoverHLS/src/patch_buffer.cpp:40]   --->   Operation 47 'zext' 'zext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 48 [1/1] (0.85ns)   --->   "%add_ln40 = add i7 %tmp_40_cast, i7 %zext_ln40" [ParticleCoverHLS/src/patch_buffer.cpp:40]   --->   Operation 48 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i7 %add_ln40" [ParticleCoverHLS/src/patch_buffer.cpp:40]   --->   Operation 49 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%init_patch_V_addr = getelementptr i96 %init_patch_V, i64 0, i64 %zext_ln40_1" [ParticleCoverHLS/src/patch_buffer.cpp:40]   --->   Operation 50 'getelementptr' 'init_patch_V_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 51 [2/2] (1.29ns)   --->   "%init_patch_V_load = load i7 %init_patch_V_addr" [D:/STUDY/MY_FILE/VITIS/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'load' 'init_patch_V_load' <Predicate = (!icmp_ln39)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>

State 15 <SV = 14> <Delay = 3.02>
ST_15 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [ParticleCoverHLS/src/patch_buffer.cpp:39]   --->   Operation 52 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 53 [1/2] (1.29ns)   --->   "%init_patch_V_load = load i7 %init_patch_V_addr" [D:/STUDY/MY_FILE/VITIS/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'load' 'init_patch_V_load' <Predicate = (!icmp_ln39)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 96> <Depth = 80> <RAM>
ST_15 : Operation 54 [1/1] (1.72ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %patch_stream_V, i96 %init_patch_V_load" [D:/STUDY/MY_FILE/VITIS/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'write' 'write_ln174' <Predicate = (!icmp_ln39)> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 0> <FIFO>
ST_15 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 16 <SV = 14> <Delay = 0.00>
ST_16 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split5"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('init_patch.V', ParticleCoverHLS/src/system.cpp:390) [98]  (0 ns)
	'call' operation ('call_ln404', ParticleCoverHLS/src/system.cpp:404) to 'alignedtoline_per_layer_loop3' [99]  (1.32 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.32ns
The critical path consists of the following:
	'call' operation ('call_ln404', ParticleCoverHLS/src/system.cpp:404) to 'alignedtoline_per_layer_loop3' [100]  (1.32 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.32ns
The critical path consists of the following:
	'call' operation ('call_ln404', ParticleCoverHLS/src/system.cpp:404) to 'alignedtoline_per_layer_loop3' [101]  (1.32 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 1.32ns
The critical path consists of the following:
	'call' operation ('call_ln404', ParticleCoverHLS/src/system.cpp:404) to 'alignedtoline_per_layer_loop3' [102]  (1.32 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 1.32ns
The critical path consists of the following:
	'call' operation ('call_ln404', ParticleCoverHLS/src/system.cpp:404) to 'alignedtoline_per_layer_loop3' [103]  (1.32 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0.46ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('layer', ParticleCoverHLS/src/patch_buffer.cpp:37) with incoming values : ('add_ln37', ParticleCoverHLS/src/patch_buffer.cpp:37) [107]  (0.46 ns)

 <State 13>: 1.36ns
The critical path consists of the following:
	'phi' operation ('layer', ParticleCoverHLS/src/patch_buffer.cpp:37) with incoming values : ('add_ln37', ParticleCoverHLS/src/patch_buffer.cpp:37) [107]  (0 ns)
	'add' operation ('add_ln37', ParticleCoverHLS/src/patch_buffer.cpp:37) [112]  (1.36 ns)

 <State 14>: 2.15ns
The critical path consists of the following:
	'phi' operation ('point', ParticleCoverHLS/src/patch_buffer.cpp:39) with incoming values : ('add_ln39', ParticleCoverHLS/src/patch_buffer.cpp:39) [115]  (0 ns)
	'add' operation ('add_ln40', ParticleCoverHLS/src/patch_buffer.cpp:40) [123]  (0.856 ns)
	'getelementptr' operation ('init_patch_V_addr', ParticleCoverHLS/src/patch_buffer.cpp:40) [125]  (0 ns)
	'load' operation ('init_patch_V_load', D:/STUDY/MY_FILE/VITIS/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'init_patch.V', ParticleCoverHLS/src/system.cpp:390 [127]  (1.3 ns)

 <State 15>: 3.02ns
The critical path consists of the following:
	'load' operation ('init_patch_V_load', D:/STUDY/MY_FILE/VITIS/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on array 'init_patch.V', ParticleCoverHLS/src/system.cpp:390 [127]  (1.3 ns)
	fifo write on port 'patch_stream_V' (D:/STUDY/MY_FILE/VITIS/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [128]  (1.73 ns)

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
