#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 24 19:06:27 2025
# Process ID: 416
# Current directory: E:/Works/com_labs/for-board-single-cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15348 E:\Works\com_labs\for-board-single-cpu\for-board-single-cpu.xpr
# Log file: E:/Works/com_labs/for-board-single-cpu/vivado.log
# Journal file: E:/Works/com_labs/for-board-single-cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse {E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/Ctrl.v E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/RF.v E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/EXT.v E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/ALU.v}
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.coefficient_file {E:/Works/com_labs/teacher/test.coe}] [get_ips ROM_D]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/Works/com_labs/teacher/test.coe' provided. It will be converted relative to IP Instance files '../../../../../teacher/test.coe'
generate_target all [get_files  E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/ROM_D.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ROM_D'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ROM_D'...
catch { config_ip_cache -export [get_ips -all ROM_D] }
export_ip_user_files -of_objects [get_files E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/ROM_D.xci] -no_script -sync -force -quiet
reset_run ROM_D_synth_1
launch_runs -jobs 10 ROM_D_synth_1
[Mon Feb 24 19:22:37 2025] Launched ROM_D_synth_1...
Run output will be captured here: E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/ROM_D_synth_1/runme.log
export_simulation -of_objects [get_files E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/ROM_D.xci] -directory E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.ip_user_files/sim_scripts -ip_user_files_dir E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.ip_user_files -ipstatic_source_dir E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.cache/compile_simlib/modelsim} {questa=E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.cache/compile_simlib/questa} {riviera=E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.cache/compile_simlib/riviera} {activehdl=E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Feb 24 19:27:50 2025] Launched synth_1...
Run output will be captured here: E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/synth_1/runme.log
[Mon Feb 24 19:27:50 2025] Launched impl_1...
Run output will be captured here: E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61D7BA
set_property PROGRAM.FILE {E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Feb 24 19:39:55 2025] Launched synth_1...
Run output will be captured here: E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/synth_1/runme.log
[Mon Feb 24 19:39:55 2025] Launched impl_1...
Run output will be captured here: E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61D7BA
set_property PROGRAM.FILE {E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
file mkdir E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v w ]
add_files -fileset sim_1 E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_B/sim/ROM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Counter_3_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Enter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SSeg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/dm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_SCPU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instr' is not allowed [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:19]
WARNING: [VRFC 10-3380] identifier 'immout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:28]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:30]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'GPIOf0000000_we' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-3380] identifier 'Data_read' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3380] identifier 'data' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3380] identifier 'Cpu_data4bus' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:119]
WARNING: [VRFC 10-3380] identifier 'ram_data_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:120]
WARNING: [VRFC 10-3380] identifier 'ram_addr' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2458] undeclared symbol sw_i, assumed default net type wire [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:13]
INFO: [VRFC 10-2458] undeclared symbol btn_i, assumed default net type wire [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:14]
INFO: [VRFC 10-2458] undeclared symbol disp_seg_o, assumed default net type wire [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:15]
INFO: [VRFC 10-2458] undeclared symbol disp_an_o, assumed default net type wire [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:13]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'btn_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:14]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'disp_seg_o' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:15]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'disp_an_o' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enter
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.SPIO
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.my_SCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.dm_controller
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_B
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Multi_8CH32
Compiling module xil_defaultlib.SSeg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ff8bf23403e]
[1] (ISIMC::VlogCompiler::transform+0x102e52) [0x7ff7b237ed22]
[2] (ISIMC::VlogCompiler::transform+0x110e0e) [0x7ff7b238ccde]
[3] (ISIMC::VlogCompiler::transform+0x179253) [0x7ff7b23f5123]
[4] (ISIMC::VlogCompiler::transform+0x179090) [0x7ff7b23f4f60]
[5] (ISIMC::VlogCompiler::transform+0x179218) [0x7ff7b23f50e8]
[6] (ISIMC::VlogCompiler::transform+0x159e57) [0x7ff7b23d5d27]
[7] (ISIMC::VlogCompiler::transform+0x157577) [0x7ff7b23d3447]
[8] (ISIMC::VlogCompiler::transform+0x121a10) [0x7ff7b239d8e0]
[9] (ISIMC::VlogCompiler::codegen+0x446) [0x7ff7b226bd76]
[10] (ISIMC::Options::parseVlogcompCommandLine+0xe0594) [0x7ff7b25a8e64]
[11] (ISIMC::Options::parseVlogcompCommandLine+0xdf25c) [0x7ff7b25a7b2c]
[12] (ISIMC::Options::parseVlogcompCommandLine+0xdf4d8) [0x7ff7b25a7da8]
[13] (ISIMC::VhdlCompiler::saveParserDump+0x8ee9e) [0x7ff7b24ab9ce]
[14]  [0x7ff7b21e7bc5]
[15]  [0x7ff7b21f9d64]
[16]  [0x7ff7b21f84f6]
[17] (ISIMC::Options::parseVlogcompCommandLine+0xad60e9) [0x7ff7b2f9e9b9]
[18] (BaseThreadInitThunk+0x1d) [0x7ff8bda1257d]

Done
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2119.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2119.254 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_B/sim/ROM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Counter_3_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Enter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SSeg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/dm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_SCPU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instr' is not allowed [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:19]
WARNING: [VRFC 10-3380] identifier 'immout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:28]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:30]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'GPIOf0000000_we' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-3380] identifier 'Data_read' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3380] identifier 'data' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3380] identifier 'Cpu_data4bus' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:119]
WARNING: [VRFC 10-3380] identifier 'ram_data_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:120]
WARNING: [VRFC 10-3380] identifier 'ram_addr' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enter
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.SPIO
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.my_SCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.dm_controller
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_B
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Multi_8CH32
Compiling module xil_defaultlib.SSeg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/xsim.dir/top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 24 19:55:49 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2119.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_SCPU.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2139.227 ; gain = 19.973
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_SCPU.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2144.504 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Feb 24 20:01:25 2025] Launched synth_1...
Run output will be captured here: E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/synth_1/runme.log
[Mon Feb 24 20:01:25 2025] Launched impl_1...
Run output will be captured here: E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_B/sim/ROM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Counter_3_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Enter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SSeg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/dm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_SCPU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instr' is not allowed [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:19]
WARNING: [VRFC 10-3380] identifier 'immout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:28]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:30]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'GPIOf0000000_we' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-3380] identifier 'Data_read' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3380] identifier 'data' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3380] identifier 'Cpu_data4bus' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:119]
WARNING: [VRFC 10-3380] identifier 'ram_data_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:120]
WARNING: [VRFC 10-3380] identifier 'ram_addr' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enter
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.SPIO
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.my_SCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.dm_controller
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_B
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Multi_8CH32
Compiling module xil_defaultlib.SSeg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_SCPU.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2146.621 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_SCPU.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2146.621 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_B/sim/ROM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Counter_3_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Enter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SSeg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/dm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_SCPU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instr' is not allowed [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:19]
WARNING: [VRFC 10-3380] identifier 'immout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:28]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:30]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'GPIOf0000000_we' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-3380] identifier 'Data_read' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3380] identifier 'data' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3380] identifier 'Cpu_data4bus' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:119]
WARNING: [VRFC 10-3380] identifier 'ram_data_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:120]
WARNING: [VRFC 10-3380] identifier 'ram_addr' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:15]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enter
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.SPIO
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.my_SCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.dm_controller
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_B
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Multi_8CH32
Compiling module xil_defaultlib.SSeg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_SCPU.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2170.777 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_B/sim/ROM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Counter_3_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Enter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SSeg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/dm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_SCPU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instr' is not allowed [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:19]
WARNING: [VRFC 10-3380] identifier 'immout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:28]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:30]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'GPIOf0000000_we' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-3380] identifier 'Data_read' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3380] identifier 'data' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3380] identifier 'Cpu_data4bus' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:119]
WARNING: [VRFC 10-3380] identifier 'ram_data_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:120]
WARNING: [VRFC 10-3380] identifier 'ram_addr' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2991] 'instr' is not declared under prefix 'U_SCPU' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:11]
ERROR: [VRFC 10-2991] 'PC' is not declared under prefix 'U_SCPU' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:12]
ERROR: [VRFC 10-2991] 'PCSel' is not declared under prefix 'U_SCPU' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:13]
ERROR: [VRFC 10-2991] 'Op' is not declared under prefix 'U_SCPU' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:14]
ERROR: [VRFC 10-2991] 'immout' is not declared under prefix 'U_SCPU' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:15]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_B/sim/ROM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Counter_3_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Enter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SSeg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/dm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_SCPU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instr' is not allowed [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:19]
WARNING: [VRFC 10-3380] identifier 'immout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:28]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:30]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'GPIOf0000000_we' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-3380] identifier 'Data_read' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3380] identifier 'data' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3380] identifier 'Cpu_data4bus' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:119]
WARNING: [VRFC 10-3380] identifier 'ram_data_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:120]
WARNING: [VRFC 10-3380] identifier 'ram_addr' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2989] 'U1_SCPU' is not declared [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:11]
ERROR: [VRFC 10-2989] 'U1_SCPU' is not declared [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:12]
ERROR: [VRFC 10-2989] 'U1_SCPU' is not declared [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:13]
ERROR: [VRFC 10-2989] 'U1_SCPU' is not declared [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:14]
ERROR: [VRFC 10-2989] 'U1_SCPU' is not declared [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:15]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_B/sim/ROM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Counter_3_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Enter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SSeg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/dm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_SCPU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instr' is not allowed [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:19]
WARNING: [VRFC 10-3380] identifier 'immout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:28]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:30]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'GPIOf0000000_we' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-3380] identifier 'Data_read' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3380] identifier 'data' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3380] identifier 'Cpu_data4bus' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:119]
WARNING: [VRFC 10-3380] identifier 'ram_data_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:120]
WARNING: [VRFC 10-3380] identifier 'ram_addr' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enter
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.SPIO
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.my_SCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.dm_controller
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_B
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Multi_8CH32
Compiling module xil_defaultlib.SSeg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2170.777 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2170.777 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_B/sim/ROM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Counter_3_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Enter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SSeg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/dm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_SCPU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instr' is not allowed [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:19]
WARNING: [VRFC 10-3380] identifier 'immout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:28]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:30]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'GPIOf0000000_we' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-3380] identifier 'Data_read' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3380] identifier 'data' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3380] identifier 'Cpu_data4bus' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:119]
WARNING: [VRFC 10-3380] identifier 'ram_data_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:120]
WARNING: [VRFC 10-3380] identifier 'ram_addr' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enter
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.SPIO
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.my_SCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.dm_controller
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_B
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Multi_8CH32
Compiling module xil_defaultlib.SSeg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2170.777 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.113 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.113 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.113 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2172.273 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_B/sim/ROM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Counter_3_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Enter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SSeg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/dm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_SCPU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instr' is not allowed [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:19]
WARNING: [VRFC 10-3380] identifier 'immout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:28]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:30]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'GPIOf0000000_we' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-3380] identifier 'Data_read' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3380] identifier 'data' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3380] identifier 'Cpu_data4bus' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:119]
WARNING: [VRFC 10-3380] identifier 'ram_data_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:120]
WARNING: [VRFC 10-3380] identifier 'ram_addr' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enter
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.SPIO
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.my_SCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.dm_controller
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_B
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Multi_8CH32
Compiling module xil_defaultlib.SSeg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2172.273 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.273 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_B/sim/ROM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Counter_3_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Enter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SSeg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/dm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_SCPU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instr' is not allowed [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:19]
WARNING: [VRFC 10-3380] identifier 'immout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:28]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:30]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'GPIOf0000000_we' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-3380] identifier 'Data_read' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3380] identifier 'data' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3380] identifier 'Cpu_data4bus' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:119]
WARNING: [VRFC 10-3380] identifier 'ram_data_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:120]
WARNING: [VRFC 10-3380] identifier 'ram_addr' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enter
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.SPIO
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.my_SCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.dm_controller
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_B
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Multi_8CH32
Compiling module xil_defaultlib.SSeg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2174.270 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Mon Feb 24 20:36:43 2025] Launched synth_1...
Run output will be captured here: E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/synth_1/runme.log
[Mon Feb 24 20:36:43 2025] Launched impl_1...
Run output will be captured here: E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B61D7BA
set_property PROGRAM.FILE {E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2222.926 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2222.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2222.926 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2222.926 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2224.188 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2224.188 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_B/sim/ROM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Counter_3_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Enter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SSeg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/dm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_SCPU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instr' is not allowed [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:19]
WARNING: [VRFC 10-3380] identifier 'immout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:28]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:30]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'GPIOf0000000_we' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-3380] identifier 'Data_read' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3380] identifier 'data' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3380] identifier 'Cpu_data4bus' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:119]
WARNING: [VRFC 10-3380] identifier 'ram_data_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:120]
WARNING: [VRFC 10-3380] identifier 'ram_addr' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enter
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.SPIO
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.my_SCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.dm_controller
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_B
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Multi_8CH32
Compiling module xil_defaultlib.SSeg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2224.188 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2224.188 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_B/sim/ROM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Counter_3_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Enter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SSeg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/dm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_SCPU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instr' is not allowed [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:19]
WARNING: [VRFC 10-3380] identifier 'immout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:28]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:30]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'GPIOf0000000_we' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-3380] identifier 'Data_read' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3380] identifier 'data' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3380] identifier 'Cpu_data4bus' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:119]
WARNING: [VRFC 10-3380] identifier 'ram_data_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:120]
WARNING: [VRFC 10-3380] identifier 'ram_addr' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enter
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.SPIO
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.my_SCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.dm_controller
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_B
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Multi_8CH32
Compiling module xil_defaultlib.SSeg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2278.820 ; gain = 0.102
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/StudyApps/Vivado_2018_3/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_B.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/D_mem.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/ROM_D.mif'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/test.coe'
INFO: [SIM-utils-43] Exported 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim/I_mem.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_B/sim/ROM_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_B
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/ip/ROM_D/sim/ROM_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM_D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Counter_3_IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_x
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/Enter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Enter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/MIO_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIO_BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/Multi_8CH32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multi_8CH32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SPIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/SSeg7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SSeg7
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/IO/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/teacher/edf_file/dm_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_SCPU
WARNING: [VRFC 10-3676] redeclaration of ansi port 'instr' is not allowed [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:19]
WARNING: [VRFC 10-3380] identifier 'immout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:28]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:30]
WARNING: [VRFC 10-3380] identifier 'ALUout' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/my_SCPU.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3380] identifier 'GPIOf0000000_we' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:38]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:39]
WARNING: [VRFC 10-3380] identifier 'Peripheral_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:60]
WARNING: [VRFC 10-3380] identifier 'Data_read' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:83]
WARNING: [VRFC 10-3380] identifier 'data' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:87]
WARNING: [VRFC 10-3380] identifier 'Cpu_data4bus' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:119]
WARNING: [VRFC 10-3380] identifier 'ram_data_in' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:120]
WARNING: [VRFC 10-3380] identifier 'ram_addr' is used before its declaration [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sources_1/new/top.v:136]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/StudyApps/Vivado_2018_3/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9a83c55cb41e46ba84659bf8a8e9ade3 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'sw_i' [E:/Works/com_labs/for-board-single-cpu/for-board-single-cpu.srcs/sim_1/new/top_tb.v:16]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Enter
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.SPIO
Compiling module xil_defaultlib.Counter_x
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Ctrl
Compiling module xil_defaultlib.my_SCPU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.ROM_D
Compiling module xil_defaultlib.dm_controller
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.ROM_B
Compiling module xil_defaultlib.MIO_BUS
Compiling module xil_defaultlib.Multi_8CH32
Compiling module xil_defaultlib.SSeg7
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top_tb.U_TOP.U4_RAM_B.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2280.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 20:54:32 2025...
