// Seed: 3686258111
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input uwire   id_2,
    id_4
);
  tri id_5, id_6;
  assign id_5 = -1;
  assign id_5 = id_0 - id_6;
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output uwire id_2,
    input uwire id_3,
    input wor id_4,
    inout tri0 id_5,
    inout wor id_6,
    output wire id_7,
    input tri id_8,
    input wand id_9,
    input tri0 id_10,
    output wand id_11,
    output tri1 id_12,
    input uwire id_13,
    output tri1 id_14,
    output wire id_15
);
  id_17(
      .id_0(1), .id_1(1)
  );
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3
  );
  assign modCall_1.id_2 = 0;
  id_18(
      .id_0(-1 && id_1 == id_0), .id_1(-1), .id_2(1), .id_3(-1 == -1), .id_4(-1), .id_5(-1), .id_6()
  );
  assign id_12 = -1;
  logic [7:0][1]
      id_19 (
          -1,
          -1
      ),
      id_20;
  assign id_2 = ~-1;
endmodule
