`timescale 1ns/1ns
module test_adder;
	reg [7:0]A,B;
	reg Ci;
	wire [7:0]Sum,Co;
	bitfulladder bitadderu(Sum,Co,A,B,Ci);
initial
	begin
		#100 A = 8'b0000_0000; B = 8'b0000_0000; Ci = 1'b0; //0+0=0 
		#100 A = 8'b0000_0001; B = 8'b0000_0001; Ci = 1'b1; //1+1+1=3 
		#100 A = 8'b0010_0000; B = 8'b0010_0011; Ci = 1'b1; //32+35+1=68
		#100 A = 8'b1111_1100; B = 8'b0000_0011; Ci = 1'b0; //252+3+0=255
		#100 A = 8'b1111_1100; B = 8'b0000_0011; Ci = 1'b1; //252+3+1=256
		#100 A = 8'b1111_1100; B = 8'b0000_1000; Ci = 1'b0; //252+8+0=260
		#500 $stop;
	end
initial
	begin
		$monitor($time,"::A,B,Cin=%b%b%b", A,B,Ci,
				":::Cout, Sum=%b%b", Co, Sum);
	end
endmodule				
