
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 319.605 ; gain = 62.625
Command: synth_design -top top_module -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 468.746 ; gain = 101.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/top_module.v:2]
INFO: [Synth 8-6157] synthesizing module 'RIJ_CPU' [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/RIJ_cpu.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC_add' [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/PC_add.v:2]
INFO: [Synth 8-226] default block is never used [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/PC_add.v:19]
INFO: [Synth 8-6155] done synthesizing module 'PC_add' (1#1) [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/PC_add.v:2]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [E:/vivado_1/RIJ_CPU_/RIJ_CPU.runs/synth_1/.Xil/Vivado-12684-LAPTOP-9OSP4HOU/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (2#1) [E:/vivado_1/RIJ_CPU_/RIJ_CPU.runs/synth_1/.Xil/Vivado-12684-LAPTOP-9OSP4HOU/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mem_store' [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/mem_store.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mem_store' (3#1) [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/mem_store.v:2]
INFO: [Synth 8-6157] synthesizing module 'register_store' [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/register_store.v:2]
INFO: [Synth 8-6155] done synthesizing module 'register_store' (4#1) [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/register_store.v:2]
WARNING: [Synth 8-350] instance 'reg_store' of module 'register_store' requires 10 connections, but only 9 given [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/RIJ_cpu.v:75]
INFO: [Synth 8-6157] synthesizing module 'ALU_32' [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/ALU_32.v:2]
	Parameter Zero_32 bound to: 0 - type: integer 
	Parameter One_32 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/ALU_32.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ALU_32' (5#1) [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/ALU_32.v:2]
INFO: [Synth 8-6157] synthesizing module 'Decoding_control' [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/Decoding_control.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/Decoding_control.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/Decoding_control.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Decoding_control' (6#1) [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/Decoding_control.v:3]
WARNING: [Synth 8-689] width (3) of port connection 'ALU_OP' does not match port width (4) of module 'Decoding_control' [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/RIJ_cpu.v:113]
INFO: [Synth 8-6155] done synthesizing module 'RIJ_CPU' (7#1) [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/RIJ_cpu.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (8#1) [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/top_module.v:2]
WARNING: [Synth 8-3917] design top_module has port Decode_Enable driven by constant 1
WARNING: [Synth 8-3331] design Decoding_control has unconnected port OF
WARNING: [Synth 8-3331] design top_module has unconnected port digital[8]
WARNING: [Synth 8-3331] design top_module has unconnected port digital[7]
WARNING: [Synth 8-3331] design top_module has unconnected port digital[6]
WARNING: [Synth 8-3331] design top_module has unconnected port digital[5]
WARNING: [Synth 8-3331] design top_module has unconnected port digital[4]
WARNING: [Synth 8-3331] design top_module has unconnected port digital[3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 524.172 ; gain = 156.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin reg_store:test_data to constant 0 [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/RIJ_cpu.v:75]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 524.172 ; gain = 156.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 524.172 ; gain = 156.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'RIJ/Inst_store'
Finished Parsing XDC File [e:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'RIJ/Inst_store'
Parsing XDC File [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/constrs_1/new/RIJ_constraints.xdc]
Finished Parsing XDC File [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/constrs_1/new/RIJ_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/constrs_1/new/RIJ_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/vivado_1/RIJ_CPU_/RIJ_CPU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/vivado_1/RIJ_CPU_/RIJ_CPU.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 882.176 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 882.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 882.176 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 882.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 882.176 ; gain = 514.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 882.176 ; gain = 514.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for RIJ/Inst_store. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 882.176 ; gain = 514.633
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Mem_files_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_files_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REG_files_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "ZF" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "w_r_s" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Write_Reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Mem_Write" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Write_Reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Write_Reg" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "ALU_OP" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 882.176 ; gain = 514.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 96    
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 111   
	   8 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PC_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mem_store 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
Module register_store 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 33    
Module ALU_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Decoding_control 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 2     
Module RIJ_CPU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "RIJ/alu/ZF" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "RIJ/Decode_control/ALU_OP" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3917] design top_module has port Decode_Enable driven by constant 1
WARNING: [Synth 8-3331] design top_module has unconnected port digital[8]
WARNING: [Synth 8-3331] design top_module has unconnected port digital[7]
WARNING: [Synth 8-3331] design top_module has unconnected port digital[6]
WARNING: [Synth 8-3331] design top_module has unconnected port digital[5]
WARNING: [Synth 8-3331] design top_module has unconnected port digital[4]
WARNING: [Synth 8-3331] design top_module has unconnected port digital[3]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'RIJ/alu/Set_OF_reg/Q' [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/ALU_32.v:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/ALU_32.v:25]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/ALU_32.v:25]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Set_ZF_reg with 1st driver pin 'RIJ/alu/Set_ZF_reg/Q' [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/ALU_32.v:24]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Set_ZF_reg with 2nd driver pin 'VCC' [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/ALU_32.v:24]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Set_ZF_reg is connected to at least one constant driver which has been preserved, other driver is ignored [E:/vivado_1/RIJ_CPU_/RIJ_CPU.srcs/sources_1/new/ALU_32.v:24]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 882.176 ; gain = 514.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:25 . Memory (MB): peak = 882.176 ; gain = 514.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:01:47 . Memory (MB): peak = 882.176 ; gain = 514.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:48 ; elapsed = 00:01:57 . Memory (MB): peak = 917.457 ; gain = 549.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:01:58 . Memory (MB): peak = 917.457 ; gain = 549.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:01:58 . Memory (MB): peak = 917.457 ; gain = 549.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:49 ; elapsed = 00:01:58 . Memory (MB): peak = 917.457 ; gain = 549.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:49 ; elapsed = 00:01:58 . Memory (MB): peak = 917.457 ; gain = 549.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:49 ; elapsed = 00:01:58 . Memory (MB): peak = 917.457 ; gain = 549.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:49 ; elapsed = 00:01:58 . Memory (MB): peak = 917.457 ; gain = 549.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |    36|
|4     |LUT1          |     3|
|5     |LUT2          |   100|
|6     |LUT3          |   101|
|7     |LUT4          |    87|
|8     |LUT5          |   198|
|9     |LUT6          |  1385|
|10    |MUXF7         |   323|
|11    |MUXF8         |    79|
|12    |FDCE          |  2363|
|13    |FDPE          |   710|
|14    |IBUF          |     3|
|15    |OBUF          |    35|
|16    |OBUFT         |     6|
+------+--------------+------+

Report Instance Areas: 
+------+---------------------+---------------+------+
|      |Instance             |Module         |Cells |
+------+---------------------+---------------+------+
|1     |top                  |               |  5462|
|2     |  RIJ                |RIJ_CPU        |  5416|
|3     |    alu              |ALU_32         |    70|
|4     |    auto_increase_pc |PC_add         |   147|
|5     |    mem_store        |mem_store      |  2786|
|6     |    reg_store        |register_store |  2381|
+------+---------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:49 ; elapsed = 00:01:58 . Memory (MB): peak = 917.457 ; gain = 549.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:01:48 . Memory (MB): peak = 917.457 ; gain = 191.910
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:01:59 . Memory (MB): peak = 917.457 ; gain = 549.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 438 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 917.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 18 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:52 ; elapsed = 00:02:04 . Memory (MB): peak = 917.457 ; gain = 561.387
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 917.457 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/vivado_1/RIJ_CPU_/RIJ_CPU.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 10 20:08:50 2020...
