Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 29 21:36:11 2021
| Host         : DESKTOP-AN42RLU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file comb_SA_timing_summary_routed.rpt -pb comb_SA_timing_summary_routed.pb -rpx comb_SA_timing_summary_routed.rpx -warn_on_violation
| Design       : comb_SA
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 93 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 92 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.047       -0.130                      5                47291        0.026        0.000                      0                47291        0.870        0.000                       0                 47382  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.850}        3.700           270.270         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.047       -0.130                      5                47291        0.026        0.000                      0                47291        0.870        0.000                       0                 47382  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            5  Failing Endpoints,  Worst Slack       -0.047ns,  Total Violation       -0.130ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 pivot_in_23_62_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            data_in_24_62_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.794ns (21.281%)  route 2.937ns (78.719%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 8.402 - 3.700 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.852     5.058    clk_IBUF_BUFG
    SLICE_X51Y208        FDRE                                         r  pivot_in_23_62_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y208        FDRE (Prop_fdre_C_Q)         0.456     5.514 r  pivot_in_23_62_reg/Q
                         net (fo=6, routed)           2.937     8.451    AB_23_62/pivot_in_23_62
    SLICE_X116Y213       LUT5 (Prop_lut5_I0_O)        0.124     8.575 r  AB_23_62/data_in_24_62_i_3/O
                         net (fo=1, routed)           0.000     8.575    AB_23_62/data_in_24_62_i_3_n_0
    SLICE_X116Y213       MUXF7 (Prop_muxf7_I1_O)      0.214     8.789 r  AB_23_62/data_in_24_62_reg_i_1/O
                         net (fo=1, routed)           0.000     8.789    data_out_23_62
    SLICE_X116Y213       FDRE                                         r  data_in_24_62_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    L22                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827     4.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     6.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.659 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.743     8.402    clk_IBUF_BUFG
    SLICE_X116Y213       FDRE                                         r  data_in_24_62_reg/C
                         clock pessimism              0.262     8.664    
                         clock uncertainty           -0.035     8.629    
    SLICE_X116Y213       FDRE (Setup_fdre_C_D)        0.113     8.742    data_in_24_62_reg
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.038ns  (required time - arrival time)
  Source:                 pivot_in_22_56_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            data_in_23_56_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.935ns (24.219%)  route 2.926ns (75.781%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 8.405 - 3.700 ) 
    Source Clock Delay      (SCD):    4.864ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.659     4.864    clk_IBUF_BUFG
    SLICE_X55Y199        FDRE                                         r  pivot_in_22_56_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y199        FDRE (Prop_fdre_C_Q)         0.419     5.283 r  pivot_in_22_56_reg/Q
                         net (fo=6, routed)           2.926     8.209    AB_22_56/pivot_in_22_56
    SLICE_X115Y205       LUT5 (Prop_lut5_I0_O)        0.299     8.508 r  AB_22_56/data_in_23_56_i_3/O
                         net (fo=1, routed)           0.000     8.508    AB_22_56/data_in_23_56_i_3_n_0
    SLICE_X115Y205       MUXF7 (Prop_muxf7_I1_O)      0.217     8.725 r  AB_22_56/data_in_23_56_reg_i_1/O
                         net (fo=1, routed)           0.000     8.725    data_out_22_56
    SLICE_X115Y205       FDRE                                         r  data_in_23_56_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    L22                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827     4.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     6.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.659 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.746     8.405    clk_IBUF_BUFG
    SLICE_X115Y205       FDRE                                         r  data_in_23_56_reg/C
                         clock pessimism              0.253     8.658    
                         clock uncertainty           -0.035     8.623    
    SLICE_X115Y205       FDRE (Setup_fdre_C_D)        0.064     8.687    data_in_23_56_reg
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -8.725    
  -------------------------------------------------------------------
                         slack                                 -0.038    

Slack (VIOLATED) :        -0.022ns  (required time - arrival time)
  Source:                 pivot_in_22_55_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            data_in_23_55_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.935ns (27.273%)  route 2.493ns (72.727%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.474ns = ( 8.174 - 3.700 ) 
    Source Clock Delay      (SCD):    5.050ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.844     5.050    clk_IBUF_BUFG
    SLICE_X51Y232        FDRE                                         r  pivot_in_22_55_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y232        FDRE (Prop_fdre_C_Q)         0.419     5.469 r  pivot_in_22_55_reg/Q
                         net (fo=6, routed)           2.493     7.962    AB_22_55/pivot_in_22_55
    SLICE_X81Y198        LUT5 (Prop_lut5_I0_O)        0.299     8.261 r  AB_22_55/data_in_23_55_i_3/O
                         net (fo=1, routed)           0.000     8.261    AB_22_55/data_in_23_55_i_3_n_0
    SLICE_X81Y198        MUXF7 (Prop_muxf7_I1_O)      0.217     8.478 r  AB_22_55/data_in_23_55_reg_i_1/O
                         net (fo=1, routed)           0.000     8.478    data_out_22_55
    SLICE_X81Y198        FDRE                                         r  data_in_23_55_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    L22                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827     4.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     6.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.659 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.515     8.174    clk_IBUF_BUFG
    SLICE_X81Y198        FDRE                                         r  data_in_23_55_reg/C
                         clock pessimism              0.253     8.427    
                         clock uncertainty           -0.035     8.392    
    SLICE_X81Y198        FDRE (Setup_fdre_C_D)        0.064     8.456    data_in_23_55_reg
  -------------------------------------------------------------------
                         required time                          8.456    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.015ns  (required time - arrival time)
  Source:                 data_in_23_52_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            data_in_24_52_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.797ns (21.813%)  route 2.857ns (78.187%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 8.406 - 3.700 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.853     5.059    clk_IBUF_BUFG
    SLICE_X51Y206        FDRE                                         r  data_in_23_52_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y206        FDRE (Prop_fdre_C_Q)         0.456     5.515 r  data_in_23_52_reg/Q
                         net (fo=5, routed)           2.857     8.371    AB_23_52/data_in_23_52
    SLICE_X114Y201       LUT5 (Prop_lut5_I3_O)        0.124     8.495 r  AB_23_52/data_in_24_52_i_3/O
                         net (fo=1, routed)           0.000     8.495    AB_23_52/data_in_24_52_i_3_n_0
    SLICE_X114Y201       MUXF7 (Prop_muxf7_I1_O)      0.217     8.712 r  AB_23_52/data_in_24_52_reg_i_1/O
                         net (fo=1, routed)           0.000     8.712    data_out_23_52
    SLICE_X114Y201       FDRE                                         r  data_in_24_52_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    L22                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827     4.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     6.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.659 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.747     8.406    clk_IBUF_BUFG
    SLICE_X114Y201       FDRE                                         r  data_in_24_52_reg/C
                         clock pessimism              0.262     8.668    
                         clock uncertainty           -0.035     8.633    
    SLICE_X114Y201       FDRE (Setup_fdre_C_D)        0.064     8.697    data_in_24_52_reg
  -------------------------------------------------------------------
                         required time                          8.697    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 -0.015    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 data_in_26_30_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            data_in_27_30_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.406ns  (logic 0.792ns (23.256%)  route 2.614ns (76.744%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 8.177 - 3.700 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.855     5.061    clk_IBUF_BUFG
    SLICE_X45Y200        FDRE                                         r  data_in_26_30_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y200        FDRE (Prop_fdre_C_Q)         0.456     5.517 r  data_in_26_30_reg/Q
                         net (fo=5, routed)           2.614     8.130    AB_26_30/data_in_26_30
    SLICE_X86Y199        LUT6 (Prop_lut6_I4_O)        0.124     8.254 r  AB_26_30/data_in_27_30_i_2/O
                         net (fo=1, routed)           0.000     8.254    AB_26_30/data_in_27_30_i_2_n_0
    SLICE_X86Y199        MUXF7 (Prop_muxf7_I0_O)      0.212     8.466 r  AB_26_30/data_in_27_30_reg_i_1/O
                         net (fo=1, routed)           0.000     8.466    data_out_26_30
    SLICE_X86Y199        FDRE                                         r  data_in_27_30_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    L22                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827     4.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     6.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.659 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.518     8.177    clk_IBUF_BUFG
    SLICE_X86Y199        FDRE                                         r  data_in_27_30_reg/C
                         clock pessimism              0.253     8.430    
                         clock uncertainty           -0.035     8.395    
    SLICE_X86Y199        FDRE (Setup_fdre_C_D)        0.064     8.459    data_in_27_30_reg
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -8.466    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 data_in_25_48_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            data_in_26_48_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.632ns  (logic 0.859ns (23.653%)  route 2.773ns (76.347%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.703ns = ( 8.403 - 3.700 ) 
    Source Clock Delay      (SCD):    5.061ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.855     5.061    clk_IBUF_BUFG
    SLICE_X46Y200        FDRE                                         r  data_in_25_48_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y200        FDRE (Prop_fdre_C_Q)         0.518     5.579 r  data_in_25_48_reg/Q
                         net (fo=5, routed)           2.773     8.351    AB_25_48/data_in_25_48
    SLICE_X114Y210       LUT5 (Prop_lut5_I3_O)        0.124     8.475 r  AB_25_48/data_in_26_48_i_3/O
                         net (fo=1, routed)           0.000     8.475    AB_25_48/data_in_26_48_i_3_n_0
    SLICE_X114Y210       MUXF7 (Prop_muxf7_I1_O)      0.217     8.692 r  AB_25_48/data_in_26_48_reg_i_1/O
                         net (fo=1, routed)           0.000     8.692    data_out_25_48
    SLICE_X114Y210       FDRE                                         r  data_in_26_48_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    L22                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827     4.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     6.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.659 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.744     8.403    clk_IBUF_BUFG
    SLICE_X114Y210       FDRE                                         r  data_in_26_48_reg/C
                         clock pessimism              0.262     8.665    
                         clock uncertainty           -0.035     8.630    
    SLICE_X114Y210       FDRE (Setup_fdre_C_D)        0.064     8.694    data_in_26_48_reg
  -------------------------------------------------------------------
                         required time                          8.694    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 data_in_24_79_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            pivot_in_24_80_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.576ns (19.069%)  route 2.445ns (80.931%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 8.177 - 3.700 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.854     5.060    clk_IBUF_BUFG
    SLICE_X50Y200        FDRE                                         r  data_in_24_79_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y200        FDRE (Prop_fdre_C_Q)         0.456     5.516 r  data_in_24_79_reg/Q
                         net (fo=5, routed)           1.836     7.352    AB_24_79/data_in_24_79
    SLICE_X83Y198        LUT5 (Prop_lut5_I3_O)        0.120     7.472 r  AB_24_79/pivot_in_24_80_i_1/O
                         net (fo=1, routed)           0.608     8.080    pivot_out_24_79
    SLICE_X86Y198        FDRE                                         r  pivot_in_24_80_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    L22                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827     4.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     6.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.659 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.518     8.177    clk_IBUF_BUFG
    SLICE_X86Y198        FDRE                                         r  pivot_in_24_80_reg/C
                         clock pessimism              0.253     8.430    
                         clock uncertainty           -0.035     8.395    
    SLICE_X86Y198        FDRE (Setup_fdre_C_D)       -0.250     8.145    pivot_in_24_80_reg
  -------------------------------------------------------------------
                         required time                          8.145    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 op_in_24_50_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            data_in_25_50_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 0.825ns (24.680%)  route 2.518ns (75.320%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 8.169 - 3.700 ) 
    Source Clock Delay      (SCD):    5.040ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.834     5.040    clk_IBUF_BUFG
    SLICE_X49Y225        FDRE                                         r  op_in_24_50_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y225        FDRE (Prop_fdre_C_Q)         0.456     5.496 r  op_in_24_50_reg[1]/Q
                         net (fo=5, routed)           2.518     8.013    AB_24_50/Q[1]
    SLICE_X83Y199        LUT5 (Prop_lut5_I1_O)        0.124     8.137 r  AB_24_50/data_in_25_50_i_3/O
                         net (fo=1, routed)           0.000     8.137    AB_24_50/data_in_25_50_i_3_n_0
    SLICE_X83Y199        MUXF7 (Prop_muxf7_I1_O)      0.245     8.382 r  AB_24_50/data_in_25_50_reg_i_1/O
                         net (fo=1, routed)           0.000     8.382    data_out_24_50
    SLICE_X83Y199        FDRE                                         r  data_in_25_50_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    L22                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827     4.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     6.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.659 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.510     8.169    clk_IBUF_BUFG
    SLICE_X83Y199        FDRE                                         r  data_in_25_50_reg/C
                         clock pessimism              0.253     8.422    
                         clock uncertainty           -0.035     8.387    
    SLICE_X83Y199        FDRE (Setup_fdre_C_D)        0.064     8.451    data_in_25_50_reg
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -8.382    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 data_in_27_29_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            op_in_27_30_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 0.704ns (19.986%)  route 2.819ns (80.014%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.701ns = ( 8.401 - 3.700 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.853     5.059    clk_IBUF_BUFG
    SLICE_X50Y205        FDRE                                         r  data_in_27_29_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y205        FDRE (Prop_fdre_C_Q)         0.456     5.515 r  data_in_27_29_reg/Q
                         net (fo=5, routed)           2.667     8.182    AB_27_29/data_in_27_29
    SLICE_X115Y212       LUT2 (Prop_lut2_I0_O)        0.124     8.306 r  AB_27_29/op_in_27_30[1]_i_2/O
                         net (fo=1, routed)           0.151     8.457    AB_27_29/op_in_27_30[1]_i_2_n_0
    SLICE_X115Y212       LUT6 (Prop_lut6_I2_O)        0.124     8.581 r  AB_27_29/op_in_27_30[1]_i_1/O
                         net (fo=1, routed)           0.000     8.581    op_out_27_29[1]
    SLICE_X115Y212       FDRE                                         r  op_in_27_30_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    L22                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827     4.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     6.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.659 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.742     8.401    clk_IBUF_BUFG
    SLICE_X115Y212       FDRE                                         r  op_in_27_30_reg[1]/C
                         clock pessimism              0.262     8.663    
                         clock uncertainty           -0.035     8.628    
    SLICE_X115Y212       FDRE (Setup_fdre_C_D)        0.031     8.659    op_in_27_30_reg[1]
  -------------------------------------------------------------------
                         required time                          8.659    
                         arrival time                          -8.581    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 data_in_24_50_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            pivot_in_24_51_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.573ns (19.225%)  route 2.407ns (80.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 8.188 - 3.700 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.109    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.205 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.836     5.042    clk_IBUF_BUFG
    SLICE_X51Y222        FDRE                                         r  data_in_24_50_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y222        FDRE (Prop_fdre_C_Q)         0.456     5.498 r  data_in_24_50_reg/Q
                         net (fo=5, routed)           1.900     7.398    AB_24_50/data_in_24_50
    SLICE_X65Y198        LUT5 (Prop_lut5_I3_O)        0.117     7.515 r  AB_24_50/pivot_in_24_51_i_1/O
                         net (fo=1, routed)           0.508     8.022    pivot_out_24_50
    SLICE_X71Y198        FDRE                                         r  pivot_in_24_51_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
    L22                                               0.000     3.700 r  clk (IN)
                         net (fo=0)                   0.000     3.700    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.827     4.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.041     6.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.659 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       1.529     8.188    clk_IBUF_BUFG
    SLICE_X71Y198        FDRE                                         r  pivot_in_24_51_reg/C
                         clock pessimism              0.253     8.441    
                         clock uncertainty           -0.035     8.406    
    SLICE_X71Y198        FDRE (Setup_fdre_C_D)       -0.289     8.117    pivot_in_24_51_reg
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -8.022    
  -------------------------------------------------------------------
                         slack                                  0.094    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 data_in_82_37_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            pivot_in_82_38_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.212ns (59.388%)  route 0.145ns (40.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.653     1.559    clk_IBUF_BUFG
    SLICE_X48Y99         FDRE                                         r  data_in_82_37_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.164     1.723 r  data_in_82_37_reg/Q
                         net (fo=5, routed)           0.145     1.868    AB_82_37/data_in_82_37
    SLICE_X46Y100        LUT5 (Prop_lut5_I3_O)        0.048     1.916 r  AB_82_37/pivot_in_82_38_i_1/O
                         net (fo=1, routed)           0.000     1.916    pivot_out_82_37
    SLICE_X46Y100        FDRE                                         r  pivot_in_82_38_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.857     2.014    clk_IBUF_BUFG
    SLICE_X46Y100        FDRE                                         r  pivot_in_82_38_reg/C
                         clock pessimism             -0.256     1.757    
    SLICE_X46Y100        FDRE (Hold_fdre_C_D)         0.133     1.890    pivot_in_82_38_reg
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 data_in_6_31_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            AB_6_31/r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.700%)  route 0.230ns (55.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.581     1.486    clk_IBUF_BUFG
    SLICE_X65Y148        FDRE                                         r  data_in_6_31_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y148        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  data_in_6_31_reg/Q
                         net (fo=5, routed)           0.230     1.857    AB_6_31/data_in_6_31
    SLICE_X64Y152        LUT6 (Prop_lut6_I0_O)        0.045     1.902 r  AB_6_31/r_i_1__30/O
                         net (fo=1, routed)           0.000     1.902    AB_6_31/r_i_1__30_n_0
    SLICE_X64Y152        FDRE                                         r  AB_6_31/r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.849     2.007    AB_6_31/clk_IBUF_BUFG
    SLICE_X64Y152        FDRE                                         r  AB_6_31/r_reg/C
                         clock pessimism             -0.251     1.755    
    SLICE_X64Y152        FDRE (Hold_fdre_C_D)         0.120     1.875    AB_6_31/r_reg
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 data_in_5_37_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            data_in_6_37_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.273ns (62.834%)  route 0.161ns (37.166%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.578     1.483    clk_IBUF_BUFG
    SLICE_X72Y149        FDRE                                         r  data_in_5_37_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y149        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  data_in_5_37_reg/Q
                         net (fo=5, routed)           0.161     1.809    AB_5_37/data_in_5_37
    SLICE_X70Y150        LUT5 (Prop_lut5_I3_O)        0.045     1.854 r  AB_5_37/data_in_6_37_i_3/O
                         net (fo=1, routed)           0.000     1.854    AB_5_37/data_in_6_37_i_3_n_0
    SLICE_X70Y150        MUXF7 (Prop_muxf7_I1_O)      0.064     1.918 r  AB_5_37/data_in_6_37_reg_i_1/O
                         net (fo=1, routed)           0.000     1.918    data_out_5_37
    SLICE_X70Y150        FDRE                                         r  data_in_6_37_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.847     2.004    clk_IBUF_BUFG
    SLICE_X70Y150        FDRE                                         r  data_in_6_37_reg/C
                         clock pessimism             -0.251     1.752    
    SLICE_X70Y150        FDRE (Hold_fdre_C_D)         0.134     1.886    data_in_6_37_reg
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 data_in_67_11_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            AB_67_11/r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.858%)  route 0.203ns (52.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.630     1.536    clk_IBUF_BUFG
    SLICE_X85Y60         FDRE                                         r  data_in_67_11_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y60         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  data_in_67_11_reg/Q
                         net (fo=5, routed)           0.203     1.880    AB_67_11/data_in_67_11
    SLICE_X83Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.925 r  AB_67_11/r_i_1__1787/O
                         net (fo=1, routed)           0.000     1.925    AB_67_11/r_i_1__1787_n_0
    SLICE_X83Y61         FDRE                                         r  AB_67_11/r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.903     2.060    AB_67_11/clk_IBUF_BUFG
    SLICE_X83Y61         FDRE                                         r  AB_67_11/r_reg/C
                         clock pessimism             -0.260     1.800    
    SLICE_X83Y61         FDRE (Hold_fdre_C_D)         0.091     1.891    AB_67_11/r_reg
  -------------------------------------------------------------------
                         required time                         -1.891    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 result_col52_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            result_col52_reg[33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.649     1.554    clk_IBUF_BUFG
    SLICE_X4Y133         FDRE                                         r  result_col52_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y133         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  result_col52_reg[1]/Q
                         net (fo=1, routed)           0.119     1.814    result_col52_reg_n_0_[1]
    SLICE_X2Y133         SRLC32E                                      r  result_col52_reg[33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.922     2.079    clk_IBUF_BUFG
    SLICE_X2Y133         SRLC32E                                      r  result_col52_reg[33]_srl32/CLK
                         clock pessimism             -0.485     1.593    
    SLICE_X2Y133         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.776    result_col52_reg[33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 AB_31_18/r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            op_in_31_19_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.231ns (46.726%)  route 0.263ns (53.274%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.593     1.498    AB_31_18/clk_IBUF_BUFG
    SLICE_X127Y199       FDRE                                         r  AB_31_18/r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y199       FDRE (Prop_fdre_C_Q)         0.141     1.639 r  AB_31_18/r_reg/Q
                         net (fo=8, routed)           0.206     1.845    AB_31_18/r_31_18
    SLICE_X126Y200       LUT2 (Prop_lut2_I1_O)        0.045     1.890 r  AB_31_18/op_in_31_19[1]_i_2/O
                         net (fo=1, routed)           0.058     1.948    AB_31_18/op_in_31_19[1]_i_2_n_0
    SLICE_X126Y200       LUT6 (Prop_lut6_I2_O)        0.045     1.993 r  AB_31_18/op_in_31_19[1]_i_1/O
                         net (fo=1, routed)           0.000     1.993    op_out_31_18[1]
    SLICE_X126Y200       FDRE                                         r  op_in_31_19_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.959     2.116    clk_IBUF_BUFG
    SLICE_X126Y200       FDRE                                         r  op_in_31_19_reg[1]/C
                         clock pessimism             -0.256     1.860    
    SLICE_X126Y200       FDRE (Hold_fdre_C_D)         0.092     1.952    op_in_31_19_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 data_col86_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            data_col86_reg[33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.149%)  route 0.272ns (65.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.566     1.471    clk_IBUF_BUFG
    SLICE_X86Y104        FDRE                                         r  data_col86_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y104        FDRE (Prop_fdre_C_Q)         0.141     1.612 r  data_col86_reg[1]/Q
                         net (fo=1, routed)           0.272     1.884    data_col86_reg_n_0_[1]
    SLICE_X80Y112        SRLC32E                                      r  data_col86_reg[33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.833     1.990    clk_IBUF_BUFG
    SLICE_X80Y112        SRLC32E                                      r  data_col86_reg[33]_srl32/CLK
                         clock pessimism             -0.256     1.733    
    SLICE_X80Y112        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.842    data_col86_reg[33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 op_in_52_15_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            AB_52_15/r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.254ns (50.875%)  route 0.245ns (49.125%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.577     1.482    clk_IBUF_BUFG
    SLICE_X90Y100        FDRE                                         r  op_in_52_15_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y100        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  op_in_52_15_reg[0]/Q
                         net (fo=5, routed)           0.156     1.803    AB_52_15/Q[0]
    SLICE_X90Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.848 r  AB_52_15/r_i_2__6698/O
                         net (fo=1, routed)           0.089     1.937    AB_52_15/r_reg3_out
    SLICE_X90Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.982 r  AB_52_15/r_i_1__6867/O
                         net (fo=1, routed)           0.000     1.982    AB_52_15/r_i_1__6867_n_0
    SLICE_X90Y99         FDRE                                         r  AB_52_15/r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.918     2.075    AB_52_15/clk_IBUF_BUFG
    SLICE_X90Y99         FDRE                                         r  AB_52_15/r_reg/C
                         clock pessimism             -0.256     1.818    
    SLICE_X90Y99         FDRE (Hold_fdre_C_D)         0.121     1.939    AB_52_15/r_reg
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 op_in_2_43_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            data_in_3_43_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.248ns (59.782%)  route 0.167ns (40.218%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.565     1.470    clk_IBUF_BUFG
    SLICE_X83Y143        FDRE                                         r  op_in_2_43_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y143        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  op_in_2_43_reg[1]/Q
                         net (fo=5, routed)           0.167     1.778    AB_2_43/Q[1]
    SLICE_X85Y143        LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  AB_2_43/data_in_3_43_i_2/O
                         net (fo=1, routed)           0.000     1.823    AB_2_43/data_in_3_43_i_2_n_0
    SLICE_X85Y143        MUXF7 (Prop_muxf7_I0_O)      0.062     1.885 r  AB_2_43/data_in_3_43_reg_i_1/O
                         net (fo=1, routed)           0.000     1.885    data_out_2_43
    SLICE_X85Y143        FDRE                                         r  data_in_3_43_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.836     1.993    clk_IBUF_BUFG
    SLICE_X85Y143        FDRE                                         r  data_in_3_43_reg/C
                         clock pessimism             -0.256     1.736    
    SLICE_X85Y143        FDRE (Hold_fdre_C_D)         0.105     1.841    data_in_3_43_reg
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 op_in_4_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            data_in_5_62_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.271ns (59.982%)  route 0.181ns (40.018%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.591     1.496    clk_IBUF_BUFG
    SLICE_X112Y150       FDRE                                         r  op_in_4_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y150       FDRE (Prop_fdre_C_Q)         0.164     1.660 r  op_in_4_62_reg[0]/Q
                         net (fo=5, routed)           0.181     1.841    AB_4_62/Q[0]
    SLICE_X112Y149       LUT6 (Prop_lut6_I3_O)        0.045     1.886 r  AB_4_62/data_in_5_62_i_2/O
                         net (fo=1, routed)           0.000     1.886    AB_4_62/data_in_5_62_i_2_n_0
    SLICE_X112Y149       MUXF7 (Prop_muxf7_I0_O)      0.062     1.948 r  AB_4_62/data_in_5_62_reg_i_1/O
                         net (fo=1, routed)           0.000     1.948    data_out_4_62
    SLICE_X112Y149       FDRE                                         r  data_in_5_62_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  clk_IBUF_BUFG_inst/O
                         net (fo=47381, routed)       0.864     2.021    clk_IBUF_BUFG
    SLICE_X112Y149       FDRE                                         r  data_in_5_62_reg/C
                         clock pessimism             -0.251     1.769    
    SLICE_X112Y149       FDRE (Hold_fdre_C_D)         0.134     1.903    data_in_5_62_reg
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.850 }
Period(ns):         3.700
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         3.700       1.545      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         3.700       2.700      SLICE_X56Y123   AB_0_0/r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         3.700       2.700      SLICE_X54Y124   AB_0_1/r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         3.700       2.700      SLICE_X57Y194   AB_18_43/r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         3.700       2.700      SLICE_X120Y205  AB_26_77/r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         3.700       2.700      SLICE_X121Y208  AB_26_78/r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         3.700       2.700      SLICE_X127Y184  AB_35_27/r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         3.700       2.700      SLICE_X128Y183  AB_35_28/r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         3.700       2.700      SLICE_X152Y131  AB_43_61/r_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         3.700       2.700      SLICE_X89Y100   AB_52_14/r_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         1.850       0.870      SLICE_X12Y150   result_col13_reg[33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         1.850       0.870      SLICE_X12Y150   result_col13_reg[65]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.850       0.870      SLICE_X12Y150   result_col13_reg[75]_srl10/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         1.850       0.870      SLICE_X12Y152   result_col18_reg[33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         1.850       0.870      SLICE_X12Y152   result_col18_reg[65]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.850       0.870      SLICE_X12Y152   result_col18_reg[70]_srl5/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         1.850       0.870      SLICE_X10Y152   result_col19_reg[33]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         1.850       0.870      SLICE_X10Y152   result_col19_reg[65]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         1.850       0.870      SLICE_X10Y152   result_col19_reg[69]_srl4/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         1.850       0.870      SLICE_X12Y151   result_col20_reg[33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         1.850       0.870      SLICE_X18Y122   result_col0_reg[32]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         1.850       0.870      SLICE_X18Y122   result_col0_reg[64]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         1.850       0.870      SLICE_X18Y122   result_col0_reg[88]_srl24/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         1.850       0.870      SLICE_X16Y149   result_col10_reg[33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         1.850       0.870      SLICE_X16Y149   result_col10_reg[65]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.850       0.870      SLICE_X16Y149   result_col10_reg[78]_srl13/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         1.850       0.870      SLICE_X14Y129   result_col11_reg[33]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         1.850       0.870      SLICE_X14Y129   result_col11_reg[65]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         1.850       0.870      SLICE_X14Y129   result_col11_reg[77]_srl12/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         1.850       0.870      SLICE_X14Y147   result_col12_reg[33]_srl32/CLK



