<stg><name>conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6</name>


<trans_list>

<trans id="964" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %tw = alloca i32 1

]]></Node>
<StgValue><ssdm name="tw"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %th = alloca i32 1

]]></Node>
<StgValue><ssdm name="th"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten26"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %in_feat = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_feat"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten68 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten68"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i14 0, i14 %indvar_flatten68

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i6 0, i6 %in_feat

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i10 0, i10 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i5 0, i5 %th

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i5 0, i5 %tw

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %VITIS_LOOP_45_7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_45_7:0 %th_1 = load i5 %th

]]></Node>
<StgValue><ssdm name="th_1"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
VITIS_LOOP_45_7:1 %indvar_flatten68_load = load i14 %indvar_flatten68

]]></Node>
<StgValue><ssdm name="indvar_flatten68_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_45_7:5 %icmp_ln42 = icmp_eq  i14 %indvar_flatten68_load, i14 9248

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_45_7:7 %br_ln42 = br i1 %icmp_ln42, void %for.inc97, void %for.end99.exitStub

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc97:0 %tw_load = load i5 %tw

]]></Node>
<StgValue><ssdm name="tw_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc97:1 %indvar_flatten26_load = load i10 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="indvar_flatten26_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc97:2 %in_feat_load = load i6 %in_feat

]]></Node>
<StgValue><ssdm name="in_feat_load"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc97:3 %add_ln42 = add i6 %in_feat_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:6 %icmp_ln43 = icmp_eq  i10 %indvar_flatten26_load, i10 289

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc97:7 %select_ln42 = select i1 %icmp_ln43, i5 0, i5 %th_1

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc97:8 %select_ln42_1 = select i1 %icmp_ln43, i6 %add_ln42, i6 %in_feat_load

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="6">
<![CDATA[
for.inc97:9 %zext_ln51 = zext i6 %select_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
for.inc97:10 %tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln42_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="10">
<![CDATA[
for.inc97:11 %zext_ln51_1 = zext i10 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc97:12 %add_ln51 = add i11 %zext_ln51_1, i11 %zext_ln51

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc97:14 %mul_ln42 = mul i11 %zext_ln51, i11 25

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="11">
<![CDATA[
for.inc97:15 %zext_ln50 = zext i11 %mul_ln42

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="11">
<![CDATA[
for.inc97:16 %trunc_ln50 = trunc i11 %mul_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:17 %conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="conv3_weights_addr"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:18 %conv3_weights_load = load i10 %conv3_weights_addr

]]></Node>
<StgValue><ssdm name="conv3_weights_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:20 %add_ln42_1 = add i10 %trunc_ln50, i10 1

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:21 %zext_ln50_1 = zext i10 %add_ln42_1

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:22 %conv3_weights_addr_1 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_1

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_1"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:23 %conv3_weights_load_1 = load i10 %conv3_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv3_weights_load_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc97:142 %xor_ln42 = xor i1 %icmp_ln43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc97:143 %icmp_ln44 = icmp_eq  i5 %tw_load, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc97:144 %and_ln42 = and i1 %icmp_ln44, i1 %xor_ln42

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc97:145 %add_ln43 = add i5 %select_ln42, i5 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc97:147 %or_ln43 = or i1 %and_ln42, i1 %icmp_ln43

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc97:148 %select_ln43 = select i1 %or_ln43, i5 0, i5 %tw_load

]]></Node>
<StgValue><ssdm name="select_ln43"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc97:149 %select_ln43_1 = select i1 %and_ln42, i5 %add_ln43, i5 %select_ln42

]]></Node>
<StgValue><ssdm name="select_ln43_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="5">
<![CDATA[
for.inc97:150 %select_ln43_1_cast = zext i5 %select_ln43_1

]]></Node>
<StgValue><ssdm name="select_ln43_1_cast"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
for.inc97:151 %p_shl8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln43_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc97:152 %empty = add i9 %p_shl8, i9 %select_ln43_1_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="5">
<![CDATA[
for.inc97:157 %select_ln43_cast = zext i5 %select_ln43

]]></Node>
<StgValue><ssdm name="select_ln43_cast"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc97:158 %empty_127 = add i9 %empty, i9 %select_ln43_cast

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="9">
<![CDATA[
for.inc97:159 %p_cast = zext i9 %empty_127

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:160 %layer3_output_tile_addr = getelementptr i32 %layer3_output_tile, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="layer3_output_tile_addr"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="9">
<![CDATA[
for.inc97:162 %layer3_output_tile_load = load i9 %layer3_output_tile_addr

]]></Node>
<StgValue><ssdm name="layer3_output_tile_load"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="5">
<![CDATA[
for.inc97:196 %zext_ln48 = zext i5 %select_ln43

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:263 %x_assign_3_0_2 = sitofp i32 %zext_ln48

]]></Node>
<StgValue><ssdm name="x_assign_3_0_2"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc97:613 %store_ln44 = store i6 %select_ln42_1, i6 %in_feat

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc97:615 %store_ln44 = store i5 %select_ln43_1, i5 %th

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="171" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:18 %conv3_weights_load = load i10 %conv3_weights_addr

]]></Node>
<StgValue><ssdm name="conv3_weights_load"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:23 %conv3_weights_load_1 = load i10 %conv3_weights_addr_1

]]></Node>
<StgValue><ssdm name="conv3_weights_load_1"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:25 %add_ln42_2 = add i10 %trunc_ln50, i10 2

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:26 %zext_ln50_2 = zext i10 %add_ln42_2

]]></Node>
<StgValue><ssdm name="zext_ln50_2"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:27 %conv3_weights_addr_2 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_2

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_2"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:28 %conv3_weights_load_2 = load i10 %conv3_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv3_weights_load_2"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:30 %add_ln42_3 = add i10 %trunc_ln50, i10 3

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:31 %zext_ln50_3 = zext i10 %add_ln42_3

]]></Node>
<StgValue><ssdm name="zext_ln50_3"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:32 %conv3_weights_addr_3 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_3

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_3"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:33 %conv3_weights_load_3 = load i10 %conv3_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv3_weights_load_3"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="9">
<![CDATA[
for.inc97:162 %layer3_output_tile_load = load i9 %layer3_output_tile_addr

]]></Node>
<StgValue><ssdm name="layer3_output_tile_load"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc97:163 %empty_128 = add i5 %select_ln43_1, i5 30

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="5">
<![CDATA[
for.inc97:164 %x_assign147 = sext i5 %empty_128

]]></Node>
<StgValue><ssdm name="x_assign147"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:165 %x_assign = sitofp i32 %x_assign147

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:263 %x_assign_3_0_2 = sitofp i32 %zext_ln48

]]></Node>
<StgValue><ssdm name="x_assign_3_0_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:28 %conv3_weights_load_2 = load i10 %conv3_weights_addr_2

]]></Node>
<StgValue><ssdm name="conv3_weights_load_2"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:33 %conv3_weights_load_3 = load i10 %conv3_weights_addr_3

]]></Node>
<StgValue><ssdm name="conv3_weights_load_3"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:35 %add_ln42_4 = add i10 %trunc_ln50, i10 4

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:36 %zext_ln50_4 = zext i10 %add_ln42_4

]]></Node>
<StgValue><ssdm name="zext_ln50_4"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:37 %conv3_weights_addr_4 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_4

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_4"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:38 %conv3_weights_load_4 = load i10 %conv3_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv3_weights_load_4"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:40 %add_ln42_5 = add i10 %trunc_ln50, i10 5

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:41 %zext_ln50_5 = zext i10 %add_ln42_5

]]></Node>
<StgValue><ssdm name="zext_ln50_5"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:42 %conv3_weights_addr_5 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_5

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_5"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:43 %conv3_weights_load_5 = load i10 %conv3_weights_addr_5

]]></Node>
<StgValue><ssdm name="conv3_weights_load_5"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:165 %x_assign = sitofp i32 %x_assign147

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc97:197 %add_ln48 = add i5 %select_ln43, i5 30

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="5">
<![CDATA[
for.inc97:198 %sext_ln48 = sext i5 %add_ln48

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:199 %x_assign_5 = sitofp i32 %sext_ln48

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:263 %x_assign_3_0_2 = sitofp i32 %zext_ln48

]]></Node>
<StgValue><ssdm name="x_assign_3_0_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="201" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:38 %conv3_weights_load_4 = load i10 %conv3_weights_addr_4

]]></Node>
<StgValue><ssdm name="conv3_weights_load_4"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:43 %conv3_weights_load_5 = load i10 %conv3_weights_addr_5

]]></Node>
<StgValue><ssdm name="conv3_weights_load_5"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:45 %add_ln42_6 = add i10 %trunc_ln50, i10 6

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:46 %zext_ln50_6 = zext i10 %add_ln42_6

]]></Node>
<StgValue><ssdm name="zext_ln50_6"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:47 %conv3_weights_addr_6 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_6

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_6"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:48 %conv3_weights_load_6 = load i10 %conv3_weights_addr_6

]]></Node>
<StgValue><ssdm name="conv3_weights_load_6"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:50 %add_ln42_7 = add i10 %trunc_ln50, i10 7

]]></Node>
<StgValue><ssdm name="add_ln42_7"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:51 %zext_ln50_7 = zext i10 %add_ln42_7

]]></Node>
<StgValue><ssdm name="zext_ln50_7"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:52 %conv3_weights_addr_7 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_7

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_7"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:53 %conv3_weights_load_7 = load i10 %conv3_weights_addr_7

]]></Node>
<StgValue><ssdm name="conv3_weights_load_7"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:165 %x_assign = sitofp i32 %x_assign147

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:199 %x_assign_5 = sitofp i32 %sext_ln48

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc97:230 %add_ln48_1 = add i5 %select_ln43, i5 31

]]></Node>
<StgValue><ssdm name="add_ln48_1"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="5">
<![CDATA[
for.inc97:231 %sext_ln48_1 = sext i5 %add_ln48_1

]]></Node>
<StgValue><ssdm name="sext_ln48_1"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:232 %x_assign_3_0_1 = sitofp i32 %sext_ln48_1

]]></Node>
<StgValue><ssdm name="x_assign_3_0_1"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:263 %x_assign_3_0_2 = sitofp i32 %zext_ln48

]]></Node>
<StgValue><ssdm name="x_assign_3_0_2"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:264 %x_assign_4_0_2 = call i32 @generic_fmax<float>, i32 %x_assign_3_0_2

]]></Node>
<StgValue><ssdm name="x_assign_4_0_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="218" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:48 %conv3_weights_load_6 = load i10 %conv3_weights_addr_6

]]></Node>
<StgValue><ssdm name="conv3_weights_load_6"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:53 %conv3_weights_load_7 = load i10 %conv3_weights_addr_7

]]></Node>
<StgValue><ssdm name="conv3_weights_load_7"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:55 %add_ln42_8 = add i10 %trunc_ln50, i10 8

]]></Node>
<StgValue><ssdm name="add_ln42_8"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:56 %zext_ln50_8 = zext i10 %add_ln42_8

]]></Node>
<StgValue><ssdm name="zext_ln50_8"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:57 %conv3_weights_addr_8 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_8

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_8"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:58 %conv3_weights_load_8 = load i10 %conv3_weights_addr_8

]]></Node>
<StgValue><ssdm name="conv3_weights_load_8"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:60 %add_ln42_9 = add i10 %trunc_ln50, i10 9

]]></Node>
<StgValue><ssdm name="add_ln42_9"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:61 %zext_ln50_9 = zext i10 %add_ln42_9

]]></Node>
<StgValue><ssdm name="zext_ln50_9"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:62 %conv3_weights_addr_9 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_9

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_9"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:63 %conv3_weights_load_9 = load i10 %conv3_weights_addr_9

]]></Node>
<StgValue><ssdm name="conv3_weights_load_9"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:165 %x_assign = sitofp i32 %x_assign147

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:166 %x_assign_1 = call i32 @generic_fmax<float>, i32 %x_assign

]]></Node>
<StgValue><ssdm name="x_assign_1"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:199 %x_assign_5 = sitofp i32 %sext_ln48

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:232 %x_assign_3_0_1 = sitofp i32 %sext_ln48_1

]]></Node>
<StgValue><ssdm name="x_assign_3_0_1"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:265 %x_assign_7_0_2 = call i32 @generic_fmin<float>, i32 %x_assign_4_0_2

]]></Node>
<StgValue><ssdm name="x_assign_7_0_2"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:266 %bitcast_ln317_3 = bitcast i32 %x_assign_7_0_2

]]></Node>
<StgValue><ssdm name="bitcast_ln317_3"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc97:267 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:268 %xs_exp_1_0_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_3, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_1_0_1"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="23" op_0_bw="32">
<![CDATA[
for.inc97:269 %trunc_ln371_3 = trunc i32 %bitcast_ln317_3

]]></Node>
<StgValue><ssdm name="trunc_ln371_3"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.inc97:270 %zext_ln346_6_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_3, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln346_6_cast"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="79" op_0_bw="25">
<![CDATA[
for.inc97:271 %zext_ln346_6 = zext i25 %zext_ln346_6_cast

]]></Node>
<StgValue><ssdm name="zext_ln346_6"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:272 %zext_ln346_7 = zext i8 %xs_exp_1_0_1

]]></Node>
<StgValue><ssdm name="zext_ln346_7"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc97:273 %add_ln346_6 = add i9 %zext_ln346_7, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346_6"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc97:274 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_6, i32 8

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc97:275 %sub_ln18_6 = sub i8 127, i8 %xs_exp_1_0_1

]]></Node>
<StgValue><ssdm name="sub_ln18_6"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:276 %sext_ln18_6 = sext i8 %sub_ln18_6

]]></Node>
<StgValue><ssdm name="sext_ln18_6"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc97:277 %select_ln18_9 = select i1 %tmp_13, i9 %sext_ln18_6, i9 %add_ln346_6

]]></Node>
<StgValue><ssdm name="select_ln18_9"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="9">
<![CDATA[
for.inc97:278 %sext_ln18_7 = sext i9 %select_ln18_9

]]></Node>
<StgValue><ssdm name="sext_ln18_7"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="79" op_0_bw="32">
<![CDATA[
for.inc97:279 %zext_ln18_3 = zext i32 %sext_ln18_7

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:280 %lshr_ln18_6 = lshr i79 %zext_ln346_6, i79 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="lshr_ln18_6"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:281 %shl_ln18_6 = shl i79 %zext_ln346_6, i79 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="shl_ln18_6"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
for.inc97:282 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_6, i32 24

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="14" op_0_bw="1">
<![CDATA[
for.inc97:283 %zext_ln21_3 = zext i1 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln21_3"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="14" op_0_bw="14" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:284 %tmp_15 = partselect i14 @_ssdm_op_PartSelect.i14.i79.i32.i32, i79 %shl_ln18_6, i32 24, i32 37

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc97:285 %select_ln18_10 = select i1 %tmp_13, i14 %zext_ln21_3, i14 %tmp_15

]]></Node>
<StgValue><ssdm name="select_ln18_10"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:286 %sub_ln59_3 = sub i14 0, i14 %select_ln18_10

]]></Node>
<StgValue><ssdm name="sub_ln59_3"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc97:287 %select_ln59_3 = select i1 %tmp_12, i14 %sub_ln59_3, i14 %select_ln18_10

]]></Node>
<StgValue><ssdm name="select_ln59_3"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc97:294 %add_ln48_2 = add i5 %select_ln43, i5 1

]]></Node>
<StgValue><ssdm name="add_ln48_2"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="5">
<![CDATA[
for.inc97:295 %zext_ln48_1 = zext i5 %add_ln48_2

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:296 %x_assign_3_0_3 = sitofp i32 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="x_assign_3_0_3"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc97:616 %store_ln44 = store i5 %add_ln48_2, i5 %tw

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="11">
<![CDATA[
for.inc97:13 %zext_ln42 = zext i11 %add_ln51

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:58 %conv3_weights_load_8 = load i10 %conv3_weights_addr_8

]]></Node>
<StgValue><ssdm name="conv3_weights_load_8"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:63 %conv3_weights_load_9 = load i10 %conv3_weights_addr_9

]]></Node>
<StgValue><ssdm name="conv3_weights_load_9"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:65 %add_ln42_10 = add i10 %trunc_ln50, i10 10

]]></Node>
<StgValue><ssdm name="add_ln42_10"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:66 %zext_ln50_10 = zext i10 %add_ln42_10

]]></Node>
<StgValue><ssdm name="zext_ln50_10"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:67 %conv3_weights_addr_10 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_10

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_10"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:68 %conv3_weights_load_10 = load i10 %conv3_weights_addr_10

]]></Node>
<StgValue><ssdm name="conv3_weights_load_10"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:70 %add_ln42_11 = add i10 %trunc_ln50, i10 11

]]></Node>
<StgValue><ssdm name="add_ln42_11"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:71 %zext_ln50_11 = zext i10 %add_ln42_11

]]></Node>
<StgValue><ssdm name="zext_ln50_11"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:72 %conv3_weights_addr_11 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_11

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_11"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:73 %conv3_weights_load_11 = load i10 %conv3_weights_addr_11

]]></Node>
<StgValue><ssdm name="conv3_weights_load_11"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:167 %x_assign_6 = call i32 @generic_fmin<float>, i32 %x_assign_1

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:168 %bitcast_ln317 = bitcast i32 %x_assign_6

]]></Node>
<StgValue><ssdm name="bitcast_ln317"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc97:169 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:170 %xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="23" op_0_bw="32">
<![CDATA[
for.inc97:171 %trunc_ln371 = trunc i32 %bitcast_ln317

]]></Node>
<StgValue><ssdm name="trunc_ln371"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.inc97:172 %zext_ln346_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln346_cast"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="79" op_0_bw="25">
<![CDATA[
for.inc97:173 %zext_ln346 = zext i25 %zext_ln346_cast

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:174 %zext_ln346_1 = zext i8 %xs_exp

]]></Node>
<StgValue><ssdm name="zext_ln346_1"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc97:175 %add_ln346 = add i9 %zext_ln346_1, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc97:176 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc97:177 %sub_ln18 = sub i8 127, i8 %xs_exp

]]></Node>
<StgValue><ssdm name="sub_ln18"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:178 %sext_ln18 = sext i8 %sub_ln18

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc97:179 %select_ln18 = select i1 %tmp_1, i9 %sext_ln18, i9 %add_ln346

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="9">
<![CDATA[
for.inc97:180 %sext_ln18_1 = sext i9 %select_ln18

]]></Node>
<StgValue><ssdm name="sext_ln18_1"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="79" op_0_bw="32">
<![CDATA[
for.inc97:181 %zext_ln18 = zext i32 %sext_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:182 %lshr_ln18 = lshr i79 %zext_ln346, i79 %zext_ln18

]]></Node>
<StgValue><ssdm name="lshr_ln18"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:183 %shl_ln18 = shl i79 %zext_ln346, i79 %zext_ln18

]]></Node>
<StgValue><ssdm name="shl_ln18"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
for.inc97:184 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18, i32 24

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="1">
<![CDATA[
for.inc97:185 %zext_ln21 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="10" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:186 %tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i79.i32.i32, i79 %shl_ln18, i32 24, i32 33

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc97:187 %select_ln18_2 = select i1 %tmp_1, i10 %zext_ln21, i10 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln18_2"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:188 %sub_ln59 = sub i10 0, i10 %select_ln18_2

]]></Node>
<StgValue><ssdm name="sub_ln59"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc97:189 %select_ln59 = select i1 %tmp, i10 %sub_ln59, i10 %select_ln18_2

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="10">
<![CDATA[
for.inc97:190 %zext_ln51_2 = zext i10 %select_ln59

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc97:191 %add_ln51_1 = add i12 %zext_ln42, i12 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="14" op_0_bw="12">
<![CDATA[
for.inc97:192 %zext_ln51_3 = zext i12 %add_ln51_1

]]></Node>
<StgValue><ssdm name="zext_ln51_3"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="12">
<![CDATA[
for.inc97:193 %trunc_ln51 = trunc i12 %add_ln51_1

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
for.inc97:194 %p_shl7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln51, i4 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:195 %add_ln51_2 = add i14 %p_shl7, i14 %zext_ln51_3

]]></Node>
<StgValue><ssdm name="add_ln51_2"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:199 %x_assign_5 = sitofp i32 %sext_ln48

]]></Node>
<StgValue><ssdm name="x_assign_5"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:200 %x_assign_8 = call i32 @generic_fmax<float>, i32 %x_assign_5

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:232 %x_assign_3_0_1 = sitofp i32 %sext_ln48_1

]]></Node>
<StgValue><ssdm name="x_assign_3_0_1"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:296 %x_assign_3_0_3 = sitofp i32 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="x_assign_3_0_3"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc97:327 %add_ln48_3 = add i5 %select_ln43, i5 2

]]></Node>
<StgValue><ssdm name="add_ln48_3"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="5">
<![CDATA[
for.inc97:328 %zext_ln48_2 = zext i5 %add_ln48_3

]]></Node>
<StgValue><ssdm name="zext_ln48_2"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:329 %x_assign_3_0_4 = sitofp i32 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="x_assign_3_0_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="306" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:68 %conv3_weights_load_10 = load i10 %conv3_weights_addr_10

]]></Node>
<StgValue><ssdm name="conv3_weights_load_10"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:73 %conv3_weights_load_11 = load i10 %conv3_weights_addr_11

]]></Node>
<StgValue><ssdm name="conv3_weights_load_11"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:75 %add_ln42_12 = add i10 %trunc_ln50, i10 12

]]></Node>
<StgValue><ssdm name="add_ln42_12"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:76 %zext_ln50_12 = zext i10 %add_ln42_12

]]></Node>
<StgValue><ssdm name="zext_ln50_12"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:77 %conv3_weights_addr_12 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_12

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_12"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:78 %conv3_weights_load_12 = load i10 %conv3_weights_addr_12

]]></Node>
<StgValue><ssdm name="conv3_weights_load_12"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:80 %add_ln42_13 = add i10 %trunc_ln50, i10 13

]]></Node>
<StgValue><ssdm name="add_ln42_13"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:81 %zext_ln50_13 = zext i10 %add_ln42_13

]]></Node>
<StgValue><ssdm name="zext_ln50_13"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:82 %conv3_weights_addr_13 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_13

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_13"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:83 %conv3_weights_load_13 = load i10 %conv3_weights_addr_13

]]></Node>
<StgValue><ssdm name="conv3_weights_load_13"/></StgValue>
</operation>

<operation id="316" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:201 %x_assign_7 = call i32 @generic_fmin<float>, i32 %x_assign_8

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:202 %bitcast_ln317_1 = bitcast i32 %x_assign_7

]]></Node>
<StgValue><ssdm name="bitcast_ln317_1"/></StgValue>
</operation>

<operation id="318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc97:203 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="319" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:204 %xs_exp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_s"/></StgValue>
</operation>

<operation id="320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="23" op_0_bw="32">
<![CDATA[
for.inc97:205 %trunc_ln371_1 = trunc i32 %bitcast_ln317_1

]]></Node>
<StgValue><ssdm name="trunc_ln371_1"/></StgValue>
</operation>

<operation id="321" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.inc97:206 %zext_ln346_2_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_1, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln346_2_cast"/></StgValue>
</operation>

<operation id="322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="79" op_0_bw="25">
<![CDATA[
for.inc97:207 %zext_ln346_2 = zext i25 %zext_ln346_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln346_2"/></StgValue>
</operation>

<operation id="323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:208 %zext_ln346_3 = zext i8 %xs_exp_s

]]></Node>
<StgValue><ssdm name="zext_ln346_3"/></StgValue>
</operation>

<operation id="324" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc97:209 %add_ln346_1 = add i9 %zext_ln346_3, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346_1"/></StgValue>
</operation>

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc97:210 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc97:211 %sub_ln18_1 = sub i8 127, i8 %xs_exp_s

]]></Node>
<StgValue><ssdm name="sub_ln18_1"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:212 %sext_ln18_2 = sext i8 %sub_ln18_1

]]></Node>
<StgValue><ssdm name="sext_ln18_2"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc97:213 %select_ln18_5 = select i1 %tmp_4, i9 %sext_ln18_2, i9 %add_ln346_1

]]></Node>
<StgValue><ssdm name="select_ln18_5"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="9">
<![CDATA[
for.inc97:214 %sext_ln18_3 = sext i9 %select_ln18_5

]]></Node>
<StgValue><ssdm name="sext_ln18_3"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="79" op_0_bw="32">
<![CDATA[
for.inc97:215 %zext_ln18_1 = zext i32 %sext_ln18_3

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:216 %lshr_ln18_1 = lshr i79 %zext_ln346_2, i79 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="lshr_ln18_1"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:217 %shl_ln18_1 = shl i79 %zext_ln346_2, i79 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="shl_ln18_1"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
for.inc97:218 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_1, i32 24

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="14" op_0_bw="1">
<![CDATA[
for.inc97:219 %zext_ln21_1 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="14" op_0_bw="14" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:220 %tmp_6 = partselect i14 @_ssdm_op_PartSelect.i14.i79.i32.i32, i79 %shl_ln18_1, i32 24, i32 37

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc97:221 %select_ln18_6 = select i1 %tmp_4, i14 %zext_ln21_1, i14 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln18_6"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:222 %sub_ln59_1 = sub i14 0, i14 %select_ln18_6

]]></Node>
<StgValue><ssdm name="sub_ln59_1"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc97:223 %select_ln59_1 = select i1 %tmp_3, i14 %sub_ln59_1, i14 %select_ln18_6

]]></Node>
<StgValue><ssdm name="select_ln59_1"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:232 %x_assign_3_0_1 = sitofp i32 %sext_ln48_1

]]></Node>
<StgValue><ssdm name="x_assign_3_0_1"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:233 %x_assign_4_0_1 = call i32 @generic_fmax<float>, i32 %x_assign_3_0_1

]]></Node>
<StgValue><ssdm name="x_assign_4_0_1"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:288 %add_ln51_5 = add i14 %add_ln51_2, i14 %select_ln59_3

]]></Node>
<StgValue><ssdm name="add_ln51_5"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:289 %zext_ln51_6 = zext i14 %add_ln51_5

]]></Node>
<StgValue><ssdm name="zext_ln51_6"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:290 %input_tile_addr_2 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_6

]]></Node>
<StgValue><ssdm name="input_tile_addr_2"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:291 %input_tile_load_2 = load i14 %input_tile_addr_2

]]></Node>
<StgValue><ssdm name="input_tile_load_2"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:296 %x_assign_3_0_3 = sitofp i32 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="x_assign_3_0_3"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:329 %x_assign_3_0_4 = sitofp i32 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="x_assign_3_0_4"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc97:360 %empty_129 = add i5 %select_ln43_1, i5 31

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="5">
<![CDATA[
for.inc97:361 %x_assign_150 = sext i5 %empty_129

]]></Node>
<StgValue><ssdm name="x_assign_150"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:362 %x_assign_s = sitofp i32 %x_assign_150

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="350" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_45_7:2 %th_cast22 = zext i5 %th_1

]]></Node>
<StgValue><ssdm name="th_cast22"/></StgValue>
</operation>

<operation id="351" st_id="9" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_45_7:3 %x_assign_2 = sitofp i32 %th_cast22

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="352" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:78 %conv3_weights_load_12 = load i10 %conv3_weights_addr_12

]]></Node>
<StgValue><ssdm name="conv3_weights_load_12"/></StgValue>
</operation>

<operation id="353" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:83 %conv3_weights_load_13 = load i10 %conv3_weights_addr_13

]]></Node>
<StgValue><ssdm name="conv3_weights_load_13"/></StgValue>
</operation>

<operation id="354" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:85 %add_ln42_14 = add i10 %trunc_ln50, i10 14

]]></Node>
<StgValue><ssdm name="add_ln42_14"/></StgValue>
</operation>

<operation id="355" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:86 %zext_ln50_14 = zext i10 %add_ln42_14

]]></Node>
<StgValue><ssdm name="zext_ln50_14"/></StgValue>
</operation>

<operation id="356" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:87 %conv3_weights_addr_14 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_14

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_14"/></StgValue>
</operation>

<operation id="357" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:88 %conv3_weights_load_14 = load i10 %conv3_weights_addr_14

]]></Node>
<StgValue><ssdm name="conv3_weights_load_14"/></StgValue>
</operation>

<operation id="358" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:90 %add_ln42_15 = add i10 %trunc_ln50, i10 15

]]></Node>
<StgValue><ssdm name="add_ln42_15"/></StgValue>
</operation>

<operation id="359" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:91 %zext_ln50_15 = zext i10 %add_ln42_15

]]></Node>
<StgValue><ssdm name="zext_ln50_15"/></StgValue>
</operation>

<operation id="360" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:92 %conv3_weights_addr_15 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_15

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_15"/></StgValue>
</operation>

<operation id="361" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:93 %conv3_weights_load_15 = load i10 %conv3_weights_addr_15

]]></Node>
<StgValue><ssdm name="conv3_weights_load_15"/></StgValue>
</operation>

<operation id="362" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:224 %add_ln51_3 = add i14 %add_ln51_2, i14 %select_ln59_1

]]></Node>
<StgValue><ssdm name="add_ln51_3"/></StgValue>
</operation>

<operation id="363" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:225 %zext_ln51_4 = zext i14 %add_ln51_3

]]></Node>
<StgValue><ssdm name="zext_ln51_4"/></StgValue>
</operation>

<operation id="364" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:226 %input_tile_addr = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_4

]]></Node>
<StgValue><ssdm name="input_tile_addr"/></StgValue>
</operation>

<operation id="365" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:227 %input_tile_load = load i14 %input_tile_addr

]]></Node>
<StgValue><ssdm name="input_tile_load"/></StgValue>
</operation>

<operation id="366" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:234 %x_assign_7_0_1 = call i32 @generic_fmin<float>, i32 %x_assign_4_0_1

]]></Node>
<StgValue><ssdm name="x_assign_7_0_1"/></StgValue>
</operation>

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:235 %bitcast_ln317_2 = bitcast i32 %x_assign_7_0_1

]]></Node>
<StgValue><ssdm name="bitcast_ln317_2"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc97:236 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:237 %xs_exp_1_0_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_2, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_1_0_s"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="23" op_0_bw="32">
<![CDATA[
for.inc97:238 %trunc_ln371_2 = trunc i32 %bitcast_ln317_2

]]></Node>
<StgValue><ssdm name="trunc_ln371_2"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.inc97:239 %zext_ln346_4_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_2, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln346_4_cast"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="79" op_0_bw="25">
<![CDATA[
for.inc97:240 %zext_ln346_4 = zext i25 %zext_ln346_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln346_4"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:241 %zext_ln346_5 = zext i8 %xs_exp_1_0_s

]]></Node>
<StgValue><ssdm name="zext_ln346_5"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc97:242 %add_ln346_5 = add i9 %zext_ln346_5, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346_5"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc97:243 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_5, i32 8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc97:244 %sub_ln18_5 = sub i8 127, i8 %xs_exp_1_0_s

]]></Node>
<StgValue><ssdm name="sub_ln18_5"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:245 %sext_ln18_4 = sext i8 %sub_ln18_5

]]></Node>
<StgValue><ssdm name="sext_ln18_4"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc97:246 %select_ln18_7 = select i1 %tmp_9, i9 %sext_ln18_4, i9 %add_ln346_5

]]></Node>
<StgValue><ssdm name="select_ln18_7"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="9">
<![CDATA[
for.inc97:247 %sext_ln18_5 = sext i9 %select_ln18_7

]]></Node>
<StgValue><ssdm name="sext_ln18_5"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="79" op_0_bw="32">
<![CDATA[
for.inc97:248 %zext_ln18_2 = zext i32 %sext_ln18_5

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:249 %lshr_ln18_5 = lshr i79 %zext_ln346_4, i79 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="lshr_ln18_5"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:250 %shl_ln18_5 = shl i79 %zext_ln346_4, i79 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="shl_ln18_5"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
for.inc97:251 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_5, i32 24

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="14" op_0_bw="1">
<![CDATA[
for.inc97:252 %zext_ln21_2 = zext i1 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln21_2"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="14" op_0_bw="14" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:253 %tmp_11 = partselect i14 @_ssdm_op_PartSelect.i14.i79.i32.i32, i79 %shl_ln18_5, i32 24, i32 37

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc97:254 %select_ln18_8 = select i1 %tmp_9, i14 %zext_ln21_2, i14 %tmp_11

]]></Node>
<StgValue><ssdm name="select_ln18_8"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:255 %sub_ln59_2 = sub i14 0, i14 %select_ln18_8

]]></Node>
<StgValue><ssdm name="sub_ln59_2"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc97:256 %select_ln59_2 = select i1 %tmp_7, i14 %sub_ln59_2, i14 %select_ln18_8

]]></Node>
<StgValue><ssdm name="select_ln59_2"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:291 %input_tile_load_2 = load i14 %input_tile_addr_2

]]></Node>
<StgValue><ssdm name="input_tile_load_2"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:296 %x_assign_3_0_3 = sitofp i32 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="x_assign_3_0_3"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:297 %x_assign_4_0_3 = call i32 @generic_fmax<float>, i32 %x_assign_3_0_3

]]></Node>
<StgValue><ssdm name="x_assign_4_0_3"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:329 %x_assign_3_0_4 = sitofp i32 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="x_assign_3_0_4"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:362 %x_assign_s = sitofp i32 %x_assign_150

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="394" st_id="10" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_45_7:3 %x_assign_2 = sitofp i32 %th_cast22

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="395" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:29 %bitcast_ln42_2 = bitcast i32 %conv3_weights_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln42_2"/></StgValue>
</operation>

<operation id="396" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:88 %conv3_weights_load_14 = load i10 %conv3_weights_addr_14

]]></Node>
<StgValue><ssdm name="conv3_weights_load_14"/></StgValue>
</operation>

<operation id="397" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:93 %conv3_weights_load_15 = load i10 %conv3_weights_addr_15

]]></Node>
<StgValue><ssdm name="conv3_weights_load_15"/></StgValue>
</operation>

<operation id="398" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:95 %add_ln42_16 = add i10 %trunc_ln50, i10 16

]]></Node>
<StgValue><ssdm name="add_ln42_16"/></StgValue>
</operation>

<operation id="399" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:96 %zext_ln50_16 = zext i10 %add_ln42_16

]]></Node>
<StgValue><ssdm name="zext_ln50_16"/></StgValue>
</operation>

<operation id="400" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:97 %conv3_weights_addr_16 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_16

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_16"/></StgValue>
</operation>

<operation id="401" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:98 %conv3_weights_load_16 = load i10 %conv3_weights_addr_16

]]></Node>
<StgValue><ssdm name="conv3_weights_load_16"/></StgValue>
</operation>

<operation id="402" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:100 %add_ln42_17 = add i10 %trunc_ln50, i10 17

]]></Node>
<StgValue><ssdm name="add_ln42_17"/></StgValue>
</operation>

<operation id="403" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:101 %zext_ln50_17 = zext i10 %add_ln42_17

]]></Node>
<StgValue><ssdm name="zext_ln50_17"/></StgValue>
</operation>

<operation id="404" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:102 %conv3_weights_addr_17 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_17

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_17"/></StgValue>
</operation>

<operation id="405" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:103 %conv3_weights_load_17 = load i10 %conv3_weights_addr_17

]]></Node>
<StgValue><ssdm name="conv3_weights_load_17"/></StgValue>
</operation>

<operation id="406" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="5">
<![CDATA[
for.inc97:153 %th_cast22_mid1 = zext i5 %add_ln43

]]></Node>
<StgValue><ssdm name="th_cast22_mid1"/></StgValue>
</operation>

<operation id="407" st_id="10" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:154 %x_assign_2_mid1 = sitofp i32 %th_cast22_mid1

]]></Node>
<StgValue><ssdm name="x_assign_2_mid1"/></StgValue>
</operation>

<operation id="408" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:227 %input_tile_load = load i14 %input_tile_addr

]]></Node>
<StgValue><ssdm name="input_tile_load"/></StgValue>
</operation>

<operation id="409" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:257 %add_ln51_4 = add i14 %add_ln51_2, i14 %select_ln59_2

]]></Node>
<StgValue><ssdm name="add_ln51_4"/></StgValue>
</operation>

<operation id="410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:258 %zext_ln51_5 = zext i14 %add_ln51_4

]]></Node>
<StgValue><ssdm name="zext_ln51_5"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:259 %input_tile_addr_1 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_5

]]></Node>
<StgValue><ssdm name="input_tile_addr_1"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:260 %input_tile_load_1 = load i14 %input_tile_addr_1

]]></Node>
<StgValue><ssdm name="input_tile_load_1"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:292 %mul_0_2 = fmul i32 %bitcast_ln42_2, i32 %input_tile_load_2

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:298 %x_assign_7_0_3 = call i32 @generic_fmin<float>, i32 %x_assign_4_0_3

]]></Node>
<StgValue><ssdm name="x_assign_7_0_3"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:299 %bitcast_ln317_4 = bitcast i32 %x_assign_7_0_3

]]></Node>
<StgValue><ssdm name="bitcast_ln317_4"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc97:300 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:301 %xs_exp_1_0_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_4, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_1_0_2"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="23" op_0_bw="32">
<![CDATA[
for.inc97:302 %trunc_ln371_4 = trunc i32 %bitcast_ln317_4

]]></Node>
<StgValue><ssdm name="trunc_ln371_4"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.inc97:303 %zext_ln346_8_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_4, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln346_8_cast"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="79" op_0_bw="25">
<![CDATA[
for.inc97:304 %zext_ln346_8 = zext i25 %zext_ln346_8_cast

]]></Node>
<StgValue><ssdm name="zext_ln346_8"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:305 %zext_ln346_9 = zext i8 %xs_exp_1_0_2

]]></Node>
<StgValue><ssdm name="zext_ln346_9"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc97:306 %add_ln346_7 = add i9 %zext_ln346_9, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346_7"/></StgValue>
</operation>

<operation id="423" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc97:307 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc97:308 %sub_ln18_7 = sub i8 127, i8 %xs_exp_1_0_2

]]></Node>
<StgValue><ssdm name="sub_ln18_7"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:309 %sext_ln18_8 = sext i8 %sub_ln18_7

]]></Node>
<StgValue><ssdm name="sext_ln18_8"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc97:310 %select_ln18_11 = select i1 %tmp_17, i9 %sext_ln18_8, i9 %add_ln346_7

]]></Node>
<StgValue><ssdm name="select_ln18_11"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="9">
<![CDATA[
for.inc97:311 %sext_ln18_9 = sext i9 %select_ln18_11

]]></Node>
<StgValue><ssdm name="sext_ln18_9"/></StgValue>
</operation>

<operation id="428" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="79" op_0_bw="32">
<![CDATA[
for.inc97:312 %zext_ln18_4 = zext i32 %sext_ln18_9

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="429" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:313 %lshr_ln18_7 = lshr i79 %zext_ln346_8, i79 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="lshr_ln18_7"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:314 %shl_ln18_7 = shl i79 %zext_ln346_8, i79 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="shl_ln18_7"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
for.inc97:315 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_7, i32 24

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="14" op_0_bw="1">
<![CDATA[
for.inc97:316 %zext_ln21_4 = zext i1 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln21_4"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="14" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:317 %tmp_19 = partselect i14 @_ssdm_op_PartSelect.i14.i79.i32.i32, i79 %shl_ln18_7, i32 24, i32 37

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc97:318 %select_ln18_12 = select i1 %tmp_17, i14 %zext_ln21_4, i14 %tmp_19

]]></Node>
<StgValue><ssdm name="select_ln18_12"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:319 %sub_ln59_4 = sub i14 0, i14 %select_ln18_12

]]></Node>
<StgValue><ssdm name="sub_ln59_4"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc97:320 %select_ln59_4 = select i1 %tmp_16, i14 %sub_ln59_4, i14 %select_ln18_12

]]></Node>
<StgValue><ssdm name="select_ln59_4"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:329 %x_assign_3_0_4 = sitofp i32 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="x_assign_3_0_4"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:330 %x_assign_4_0_4 = call i32 @generic_fmax<float>, i32 %x_assign_3_0_4

]]></Node>
<StgValue><ssdm name="x_assign_4_0_4"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:362 %x_assign_s = sitofp i32 %x_assign_150

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="440" st_id="11" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_45_7:3 %x_assign_2 = sitofp i32 %th_cast22

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="441" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:19 %bitcast_ln42 = bitcast i32 %conv3_weights_load

]]></Node>
<StgValue><ssdm name="bitcast_ln42"/></StgValue>
</operation>

<operation id="442" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:98 %conv3_weights_load_16 = load i10 %conv3_weights_addr_16

]]></Node>
<StgValue><ssdm name="conv3_weights_load_16"/></StgValue>
</operation>

<operation id="443" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:103 %conv3_weights_load_17 = load i10 %conv3_weights_addr_17

]]></Node>
<StgValue><ssdm name="conv3_weights_load_17"/></StgValue>
</operation>

<operation id="444" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:105 %add_ln42_18 = add i10 %trunc_ln50, i10 18

]]></Node>
<StgValue><ssdm name="add_ln42_18"/></StgValue>
</operation>

<operation id="445" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:106 %zext_ln50_18 = zext i10 %add_ln42_18

]]></Node>
<StgValue><ssdm name="zext_ln50_18"/></StgValue>
</operation>

<operation id="446" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:107 %conv3_weights_addr_18 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_18

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_18"/></StgValue>
</operation>

<operation id="447" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:108 %conv3_weights_load_18 = load i10 %conv3_weights_addr_18

]]></Node>
<StgValue><ssdm name="conv3_weights_load_18"/></StgValue>
</operation>

<operation id="448" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:110 %add_ln42_19 = add i10 %trunc_ln50, i10 19

]]></Node>
<StgValue><ssdm name="add_ln42_19"/></StgValue>
</operation>

<operation id="449" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:111 %zext_ln50_19 = zext i10 %add_ln42_19

]]></Node>
<StgValue><ssdm name="zext_ln50_19"/></StgValue>
</operation>

<operation id="450" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:112 %conv3_weights_addr_19 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_19

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_19"/></StgValue>
</operation>

<operation id="451" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:113 %conv3_weights_load_19 = load i10 %conv3_weights_addr_19

]]></Node>
<StgValue><ssdm name="conv3_weights_load_19"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:154 %x_assign_2_mid1 = sitofp i32 %th_cast22_mid1

]]></Node>
<StgValue><ssdm name="x_assign_2_mid1"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:228 %mul = fmul i32 %bitcast_ln42, i32 %input_tile_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:260 %input_tile_load_1 = load i14 %input_tile_addr_1

]]></Node>
<StgValue><ssdm name="input_tile_load_1"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:292 %mul_0_2 = fmul i32 %bitcast_ln42_2, i32 %input_tile_load_2

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:321 %add_ln51_6 = add i14 %add_ln51_2, i14 %select_ln59_4

]]></Node>
<StgValue><ssdm name="add_ln51_6"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:322 %zext_ln51_7 = zext i14 %add_ln51_6

]]></Node>
<StgValue><ssdm name="zext_ln51_7"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:323 %input_tile_addr_3 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_7

]]></Node>
<StgValue><ssdm name="input_tile_addr_3"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:324 %input_tile_load_3 = load i14 %input_tile_addr_3

]]></Node>
<StgValue><ssdm name="input_tile_load_3"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:331 %x_assign_7_0_4 = call i32 @generic_fmin<float>, i32 %x_assign_4_0_4

]]></Node>
<StgValue><ssdm name="x_assign_7_0_4"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:332 %bitcast_ln317_5 = bitcast i32 %x_assign_7_0_4

]]></Node>
<StgValue><ssdm name="bitcast_ln317_5"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc97:333 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:334 %xs_exp_1_0_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_5, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_1_0_3"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="23" op_0_bw="32">
<![CDATA[
for.inc97:335 %trunc_ln371_5 = trunc i32 %bitcast_ln317_5

]]></Node>
<StgValue><ssdm name="trunc_ln371_5"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.inc97:336 %zext_ln346_10_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_5, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln346_10_cast"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="79" op_0_bw="25">
<![CDATA[
for.inc97:337 %zext_ln346_10 = zext i25 %zext_ln346_10_cast

]]></Node>
<StgValue><ssdm name="zext_ln346_10"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:338 %zext_ln346_11 = zext i8 %xs_exp_1_0_3

]]></Node>
<StgValue><ssdm name="zext_ln346_11"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc97:339 %add_ln346_8 = add i9 %zext_ln346_11, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346_8"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc97:340 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_8, i32 8

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc97:341 %sub_ln18_8 = sub i8 127, i8 %xs_exp_1_0_3

]]></Node>
<StgValue><ssdm name="sub_ln18_8"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:342 %sext_ln18_10 = sext i8 %sub_ln18_8

]]></Node>
<StgValue><ssdm name="sext_ln18_10"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc97:343 %select_ln18_13 = select i1 %tmp_21, i9 %sext_ln18_10, i9 %add_ln346_8

]]></Node>
<StgValue><ssdm name="select_ln18_13"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="9">
<![CDATA[
for.inc97:344 %sext_ln18_11 = sext i9 %select_ln18_13

]]></Node>
<StgValue><ssdm name="sext_ln18_11"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="79" op_0_bw="32">
<![CDATA[
for.inc97:345 %zext_ln18_5 = zext i32 %sext_ln18_11

]]></Node>
<StgValue><ssdm name="zext_ln18_5"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:346 %lshr_ln18_8 = lshr i79 %zext_ln346_10, i79 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="lshr_ln18_8"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:347 %shl_ln18_8 = shl i79 %zext_ln346_10, i79 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="shl_ln18_8"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
for.inc97:348 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_8, i32 24

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="14" op_0_bw="1">
<![CDATA[
for.inc97:349 %zext_ln21_5 = zext i1 %tmp_23

]]></Node>
<StgValue><ssdm name="zext_ln21_5"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="14" op_0_bw="14" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:350 %tmp_22 = partselect i14 @_ssdm_op_PartSelect.i14.i79.i32.i32, i79 %shl_ln18_8, i32 24, i32 37

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc97:351 %select_ln18_14 = select i1 %tmp_21, i14 %zext_ln21_5, i14 %tmp_22

]]></Node>
<StgValue><ssdm name="select_ln18_14"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:352 %sub_ln59_5 = sub i14 0, i14 %select_ln18_14

]]></Node>
<StgValue><ssdm name="sub_ln59_5"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
for.inc97:353 %select_ln59_5 = select i1 %tmp_20, i14 %sub_ln59_5, i14 %select_ln18_14

]]></Node>
<StgValue><ssdm name="select_ln59_5"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:362 %x_assign_s = sitofp i32 %x_assign_150

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:363 %x_assign_1_1 = call i32 @generic_fmax<float>, i32 %x_assign_s

]]></Node>
<StgValue><ssdm name="x_assign_1_1"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc97:483 %empty_130 = add i5 %select_ln43_1, i5 1

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="5">
<![CDATA[
for.inc97:484 %p_cast25 = zext i5 %empty_130

]]></Node>
<StgValue><ssdm name="p_cast25"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:485 %x_assign_3 = sitofp i32 %p_cast25

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="488" st_id="12" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_45_7:3 %x_assign_2 = sitofp i32 %th_cast22

]]></Node>
<StgValue><ssdm name="x_assign_2"/></StgValue>
</operation>

<operation id="489" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_45_7:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="490" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_45_7:6 %add_ln42_25 = add i14 %indvar_flatten68_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln42_25"/></StgValue>
</operation>

<operation id="491" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:24 %bitcast_ln42_1 = bitcast i32 %conv3_weights_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln42_1"/></StgValue>
</operation>

<operation id="492" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:108 %conv3_weights_load_18 = load i10 %conv3_weights_addr_18

]]></Node>
<StgValue><ssdm name="conv3_weights_load_18"/></StgValue>
</operation>

<operation id="493" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:113 %conv3_weights_load_19 = load i10 %conv3_weights_addr_19

]]></Node>
<StgValue><ssdm name="conv3_weights_load_19"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:115 %add_ln42_20 = add i10 %trunc_ln50, i10 20

]]></Node>
<StgValue><ssdm name="add_ln42_20"/></StgValue>
</operation>

<operation id="495" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:116 %zext_ln50_20 = zext i10 %add_ln42_20

]]></Node>
<StgValue><ssdm name="zext_ln50_20"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:117 %conv3_weights_addr_20 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_20

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_20"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:118 %conv3_weights_load_20 = load i10 %conv3_weights_addr_20

]]></Node>
<StgValue><ssdm name="conv3_weights_load_20"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:120 %add_ln42_21 = add i10 %trunc_ln50, i10 21

]]></Node>
<StgValue><ssdm name="add_ln42_21"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:121 %zext_ln50_21 = zext i10 %add_ln42_21

]]></Node>
<StgValue><ssdm name="zext_ln50_21"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:122 %conv3_weights_addr_21 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_21

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_21"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:123 %conv3_weights_load_21 = load i10 %conv3_weights_addr_21

]]></Node>
<StgValue><ssdm name="conv3_weights_load_21"/></StgValue>
</operation>

<operation id="502" st_id="12" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:154 %x_assign_2_mid1 = sitofp i32 %th_cast22_mid1

]]></Node>
<StgValue><ssdm name="x_assign_2_mid1"/></StgValue>
</operation>

<operation id="503" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:228 %mul = fmul i32 %bitcast_ln42, i32 %input_tile_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:261 %mul_0_1 = fmul i32 %bitcast_ln42_1, i32 %input_tile_load_1

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:292 %mul_0_2 = fmul i32 %bitcast_ln42_2, i32 %input_tile_load_2

]]></Node>
<StgValue><ssdm name="mul_0_2"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:324 %input_tile_load_3 = load i14 %input_tile_addr_3

]]></Node>
<StgValue><ssdm name="input_tile_load_3"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:354 %add_ln51_7 = add i14 %add_ln51_2, i14 %select_ln59_5

]]></Node>
<StgValue><ssdm name="add_ln51_7"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:355 %zext_ln51_8 = zext i14 %add_ln51_7

]]></Node>
<StgValue><ssdm name="zext_ln51_8"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:356 %input_tile_addr_4 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_8

]]></Node>
<StgValue><ssdm name="input_tile_addr_4"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:357 %input_tile_load_4 = load i14 %input_tile_addr_4

]]></Node>
<StgValue><ssdm name="input_tile_load_4"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:364 %x_assign_6_1 = call i32 @generic_fmin<float>, i32 %x_assign_1_1

]]></Node>
<StgValue><ssdm name="x_assign_6_1"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:365 %bitcast_ln317_6 = bitcast i32 %x_assign_6_1

]]></Node>
<StgValue><ssdm name="bitcast_ln317_6"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc97:366 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:367 %xs_exp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_6, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_1"/></StgValue>
</operation>

<operation id="515" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="23" op_0_bw="32">
<![CDATA[
for.inc97:368 %trunc_ln371_6 = trunc i32 %bitcast_ln317_6

]]></Node>
<StgValue><ssdm name="trunc_ln371_6"/></StgValue>
</operation>

<operation id="516" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.inc97:369 %zext_ln346_12_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_6, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln346_12_cast"/></StgValue>
</operation>

<operation id="517" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="79" op_0_bw="25">
<![CDATA[
for.inc97:370 %zext_ln346_12 = zext i25 %zext_ln346_12_cast

]]></Node>
<StgValue><ssdm name="zext_ln346_12"/></StgValue>
</operation>

<operation id="518" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:371 %zext_ln346_13 = zext i8 %xs_exp_1

]]></Node>
<StgValue><ssdm name="zext_ln346_13"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc97:372 %add_ln346_9 = add i9 %zext_ln346_13, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346_9"/></StgValue>
</operation>

<operation id="520" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc97:373 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_9, i32 8

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="521" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc97:374 %sub_ln18_9 = sub i8 127, i8 %xs_exp_1

]]></Node>
<StgValue><ssdm name="sub_ln18_9"/></StgValue>
</operation>

<operation id="522" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:375 %sext_ln18_12 = sext i8 %sub_ln18_9

]]></Node>
<StgValue><ssdm name="sext_ln18_12"/></StgValue>
</operation>

<operation id="523" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc97:376 %select_ln18_1 = select i1 %tmp_26, i9 %sext_ln18_12, i9 %add_ln346_9

]]></Node>
<StgValue><ssdm name="select_ln18_1"/></StgValue>
</operation>

<operation id="524" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="9">
<![CDATA[
for.inc97:377 %sext_ln18_13 = sext i9 %select_ln18_1

]]></Node>
<StgValue><ssdm name="sext_ln18_13"/></StgValue>
</operation>

<operation id="525" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="79" op_0_bw="32">
<![CDATA[
for.inc97:378 %zext_ln18_6 = zext i32 %sext_ln18_13

]]></Node>
<StgValue><ssdm name="zext_ln18_6"/></StgValue>
</operation>

<operation id="526" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:379 %lshr_ln18_9 = lshr i79 %zext_ln346_12, i79 %zext_ln18_6

]]></Node>
<StgValue><ssdm name="lshr_ln18_9"/></StgValue>
</operation>

<operation id="527" st_id="12" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:380 %shl_ln18_9 = shl i79 %zext_ln346_12, i79 %zext_ln18_6

]]></Node>
<StgValue><ssdm name="shl_ln18_9"/></StgValue>
</operation>

<operation id="528" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
for.inc97:381 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="529" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="1">
<![CDATA[
for.inc97:382 %zext_ln21_6 = zext i1 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln21_6"/></StgValue>
</operation>

<operation id="530" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="10" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:383 %tmp_24 = partselect i10 @_ssdm_op_PartSelect.i10.i79.i32.i32, i79 %shl_ln18_9, i32 24, i32 33

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="531" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc97:384 %select_ln18_15 = select i1 %tmp_26, i10 %zext_ln21_6, i10 %tmp_24

]]></Node>
<StgValue><ssdm name="select_ln18_15"/></StgValue>
</operation>

<operation id="532" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:385 %sub_ln59_6 = sub i10 0, i10 %select_ln18_15

]]></Node>
<StgValue><ssdm name="sub_ln59_6"/></StgValue>
</operation>

<operation id="533" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc97:386 %select_ln59_6 = select i1 %tmp_25, i10 %sub_ln59_6, i10 %select_ln18_15

]]></Node>
<StgValue><ssdm name="select_ln59_6"/></StgValue>
</operation>

<operation id="534" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="10">
<![CDATA[
for.inc97:387 %zext_ln51_9 = zext i10 %select_ln59_6

]]></Node>
<StgValue><ssdm name="zext_ln51_9"/></StgValue>
</operation>

<operation id="535" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc97:388 %add_ln51_8 = add i12 %zext_ln42, i12 %zext_ln51_9

]]></Node>
<StgValue><ssdm name="add_ln51_8"/></StgValue>
</operation>

<operation id="536" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="14" op_0_bw="12">
<![CDATA[
for.inc97:389 %zext_ln51_10 = zext i12 %add_ln51_8

]]></Node>
<StgValue><ssdm name="zext_ln51_10"/></StgValue>
</operation>

<operation id="537" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="12">
<![CDATA[
for.inc97:390 %trunc_ln51_1 = trunc i12 %add_ln51_8

]]></Node>
<StgValue><ssdm name="trunc_ln51_1"/></StgValue>
</operation>

<operation id="538" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
for.inc97:391 %p_shl6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln51_1, i4 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="539" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:392 %add_ln51_9 = add i14 %p_shl6, i14 %zext_ln51_10

]]></Node>
<StgValue><ssdm name="add_ln51_9"/></StgValue>
</operation>

<operation id="540" st_id="12" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:485 %x_assign_3 = sitofp i32 %p_cast25

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="541" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc97:546 %empty_131 = add i5 %select_ln43_1, i5 2

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="542" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="5">
<![CDATA[
for.inc97:547 %p_cast26 = zext i5 %empty_131

]]></Node>
<StgValue><ssdm name="p_cast26"/></StgValue>
</operation>

<operation id="543" st_id="12" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:548 %x_assign_4 = sitofp i32 %p_cast26

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="544" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc97:612 %store_ln44 = store i14 %add_ln42_25, i14 %indvar_flatten68

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="545" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:34 %bitcast_ln42_3 = bitcast i32 %conv3_weights_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln42_3"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:118 %conv3_weights_load_20 = load i10 %conv3_weights_addr_20

]]></Node>
<StgValue><ssdm name="conv3_weights_load_20"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:123 %conv3_weights_load_21 = load i10 %conv3_weights_addr_21

]]></Node>
<StgValue><ssdm name="conv3_weights_load_21"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:125 %add_ln42_22 = add i10 %trunc_ln50, i10 22

]]></Node>
<StgValue><ssdm name="add_ln42_22"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:126 %zext_ln50_22 = zext i10 %add_ln42_22

]]></Node>
<StgValue><ssdm name="zext_ln50_22"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:127 %conv3_weights_addr_22 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_22

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_22"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:128 %conv3_weights_load_22 = load i10 %conv3_weights_addr_22

]]></Node>
<StgValue><ssdm name="conv3_weights_load_22"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:130 %add_ln42_23 = add i10 %trunc_ln50, i10 23

]]></Node>
<StgValue><ssdm name="add_ln42_23"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:131 %zext_ln50_23 = zext i10 %add_ln42_23

]]></Node>
<StgValue><ssdm name="zext_ln50_23"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:132 %conv3_weights_addr_23 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_23

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_23"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:133 %conv3_weights_load_23 = load i10 %conv3_weights_addr_23

]]></Node>
<StgValue><ssdm name="conv3_weights_load_23"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc97:140 %select_ln42_2 = select i1 %icmp_ln43, i32 0, i32 %x_assign_2

]]></Node>
<StgValue><ssdm name="select_ln42_2"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="and_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:154 %x_assign_2_mid1 = sitofp i32 %th_cast22_mid1

]]></Node>
<StgValue><ssdm name="x_assign_2_mid1"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc97:155 %select_ln43_2 = select i1 %and_ln42, i32 %x_assign_2_mid1, i32 %select_ln42_2

]]></Node>
<StgValue><ssdm name="select_ln43_2"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:228 %mul = fmul i32 %bitcast_ln42, i32 %input_tile_load

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:261 %mul_0_1 = fmul i32 %bitcast_ln42_1, i32 %input_tile_load_1

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="561" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:325 %mul_0_3 = fmul i32 %bitcast_ln42_3, i32 %input_tile_load_3

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="562" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:357 %input_tile_load_4 = load i14 %input_tile_addr_4

]]></Node>
<StgValue><ssdm name="input_tile_load_4"/></StgValue>
</operation>

<operation id="563" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:393 %add_ln51_10 = add i14 %add_ln51_9, i14 %select_ln59_1

]]></Node>
<StgValue><ssdm name="add_ln51_10"/></StgValue>
</operation>

<operation id="564" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:394 %zext_ln51_11 = zext i14 %add_ln51_10

]]></Node>
<StgValue><ssdm name="zext_ln51_11"/></StgValue>
</operation>

<operation id="565" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:395 %input_tile_addr_5 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_11

]]></Node>
<StgValue><ssdm name="input_tile_addr_5"/></StgValue>
</operation>

<operation id="566" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:396 %add_ln51_11 = add i14 %add_ln51_9, i14 %select_ln59_2

]]></Node>
<StgValue><ssdm name="add_ln51_11"/></StgValue>
</operation>

<operation id="567" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:397 %zext_ln51_12 = zext i14 %add_ln51_11

]]></Node>
<StgValue><ssdm name="zext_ln51_12"/></StgValue>
</operation>

<operation id="568" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:398 %input_tile_addr_6 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_12

]]></Node>
<StgValue><ssdm name="input_tile_addr_6"/></StgValue>
</operation>

<operation id="569" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:408 %input_tile_load_5 = load i14 %input_tile_addr_5

]]></Node>
<StgValue><ssdm name="input_tile_load_5"/></StgValue>
</operation>

<operation id="570" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:411 %input_tile_load_6 = load i14 %input_tile_addr_6

]]></Node>
<StgValue><ssdm name="input_tile_load_6"/></StgValue>
</operation>

<operation id="571" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:423 %x_assign_1_2 = call i32 @generic_fmax<float>, i32 %select_ln43_2

]]></Node>
<StgValue><ssdm name="x_assign_1_2"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:485 %x_assign_3 = sitofp i32 %p_cast25

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:548 %x_assign_4 = sitofp i32 %p_cast26

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="574" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:39 %bitcast_ln42_4 = bitcast i32 %conv3_weights_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln42_4"/></StgValue>
</operation>

<operation id="575" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:128 %conv3_weights_load_22 = load i10 %conv3_weights_addr_22

]]></Node>
<StgValue><ssdm name="conv3_weights_load_22"/></StgValue>
</operation>

<operation id="576" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:133 %conv3_weights_load_23 = load i10 %conv3_weights_addr_23

]]></Node>
<StgValue><ssdm name="conv3_weights_load_23"/></StgValue>
</operation>

<operation id="577" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:135 %add_ln42_24 = add i10 %trunc_ln50, i10 24

]]></Node>
<StgValue><ssdm name="add_ln42_24"/></StgValue>
</operation>

<operation id="578" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="10">
<![CDATA[
for.inc97:136 %zext_ln50_24 = zext i10 %add_ln42_24

]]></Node>
<StgValue><ssdm name="zext_ln50_24"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:137 %conv3_weights_addr_24 = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln50_24

]]></Node>
<StgValue><ssdm name="conv3_weights_addr_24"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:138 %conv3_weights_load_24 = load i10 %conv3_weights_addr_24

]]></Node>
<StgValue><ssdm name="conv3_weights_load_24"/></StgValue>
</operation>

<operation id="581" st_id="14" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:229 %add = fadd i32 %layer3_output_tile_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="582" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:261 %mul_0_1 = fmul i32 %bitcast_ln42_1, i32 %input_tile_load_1

]]></Node>
<StgValue><ssdm name="mul_0_1"/></StgValue>
</operation>

<operation id="583" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:325 %mul_0_3 = fmul i32 %bitcast_ln42_3, i32 %input_tile_load_3

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="584" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:358 %mul_0_4 = fmul i32 %bitcast_ln42_4, i32 %input_tile_load_4

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="585" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:399 %add_ln51_12 = add i14 %add_ln51_9, i14 %select_ln59_3

]]></Node>
<StgValue><ssdm name="add_ln51_12"/></StgValue>
</operation>

<operation id="586" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:400 %zext_ln51_13 = zext i14 %add_ln51_12

]]></Node>
<StgValue><ssdm name="zext_ln51_13"/></StgValue>
</operation>

<operation id="587" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:401 %input_tile_addr_7 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_13

]]></Node>
<StgValue><ssdm name="input_tile_addr_7"/></StgValue>
</operation>

<operation id="588" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:402 %add_ln51_13 = add i14 %add_ln51_9, i14 %select_ln59_4

]]></Node>
<StgValue><ssdm name="add_ln51_13"/></StgValue>
</operation>

<operation id="589" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:403 %zext_ln51_14 = zext i14 %add_ln51_13

]]></Node>
<StgValue><ssdm name="zext_ln51_14"/></StgValue>
</operation>

<operation id="590" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:404 %input_tile_addr_8 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_14

]]></Node>
<StgValue><ssdm name="input_tile_addr_8"/></StgValue>
</operation>

<operation id="591" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:408 %input_tile_load_5 = load i14 %input_tile_addr_5

]]></Node>
<StgValue><ssdm name="input_tile_load_5"/></StgValue>
</operation>

<operation id="592" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:411 %input_tile_load_6 = load i14 %input_tile_addr_6

]]></Node>
<StgValue><ssdm name="input_tile_load_6"/></StgValue>
</operation>

<operation id="593" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:414 %input_tile_load_7 = load i14 %input_tile_addr_7

]]></Node>
<StgValue><ssdm name="input_tile_load_7"/></StgValue>
</operation>

<operation id="594" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:417 %input_tile_load_8 = load i14 %input_tile_addr_8

]]></Node>
<StgValue><ssdm name="input_tile_load_8"/></StgValue>
</operation>

<operation id="595" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:424 %x_assign_6_2 = call i32 @generic_fmin<float>, i32 %x_assign_1_2

]]></Node>
<StgValue><ssdm name="x_assign_6_2"/></StgValue>
</operation>

<operation id="596" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:425 %bitcast_ln317_7 = bitcast i32 %x_assign_6_2

]]></Node>
<StgValue><ssdm name="bitcast_ln317_7"/></StgValue>
</operation>

<operation id="597" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc97:426 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="598" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:427 %xs_exp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_2"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="23" op_0_bw="32">
<![CDATA[
for.inc97:428 %trunc_ln371_7 = trunc i32 %bitcast_ln317_7

]]></Node>
<StgValue><ssdm name="trunc_ln371_7"/></StgValue>
</operation>

<operation id="600" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.inc97:429 %zext_ln346_14_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_7, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln346_14_cast"/></StgValue>
</operation>

<operation id="601" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="79" op_0_bw="25">
<![CDATA[
for.inc97:430 %zext_ln346_14 = zext i25 %zext_ln346_14_cast

]]></Node>
<StgValue><ssdm name="zext_ln346_14"/></StgValue>
</operation>

<operation id="602" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:431 %zext_ln346_15 = zext i8 %xs_exp_2

]]></Node>
<StgValue><ssdm name="zext_ln346_15"/></StgValue>
</operation>

<operation id="603" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc97:432 %add_ln346_2 = add i9 %zext_ln346_15, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346_2"/></StgValue>
</operation>

<operation id="604" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc97:433 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="605" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc97:434 %sub_ln18_2 = sub i8 127, i8 %xs_exp_2

]]></Node>
<StgValue><ssdm name="sub_ln18_2"/></StgValue>
</operation>

<operation id="606" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:435 %sext_ln18_14 = sext i8 %sub_ln18_2

]]></Node>
<StgValue><ssdm name="sext_ln18_14"/></StgValue>
</operation>

<operation id="607" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc97:436 %select_ln18_16 = select i1 %tmp_31, i9 %sext_ln18_14, i9 %add_ln346_2

]]></Node>
<StgValue><ssdm name="select_ln18_16"/></StgValue>
</operation>

<operation id="608" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="9">
<![CDATA[
for.inc97:437 %sext_ln18_15 = sext i9 %select_ln18_16

]]></Node>
<StgValue><ssdm name="sext_ln18_15"/></StgValue>
</operation>

<operation id="609" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="79" op_0_bw="32">
<![CDATA[
for.inc97:438 %zext_ln18_7 = zext i32 %sext_ln18_15

]]></Node>
<StgValue><ssdm name="zext_ln18_7"/></StgValue>
</operation>

<operation id="610" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:439 %lshr_ln18_2 = lshr i79 %zext_ln346_14, i79 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="lshr_ln18_2"/></StgValue>
</operation>

<operation id="611" st_id="14" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:440 %shl_ln18_2 = shl i79 %zext_ln346_14, i79 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="shl_ln18_2"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
for.inc97:441 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_2, i32 24

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="1">
<![CDATA[
for.inc97:442 %zext_ln21_7 = zext i1 %tmp_32

]]></Node>
<StgValue><ssdm name="zext_ln21_7"/></StgValue>
</operation>

<operation id="614" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="10" op_0_bw="10" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:443 %tmp_27 = partselect i10 @_ssdm_op_PartSelect.i10.i79.i32.i32, i79 %shl_ln18_2, i32 24, i32 33

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc97:444 %select_ln18_17 = select i1 %tmp_31, i10 %zext_ln21_7, i10 %tmp_27

]]></Node>
<StgValue><ssdm name="select_ln18_17"/></StgValue>
</operation>

<operation id="616" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:445 %sub_ln59_7 = sub i10 0, i10 %select_ln18_17

]]></Node>
<StgValue><ssdm name="sub_ln59_7"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc97:446 %select_ln59_7 = select i1 %tmp_29, i10 %sub_ln59_7, i10 %select_ln18_17

]]></Node>
<StgValue><ssdm name="select_ln59_7"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="10">
<![CDATA[
for.inc97:447 %zext_ln51_16 = zext i10 %select_ln59_7

]]></Node>
<StgValue><ssdm name="zext_ln51_16"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc97:448 %add_ln51_15 = add i12 %zext_ln42, i12 %zext_ln51_16

]]></Node>
<StgValue><ssdm name="add_ln51_15"/></StgValue>
</operation>

<operation id="620" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="14" op_0_bw="12">
<![CDATA[
for.inc97:449 %zext_ln51_17 = zext i12 %add_ln51_15

]]></Node>
<StgValue><ssdm name="zext_ln51_17"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="10" op_0_bw="12">
<![CDATA[
for.inc97:450 %trunc_ln51_2 = trunc i12 %add_ln51_15

]]></Node>
<StgValue><ssdm name="trunc_ln51_2"/></StgValue>
</operation>

<operation id="622" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
for.inc97:451 %p_shl5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln51_2, i4 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="623" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:452 %add_ln51_16 = add i14 %p_shl5, i14 %zext_ln51_17

]]></Node>
<StgValue><ssdm name="add_ln51_16"/></StgValue>
</operation>

<operation id="624" st_id="14" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:485 %x_assign_3 = sitofp i32 %p_cast25

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="625" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:486 %x_assign_1_3 = call i32 @generic_fmax<float>, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="x_assign_1_3"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:548 %x_assign_4 = sitofp i32 %p_cast26

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="627" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:610 %add_ln43_1 = add i10 %indvar_flatten26_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc97:611 %select_ln43_3 = select i1 %icmp_ln43, i10 1, i10 %add_ln43_1

]]></Node>
<StgValue><ssdm name="select_ln43_3"/></StgValue>
</operation>

<operation id="629" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc97:614 %store_ln44 = store i10 %select_ln43_3, i10 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="630" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:44 %bitcast_ln42_5 = bitcast i32 %conv3_weights_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln42_5"/></StgValue>
</operation>

<operation id="631" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:49 %bitcast_ln42_6 = bitcast i32 %conv3_weights_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln42_6"/></StgValue>
</operation>

<operation id="632" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="10">
<![CDATA[
for.inc97:138 %conv3_weights_load_24 = load i10 %conv3_weights_addr_24

]]></Node>
<StgValue><ssdm name="conv3_weights_load_24"/></StgValue>
</operation>

<operation id="633" st_id="15" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:229 %add = fadd i32 %layer3_output_tile_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="634" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:325 %mul_0_3 = fmul i32 %bitcast_ln42_3, i32 %input_tile_load_3

]]></Node>
<StgValue><ssdm name="mul_0_3"/></StgValue>
</operation>

<operation id="635" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:358 %mul_0_4 = fmul i32 %bitcast_ln42_4, i32 %input_tile_load_4

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="636" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:405 %add_ln51_14 = add i14 %add_ln51_9, i14 %select_ln59_5

]]></Node>
<StgValue><ssdm name="add_ln51_14"/></StgValue>
</operation>

<operation id="637" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:406 %zext_ln51_15 = zext i14 %add_ln51_14

]]></Node>
<StgValue><ssdm name="zext_ln51_15"/></StgValue>
</operation>

<operation id="638" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:407 %input_tile_addr_9 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_15

]]></Node>
<StgValue><ssdm name="input_tile_addr_9"/></StgValue>
</operation>

<operation id="639" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:409 %mul_1 = fmul i32 %bitcast_ln42_5, i32 %input_tile_load_5

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="640" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:412 %mul_1_1 = fmul i32 %bitcast_ln42_6, i32 %input_tile_load_6

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="641" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:414 %input_tile_load_7 = load i14 %input_tile_addr_7

]]></Node>
<StgValue><ssdm name="input_tile_load_7"/></StgValue>
</operation>

<operation id="642" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:417 %input_tile_load_8 = load i14 %input_tile_addr_8

]]></Node>
<StgValue><ssdm name="input_tile_load_8"/></StgValue>
</operation>

<operation id="643" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:420 %input_tile_load_9 = load i14 %input_tile_addr_9

]]></Node>
<StgValue><ssdm name="input_tile_load_9"/></StgValue>
</operation>

<operation id="644" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:453 %add_ln51_17 = add i14 %add_ln51_16, i14 %select_ln59_1

]]></Node>
<StgValue><ssdm name="add_ln51_17"/></StgValue>
</operation>

<operation id="645" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:454 %zext_ln51_18 = zext i14 %add_ln51_17

]]></Node>
<StgValue><ssdm name="zext_ln51_18"/></StgValue>
</operation>

<operation id="646" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:455 %input_tile_addr_10 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_18

]]></Node>
<StgValue><ssdm name="input_tile_addr_10"/></StgValue>
</operation>

<operation id="647" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:468 %input_tile_load_10 = load i14 %input_tile_addr_10

]]></Node>
<StgValue><ssdm name="input_tile_load_10"/></StgValue>
</operation>

<operation id="648" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:487 %x_assign_6_3 = call i32 @generic_fmin<float>, i32 %x_assign_1_3

]]></Node>
<StgValue><ssdm name="x_assign_6_3"/></StgValue>
</operation>

<operation id="649" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:488 %bitcast_ln317_8 = bitcast i32 %x_assign_6_3

]]></Node>
<StgValue><ssdm name="bitcast_ln317_8"/></StgValue>
</operation>

<operation id="650" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc97:489 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="651" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:490 %xs_exp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_8, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_3"/></StgValue>
</operation>

<operation id="652" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="23" op_0_bw="32">
<![CDATA[
for.inc97:491 %trunc_ln371_8 = trunc i32 %bitcast_ln317_8

]]></Node>
<StgValue><ssdm name="trunc_ln371_8"/></StgValue>
</operation>

<operation id="653" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.inc97:492 %zext_ln346_16_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_8, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln346_16_cast"/></StgValue>
</operation>

<operation id="654" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="79" op_0_bw="25">
<![CDATA[
for.inc97:493 %zext_ln346_16 = zext i25 %zext_ln346_16_cast

]]></Node>
<StgValue><ssdm name="zext_ln346_16"/></StgValue>
</operation>

<operation id="655" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:494 %zext_ln346_17 = zext i8 %xs_exp_3

]]></Node>
<StgValue><ssdm name="zext_ln346_17"/></StgValue>
</operation>

<operation id="656" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc97:495 %add_ln346_3 = add i9 %zext_ln346_17, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346_3"/></StgValue>
</operation>

<operation id="657" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc97:496 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="658" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc97:497 %sub_ln18_3 = sub i8 127, i8 %xs_exp_3

]]></Node>
<StgValue><ssdm name="sub_ln18_3"/></StgValue>
</operation>

<operation id="659" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:498 %sext_ln18_16 = sext i8 %sub_ln18_3

]]></Node>
<StgValue><ssdm name="sext_ln18_16"/></StgValue>
</operation>

<operation id="660" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc97:499 %select_ln18_3 = select i1 %tmp_35, i9 %sext_ln18_16, i9 %add_ln346_3

]]></Node>
<StgValue><ssdm name="select_ln18_3"/></StgValue>
</operation>

<operation id="661" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="9">
<![CDATA[
for.inc97:500 %sext_ln18_17 = sext i9 %select_ln18_3

]]></Node>
<StgValue><ssdm name="sext_ln18_17"/></StgValue>
</operation>

<operation id="662" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="79" op_0_bw="32">
<![CDATA[
for.inc97:501 %zext_ln18_8 = zext i32 %sext_ln18_17

]]></Node>
<StgValue><ssdm name="zext_ln18_8"/></StgValue>
</operation>

<operation id="663" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:502 %lshr_ln18_3 = lshr i79 %zext_ln346_16, i79 %zext_ln18_8

]]></Node>
<StgValue><ssdm name="lshr_ln18_3"/></StgValue>
</operation>

<operation id="664" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:503 %shl_ln18_3 = shl i79 %zext_ln346_16, i79 %zext_ln18_8

]]></Node>
<StgValue><ssdm name="shl_ln18_3"/></StgValue>
</operation>

<operation id="665" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
for.inc97:504 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_3, i32 24

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="666" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="10" op_0_bw="1">
<![CDATA[
for.inc97:505 %zext_ln21_8 = zext i1 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln21_8"/></StgValue>
</operation>

<operation id="667" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="10" op_0_bw="10" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:506 %tmp_30 = partselect i10 @_ssdm_op_PartSelect.i10.i79.i32.i32, i79 %shl_ln18_3, i32 24, i32 33

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="668" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc97:507 %select_ln18_18 = select i1 %tmp_35, i10 %zext_ln21_8, i10 %tmp_30

]]></Node>
<StgValue><ssdm name="select_ln18_18"/></StgValue>
</operation>

<operation id="669" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:508 %sub_ln59_8 = sub i10 0, i10 %select_ln18_18

]]></Node>
<StgValue><ssdm name="sub_ln59_8"/></StgValue>
</operation>

<operation id="670" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc97:509 %select_ln59_8 = select i1 %tmp_34, i10 %sub_ln59_8, i10 %select_ln18_18

]]></Node>
<StgValue><ssdm name="select_ln59_8"/></StgValue>
</operation>

<operation id="671" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="12" op_0_bw="10">
<![CDATA[
for.inc97:510 %zext_ln51_23 = zext i10 %select_ln59_8

]]></Node>
<StgValue><ssdm name="zext_ln51_23"/></StgValue>
</operation>

<operation id="672" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc97:511 %add_ln51_22 = add i12 %zext_ln42, i12 %zext_ln51_23

]]></Node>
<StgValue><ssdm name="add_ln51_22"/></StgValue>
</operation>

<operation id="673" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="14" op_0_bw="12">
<![CDATA[
for.inc97:512 %zext_ln51_24 = zext i12 %add_ln51_22

]]></Node>
<StgValue><ssdm name="zext_ln51_24"/></StgValue>
</operation>

<operation id="674" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="10" op_0_bw="12">
<![CDATA[
for.inc97:513 %trunc_ln51_3 = trunc i12 %add_ln51_22

]]></Node>
<StgValue><ssdm name="trunc_ln51_3"/></StgValue>
</operation>

<operation id="675" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
for.inc97:514 %p_shl4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln51_3, i4 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="676" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:515 %add_ln51_23 = add i14 %p_shl4, i14 %zext_ln51_24

]]></Node>
<StgValue><ssdm name="add_ln51_23"/></StgValue>
</operation>

<operation id="677" st_id="15" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:548 %x_assign_4 = sitofp i32 %p_cast26

]]></Node>
<StgValue><ssdm name="x_assign_4"/></StgValue>
</operation>

<operation id="678" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:549 %x_assign_1_4 = call i32 @generic_fmax<float>, i32 %x_assign_4

]]></Node>
<StgValue><ssdm name="x_assign_1_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="679" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:54 %bitcast_ln42_7 = bitcast i32 %conv3_weights_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln42_7"/></StgValue>
</operation>

<operation id="680" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:59 %bitcast_ln42_8 = bitcast i32 %conv3_weights_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln42_8"/></StgValue>
</operation>

<operation id="681" st_id="16" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:229 %add = fadd i32 %layer3_output_tile_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="682" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:358 %mul_0_4 = fmul i32 %bitcast_ln42_4, i32 %input_tile_load_4

]]></Node>
<StgValue><ssdm name="mul_0_4"/></StgValue>
</operation>

<operation id="683" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:409 %mul_1 = fmul i32 %bitcast_ln42_5, i32 %input_tile_load_5

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="684" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:412 %mul_1_1 = fmul i32 %bitcast_ln42_6, i32 %input_tile_load_6

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="685" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:415 %mul_1_2 = fmul i32 %bitcast_ln42_7, i32 %input_tile_load_7

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="686" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:418 %mul_1_3 = fmul i32 %bitcast_ln42_8, i32 %input_tile_load_8

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="687" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:420 %input_tile_load_9 = load i14 %input_tile_addr_9

]]></Node>
<StgValue><ssdm name="input_tile_load_9"/></StgValue>
</operation>

<operation id="688" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:456 %add_ln51_18 = add i14 %add_ln51_16, i14 %select_ln59_2

]]></Node>
<StgValue><ssdm name="add_ln51_18"/></StgValue>
</operation>

<operation id="689" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:457 %zext_ln51_19 = zext i14 %add_ln51_18

]]></Node>
<StgValue><ssdm name="zext_ln51_19"/></StgValue>
</operation>

<operation id="690" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:458 %input_tile_addr_11 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_19

]]></Node>
<StgValue><ssdm name="input_tile_addr_11"/></StgValue>
</operation>

<operation id="691" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:459 %add_ln51_19 = add i14 %add_ln51_16, i14 %select_ln59_3

]]></Node>
<StgValue><ssdm name="add_ln51_19"/></StgValue>
</operation>

<operation id="692" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:460 %zext_ln51_20 = zext i14 %add_ln51_19

]]></Node>
<StgValue><ssdm name="zext_ln51_20"/></StgValue>
</operation>

<operation id="693" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:461 %input_tile_addr_12 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_20

]]></Node>
<StgValue><ssdm name="input_tile_addr_12"/></StgValue>
</operation>

<operation id="694" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:468 %input_tile_load_10 = load i14 %input_tile_addr_10

]]></Node>
<StgValue><ssdm name="input_tile_load_10"/></StgValue>
</operation>

<operation id="695" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:471 %input_tile_load_11 = load i14 %input_tile_addr_11

]]></Node>
<StgValue><ssdm name="input_tile_load_11"/></StgValue>
</operation>

<operation id="696" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:474 %input_tile_load_12 = load i14 %input_tile_addr_12

]]></Node>
<StgValue><ssdm name="input_tile_load_12"/></StgValue>
</operation>

<operation id="697" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:550 %x_assign_6_4 = call i32 @generic_fmin<float>, i32 %x_assign_1_4

]]></Node>
<StgValue><ssdm name="x_assign_6_4"/></StgValue>
</operation>

<operation id="698" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:551 %bitcast_ln317_9 = bitcast i32 %x_assign_6_4

]]></Node>
<StgValue><ssdm name="bitcast_ln317_9"/></StgValue>
</operation>

<operation id="699" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc97:552 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln317_9, i32 31

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="700" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:553 %xs_exp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln317_9, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp_4"/></StgValue>
</operation>

<operation id="701" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="23" op_0_bw="32">
<![CDATA[
for.inc97:554 %trunc_ln371_9 = trunc i32 %bitcast_ln317_9

]]></Node>
<StgValue><ssdm name="trunc_ln371_9"/></StgValue>
</operation>

<operation id="702" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
for.inc97:555 %zext_ln346_18_cast = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln371_9, i1 0

]]></Node>
<StgValue><ssdm name="zext_ln346_18_cast"/></StgValue>
</operation>

<operation id="703" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="79" op_0_bw="25">
<![CDATA[
for.inc97:556 %zext_ln346_18 = zext i25 %zext_ln346_18_cast

]]></Node>
<StgValue><ssdm name="zext_ln346_18"/></StgValue>
</operation>

<operation id="704" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:557 %zext_ln346_19 = zext i8 %xs_exp_4

]]></Node>
<StgValue><ssdm name="zext_ln346_19"/></StgValue>
</operation>

<operation id="705" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc97:558 %add_ln346_4 = add i9 %zext_ln346_19, i9 385

]]></Node>
<StgValue><ssdm name="add_ln346_4"/></StgValue>
</operation>

<operation id="706" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.inc97:559 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="707" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc97:560 %sub_ln18_4 = sub i8 127, i8 %xs_exp_4

]]></Node>
<StgValue><ssdm name="sub_ln18_4"/></StgValue>
</operation>

<operation id="708" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="9" op_0_bw="8">
<![CDATA[
for.inc97:561 %sext_ln18_18 = sext i8 %sub_ln18_4

]]></Node>
<StgValue><ssdm name="sext_ln18_18"/></StgValue>
</operation>

<operation id="709" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc97:562 %select_ln18_4 = select i1 %tmp_38, i9 %sext_ln18_18, i9 %add_ln346_4

]]></Node>
<StgValue><ssdm name="select_ln18_4"/></StgValue>
</operation>

<operation id="710" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="9">
<![CDATA[
for.inc97:563 %sext_ln18_19 = sext i9 %select_ln18_4

]]></Node>
<StgValue><ssdm name="sext_ln18_19"/></StgValue>
</operation>

<operation id="711" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="79" op_0_bw="32">
<![CDATA[
for.inc97:564 %zext_ln18_9 = zext i32 %sext_ln18_19

]]></Node>
<StgValue><ssdm name="zext_ln18_9"/></StgValue>
</operation>

<operation id="712" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:565 %lshr_ln18_4 = lshr i79 %zext_ln346_18, i79 %zext_ln18_9

]]></Node>
<StgValue><ssdm name="lshr_ln18_4"/></StgValue>
</operation>

<operation id="713" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
for.inc97:566 %shl_ln18_4 = shl i79 %zext_ln346_18, i79 %zext_ln18_9

]]></Node>
<StgValue><ssdm name="shl_ln18_4"/></StgValue>
</operation>

<operation id="714" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="79" op_2_bw="32">
<![CDATA[
for.inc97:567 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %lshr_ln18_4, i32 24

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="715" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="10" op_0_bw="1">
<![CDATA[
for.inc97:568 %zext_ln21_9 = zext i1 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln21_9"/></StgValue>
</operation>

<operation id="716" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="10" op_0_bw="10" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc97:569 %tmp_33 = partselect i10 @_ssdm_op_PartSelect.i10.i79.i32.i32, i79 %shl_ln18_4, i32 24, i32 33

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="717" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc97:570 %select_ln18_19 = select i1 %tmp_38, i10 %zext_ln21_9, i10 %tmp_33

]]></Node>
<StgValue><ssdm name="select_ln18_19"/></StgValue>
</operation>

<operation id="718" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc97:571 %sub_ln59_9 = sub i10 0, i10 %select_ln18_19

]]></Node>
<StgValue><ssdm name="sub_ln59_9"/></StgValue>
</operation>

<operation id="719" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc97:572 %select_ln59_9 = select i1 %tmp_37, i10 %sub_ln59_9, i10 %select_ln18_19

]]></Node>
<StgValue><ssdm name="select_ln59_9"/></StgValue>
</operation>

<operation id="720" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="10">
<![CDATA[
for.inc97:573 %zext_ln51_30 = zext i10 %select_ln59_9

]]></Node>
<StgValue><ssdm name="zext_ln51_30"/></StgValue>
</operation>

<operation id="721" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc97:574 %add_ln51_29 = add i12 %zext_ln42, i12 %zext_ln51_30

]]></Node>
<StgValue><ssdm name="add_ln51_29"/></StgValue>
</operation>

<operation id="722" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="14" op_0_bw="12">
<![CDATA[
for.inc97:575 %zext_ln51_31 = zext i12 %add_ln51_29

]]></Node>
<StgValue><ssdm name="zext_ln51_31"/></StgValue>
</operation>

<operation id="723" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="10" op_0_bw="12">
<![CDATA[
for.inc97:576 %trunc_ln51_4 = trunc i12 %add_ln51_29

]]></Node>
<StgValue><ssdm name="trunc_ln51_4"/></StgValue>
</operation>

<operation id="724" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="14" op_0_bw="14" op_1_bw="10" op_2_bw="4">
<![CDATA[
for.inc97:577 %p_shl3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln51_4, i4 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="725" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:578 %add_ln51_30 = add i14 %p_shl3, i14 %zext_ln51_31

]]></Node>
<StgValue><ssdm name="add_ln51_30"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="726" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:64 %bitcast_ln42_9 = bitcast i32 %conv3_weights_load_9

]]></Node>
<StgValue><ssdm name="bitcast_ln42_9"/></StgValue>
</operation>

<operation id="727" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:69 %bitcast_ln42_10 = bitcast i32 %conv3_weights_load_10

]]></Node>
<StgValue><ssdm name="bitcast_ln42_10"/></StgValue>
</operation>

<operation id="728" st_id="17" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:229 %add = fadd i32 %layer3_output_tile_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="729" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:409 %mul_1 = fmul i32 %bitcast_ln42_5, i32 %input_tile_load_5

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="730" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:412 %mul_1_1 = fmul i32 %bitcast_ln42_6, i32 %input_tile_load_6

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="731" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:415 %mul_1_2 = fmul i32 %bitcast_ln42_7, i32 %input_tile_load_7

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="732" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:418 %mul_1_3 = fmul i32 %bitcast_ln42_8, i32 %input_tile_load_8

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="733" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:421 %mul_1_4 = fmul i32 %bitcast_ln42_9, i32 %input_tile_load_9

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="734" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:462 %add_ln51_20 = add i14 %add_ln51_16, i14 %select_ln59_4

]]></Node>
<StgValue><ssdm name="add_ln51_20"/></StgValue>
</operation>

<operation id="735" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:463 %zext_ln51_21 = zext i14 %add_ln51_20

]]></Node>
<StgValue><ssdm name="zext_ln51_21"/></StgValue>
</operation>

<operation id="736" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:464 %input_tile_addr_13 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_21

]]></Node>
<StgValue><ssdm name="input_tile_addr_13"/></StgValue>
</operation>

<operation id="737" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:465 %add_ln51_21 = add i14 %add_ln51_16, i14 %select_ln59_5

]]></Node>
<StgValue><ssdm name="add_ln51_21"/></StgValue>
</operation>

<operation id="738" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:466 %zext_ln51_22 = zext i14 %add_ln51_21

]]></Node>
<StgValue><ssdm name="zext_ln51_22"/></StgValue>
</operation>

<operation id="739" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:467 %input_tile_addr_14 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_22

]]></Node>
<StgValue><ssdm name="input_tile_addr_14"/></StgValue>
</operation>

<operation id="740" st_id="17" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:469 %mul_2 = fmul i32 %bitcast_ln42_10, i32 %input_tile_load_10

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="741" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:471 %input_tile_load_11 = load i14 %input_tile_addr_11

]]></Node>
<StgValue><ssdm name="input_tile_load_11"/></StgValue>
</operation>

<operation id="742" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:474 %input_tile_load_12 = load i14 %input_tile_addr_12

]]></Node>
<StgValue><ssdm name="input_tile_load_12"/></StgValue>
</operation>

<operation id="743" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:477 %input_tile_load_13 = load i14 %input_tile_addr_13

]]></Node>
<StgValue><ssdm name="input_tile_load_13"/></StgValue>
</operation>

<operation id="744" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:480 %input_tile_load_14 = load i14 %input_tile_addr_14

]]></Node>
<StgValue><ssdm name="input_tile_load_14"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="745" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:74 %bitcast_ln42_11 = bitcast i32 %conv3_weights_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln42_11"/></StgValue>
</operation>

<operation id="746" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:79 %bitcast_ln42_12 = bitcast i32 %conv3_weights_load_12

]]></Node>
<StgValue><ssdm name="bitcast_ln42_12"/></StgValue>
</operation>

<operation id="747" st_id="18" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:262 %add_0_1 = fadd i32 %add, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="add_0_1"/></StgValue>
</operation>

<operation id="748" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:415 %mul_1_2 = fmul i32 %bitcast_ln42_7, i32 %input_tile_load_7

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="749" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:418 %mul_1_3 = fmul i32 %bitcast_ln42_8, i32 %input_tile_load_8

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="750" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:421 %mul_1_4 = fmul i32 %bitcast_ln42_9, i32 %input_tile_load_9

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="751" st_id="18" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:469 %mul_2 = fmul i32 %bitcast_ln42_10, i32 %input_tile_load_10

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="752" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:472 %mul_2_1 = fmul i32 %bitcast_ln42_11, i32 %input_tile_load_11

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="753" st_id="18" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:475 %mul_2_2 = fmul i32 %bitcast_ln42_12, i32 %input_tile_load_12

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="754" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:477 %input_tile_load_13 = load i14 %input_tile_addr_13

]]></Node>
<StgValue><ssdm name="input_tile_load_13"/></StgValue>
</operation>

<operation id="755" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:480 %input_tile_load_14 = load i14 %input_tile_addr_14

]]></Node>
<StgValue><ssdm name="input_tile_load_14"/></StgValue>
</operation>

<operation id="756" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:516 %add_ln51_24 = add i14 %add_ln51_23, i14 %select_ln59_1

]]></Node>
<StgValue><ssdm name="add_ln51_24"/></StgValue>
</operation>

<operation id="757" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:517 %zext_ln51_25 = zext i14 %add_ln51_24

]]></Node>
<StgValue><ssdm name="zext_ln51_25"/></StgValue>
</operation>

<operation id="758" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:518 %input_tile_addr_15 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_25

]]></Node>
<StgValue><ssdm name="input_tile_addr_15"/></StgValue>
</operation>

<operation id="759" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:519 %add_ln51_25 = add i14 %add_ln51_23, i14 %select_ln59_2

]]></Node>
<StgValue><ssdm name="add_ln51_25"/></StgValue>
</operation>

<operation id="760" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:520 %zext_ln51_26 = zext i14 %add_ln51_25

]]></Node>
<StgValue><ssdm name="zext_ln51_26"/></StgValue>
</operation>

<operation id="761" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:521 %input_tile_addr_16 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_26

]]></Node>
<StgValue><ssdm name="input_tile_addr_16"/></StgValue>
</operation>

<operation id="762" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:531 %input_tile_load_15 = load i14 %input_tile_addr_15

]]></Node>
<StgValue><ssdm name="input_tile_load_15"/></StgValue>
</operation>

<operation id="763" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:534 %input_tile_load_16 = load i14 %input_tile_addr_16

]]></Node>
<StgValue><ssdm name="input_tile_load_16"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="764" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:84 %bitcast_ln42_13 = bitcast i32 %conv3_weights_load_13

]]></Node>
<StgValue><ssdm name="bitcast_ln42_13"/></StgValue>
</operation>

<operation id="765" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:89 %bitcast_ln42_14 = bitcast i32 %conv3_weights_load_14

]]></Node>
<StgValue><ssdm name="bitcast_ln42_14"/></StgValue>
</operation>

<operation id="766" st_id="19" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:262 %add_0_1 = fadd i32 %add, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="add_0_1"/></StgValue>
</operation>

<operation id="767" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:421 %mul_1_4 = fmul i32 %bitcast_ln42_9, i32 %input_tile_load_9

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="768" st_id="19" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:469 %mul_2 = fmul i32 %bitcast_ln42_10, i32 %input_tile_load_10

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="769" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:472 %mul_2_1 = fmul i32 %bitcast_ln42_11, i32 %input_tile_load_11

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="770" st_id="19" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:475 %mul_2_2 = fmul i32 %bitcast_ln42_12, i32 %input_tile_load_12

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="771" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:478 %mul_2_3 = fmul i32 %bitcast_ln42_13, i32 %input_tile_load_13

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="772" st_id="19" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:481 %mul_2_4 = fmul i32 %bitcast_ln42_14, i32 %input_tile_load_14

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="773" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:522 %add_ln51_26 = add i14 %add_ln51_23, i14 %select_ln59_3

]]></Node>
<StgValue><ssdm name="add_ln51_26"/></StgValue>
</operation>

<operation id="774" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:523 %zext_ln51_27 = zext i14 %add_ln51_26

]]></Node>
<StgValue><ssdm name="zext_ln51_27"/></StgValue>
</operation>

<operation id="775" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:524 %input_tile_addr_17 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_27

]]></Node>
<StgValue><ssdm name="input_tile_addr_17"/></StgValue>
</operation>

<operation id="776" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:525 %add_ln51_27 = add i14 %add_ln51_23, i14 %select_ln59_4

]]></Node>
<StgValue><ssdm name="add_ln51_27"/></StgValue>
</operation>

<operation id="777" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:526 %zext_ln51_28 = zext i14 %add_ln51_27

]]></Node>
<StgValue><ssdm name="zext_ln51_28"/></StgValue>
</operation>

<operation id="778" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:527 %input_tile_addr_18 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_28

]]></Node>
<StgValue><ssdm name="input_tile_addr_18"/></StgValue>
</operation>

<operation id="779" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:528 %add_ln51_28 = add i14 %add_ln51_23, i14 %select_ln59_5

]]></Node>
<StgValue><ssdm name="add_ln51_28"/></StgValue>
</operation>

<operation id="780" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:531 %input_tile_load_15 = load i14 %input_tile_addr_15

]]></Node>
<StgValue><ssdm name="input_tile_load_15"/></StgValue>
</operation>

<operation id="781" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:534 %input_tile_load_16 = load i14 %input_tile_addr_16

]]></Node>
<StgValue><ssdm name="input_tile_load_16"/></StgValue>
</operation>

<operation id="782" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:537 %input_tile_load_17 = load i14 %input_tile_addr_17

]]></Node>
<StgValue><ssdm name="input_tile_load_17"/></StgValue>
</operation>

<operation id="783" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:540 %input_tile_load_18 = load i14 %input_tile_addr_18

]]></Node>
<StgValue><ssdm name="input_tile_load_18"/></StgValue>
</operation>

<operation id="784" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:579 %add_ln51_31 = add i14 %add_ln51_30, i14 %select_ln59_1

]]></Node>
<StgValue><ssdm name="add_ln51_31"/></StgValue>
</operation>

<operation id="785" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:582 %add_ln51_32 = add i14 %add_ln51_30, i14 %select_ln59_2

]]></Node>
<StgValue><ssdm name="add_ln51_32"/></StgValue>
</operation>

<operation id="786" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:585 %add_ln51_33 = add i14 %add_ln51_30, i14 %select_ln59_3

]]></Node>
<StgValue><ssdm name="add_ln51_33"/></StgValue>
</operation>

<operation id="787" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:588 %add_ln51_34 = add i14 %add_ln51_30, i14 %select_ln59_4

]]></Node>
<StgValue><ssdm name="add_ln51_34"/></StgValue>
</operation>

<operation id="788" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc97:591 %add_ln51_35 = add i14 %add_ln51_30, i14 %select_ln59_5

]]></Node>
<StgValue><ssdm name="add_ln51_35"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="789" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:94 %bitcast_ln42_15 = bitcast i32 %conv3_weights_load_15

]]></Node>
<StgValue><ssdm name="bitcast_ln42_15"/></StgValue>
</operation>

<operation id="790" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:99 %bitcast_ln42_16 = bitcast i32 %conv3_weights_load_16

]]></Node>
<StgValue><ssdm name="bitcast_ln42_16"/></StgValue>
</operation>

<operation id="791" st_id="20" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:262 %add_0_1 = fadd i32 %add, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="add_0_1"/></StgValue>
</operation>

<operation id="792" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:472 %mul_2_1 = fmul i32 %bitcast_ln42_11, i32 %input_tile_load_11

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="793" st_id="20" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:475 %mul_2_2 = fmul i32 %bitcast_ln42_12, i32 %input_tile_load_12

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="794" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:478 %mul_2_3 = fmul i32 %bitcast_ln42_13, i32 %input_tile_load_13

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="795" st_id="20" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:481 %mul_2_4 = fmul i32 %bitcast_ln42_14, i32 %input_tile_load_14

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="796" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:529 %zext_ln51_29 = zext i14 %add_ln51_28

]]></Node>
<StgValue><ssdm name="zext_ln51_29"/></StgValue>
</operation>

<operation id="797" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:530 %input_tile_addr_19 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_29

]]></Node>
<StgValue><ssdm name="input_tile_addr_19"/></StgValue>
</operation>

<operation id="798" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:532 %mul_3 = fmul i32 %bitcast_ln42_15, i32 %input_tile_load_15

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="799" st_id="20" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:535 %mul_3_1 = fmul i32 %bitcast_ln42_16, i32 %input_tile_load_16

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="800" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:537 %input_tile_load_17 = load i14 %input_tile_addr_17

]]></Node>
<StgValue><ssdm name="input_tile_load_17"/></StgValue>
</operation>

<operation id="801" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:540 %input_tile_load_18 = load i14 %input_tile_addr_18

]]></Node>
<StgValue><ssdm name="input_tile_load_18"/></StgValue>
</operation>

<operation id="802" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:543 %input_tile_load_19 = load i14 %input_tile_addr_19

]]></Node>
<StgValue><ssdm name="input_tile_load_19"/></StgValue>
</operation>

<operation id="803" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:580 %zext_ln51_32 = zext i14 %add_ln51_31

]]></Node>
<StgValue><ssdm name="zext_ln51_32"/></StgValue>
</operation>

<operation id="804" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:581 %input_tile_addr_20 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_32

]]></Node>
<StgValue><ssdm name="input_tile_addr_20"/></StgValue>
</operation>

<operation id="805" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:594 %input_tile_load_20 = load i14 %input_tile_addr_20

]]></Node>
<StgValue><ssdm name="input_tile_load_20"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="806" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:104 %bitcast_ln42_17 = bitcast i32 %conv3_weights_load_17

]]></Node>
<StgValue><ssdm name="bitcast_ln42_17"/></StgValue>
</operation>

<operation id="807" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:109 %bitcast_ln42_18 = bitcast i32 %conv3_weights_load_18

]]></Node>
<StgValue><ssdm name="bitcast_ln42_18"/></StgValue>
</operation>

<operation id="808" st_id="21" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:262 %add_0_1 = fadd i32 %add, i32 %mul_0_1

]]></Node>
<StgValue><ssdm name="add_0_1"/></StgValue>
</operation>

<operation id="809" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:478 %mul_2_3 = fmul i32 %bitcast_ln42_13, i32 %input_tile_load_13

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="810" st_id="21" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:481 %mul_2_4 = fmul i32 %bitcast_ln42_14, i32 %input_tile_load_14

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="811" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:532 %mul_3 = fmul i32 %bitcast_ln42_15, i32 %input_tile_load_15

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="812" st_id="21" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:535 %mul_3_1 = fmul i32 %bitcast_ln42_16, i32 %input_tile_load_16

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="813" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:538 %mul_3_2 = fmul i32 %bitcast_ln42_17, i32 %input_tile_load_17

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="814" st_id="21" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:541 %mul_3_3 = fmul i32 %bitcast_ln42_18, i32 %input_tile_load_18

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="815" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:543 %input_tile_load_19 = load i14 %input_tile_addr_19

]]></Node>
<StgValue><ssdm name="input_tile_load_19"/></StgValue>
</operation>

<operation id="816" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:583 %zext_ln51_33 = zext i14 %add_ln51_32

]]></Node>
<StgValue><ssdm name="zext_ln51_33"/></StgValue>
</operation>

<operation id="817" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:584 %input_tile_addr_21 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_33

]]></Node>
<StgValue><ssdm name="input_tile_addr_21"/></StgValue>
</operation>

<operation id="818" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:594 %input_tile_load_20 = load i14 %input_tile_addr_20

]]></Node>
<StgValue><ssdm name="input_tile_load_20"/></StgValue>
</operation>

<operation id="819" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:597 %input_tile_load_21 = load i14 %input_tile_addr_21

]]></Node>
<StgValue><ssdm name="input_tile_load_21"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="820" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:114 %bitcast_ln42_19 = bitcast i32 %conv3_weights_load_19

]]></Node>
<StgValue><ssdm name="bitcast_ln42_19"/></StgValue>
</operation>

<operation id="821" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:119 %bitcast_ln42_20 = bitcast i32 %conv3_weights_load_20

]]></Node>
<StgValue><ssdm name="bitcast_ln42_20"/></StgValue>
</operation>

<operation id="822" st_id="22" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:293 %add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="add_0_2"/></StgValue>
</operation>

<operation id="823" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:532 %mul_3 = fmul i32 %bitcast_ln42_15, i32 %input_tile_load_15

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="824" st_id="22" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:535 %mul_3_1 = fmul i32 %bitcast_ln42_16, i32 %input_tile_load_16

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="825" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:538 %mul_3_2 = fmul i32 %bitcast_ln42_17, i32 %input_tile_load_17

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="826" st_id="22" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:541 %mul_3_3 = fmul i32 %bitcast_ln42_18, i32 %input_tile_load_18

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="827" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:544 %mul_3_4 = fmul i32 %bitcast_ln42_19, i32 %input_tile_load_19

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="828" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:586 %zext_ln51_34 = zext i14 %add_ln51_33

]]></Node>
<StgValue><ssdm name="zext_ln51_34"/></StgValue>
</operation>

<operation id="829" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:587 %input_tile_addr_22 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_34

]]></Node>
<StgValue><ssdm name="input_tile_addr_22"/></StgValue>
</operation>

<operation id="830" st_id="22" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:595 %mul_4 = fmul i32 %bitcast_ln42_20, i32 %input_tile_load_20

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="831" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:597 %input_tile_load_21 = load i14 %input_tile_addr_21

]]></Node>
<StgValue><ssdm name="input_tile_load_21"/></StgValue>
</operation>

<operation id="832" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:600 %input_tile_load_22 = load i14 %input_tile_addr_22

]]></Node>
<StgValue><ssdm name="input_tile_load_22"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="833" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:124 %bitcast_ln42_21 = bitcast i32 %conv3_weights_load_21

]]></Node>
<StgValue><ssdm name="bitcast_ln42_21"/></StgValue>
</operation>

<operation id="834" st_id="23" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:293 %add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="add_0_2"/></StgValue>
</operation>

<operation id="835" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:538 %mul_3_2 = fmul i32 %bitcast_ln42_17, i32 %input_tile_load_17

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="836" st_id="23" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:541 %mul_3_3 = fmul i32 %bitcast_ln42_18, i32 %input_tile_load_18

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="837" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:544 %mul_3_4 = fmul i32 %bitcast_ln42_19, i32 %input_tile_load_19

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="838" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:589 %zext_ln51_35 = zext i14 %add_ln51_34

]]></Node>
<StgValue><ssdm name="zext_ln51_35"/></StgValue>
</operation>

<operation id="839" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:590 %input_tile_addr_23 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_35

]]></Node>
<StgValue><ssdm name="input_tile_addr_23"/></StgValue>
</operation>

<operation id="840" st_id="23" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:595 %mul_4 = fmul i32 %bitcast_ln42_20, i32 %input_tile_load_20

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="841" st_id="23" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:598 %mul_4_1 = fmul i32 %bitcast_ln42_21, i32 %input_tile_load_21

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="842" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:600 %input_tile_load_22 = load i14 %input_tile_addr_22

]]></Node>
<StgValue><ssdm name="input_tile_load_22"/></StgValue>
</operation>

<operation id="843" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:603 %input_tile_load_23 = load i14 %input_tile_addr_23

]]></Node>
<StgValue><ssdm name="input_tile_load_23"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="844" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:129 %bitcast_ln42_22 = bitcast i32 %conv3_weights_load_22

]]></Node>
<StgValue><ssdm name="bitcast_ln42_22"/></StgValue>
</operation>

<operation id="845" st_id="24" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:293 %add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="add_0_2"/></StgValue>
</operation>

<operation id="846" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:544 %mul_3_4 = fmul i32 %bitcast_ln42_19, i32 %input_tile_load_19

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="847" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="14">
<![CDATA[
for.inc97:592 %zext_ln51_36 = zext i14 %add_ln51_35

]]></Node>
<StgValue><ssdm name="zext_ln51_36"/></StgValue>
</operation>

<operation id="848" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc97:593 %input_tile_addr_24 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln51_36

]]></Node>
<StgValue><ssdm name="input_tile_addr_24"/></StgValue>
</operation>

<operation id="849" st_id="24" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:595 %mul_4 = fmul i32 %bitcast_ln42_20, i32 %input_tile_load_20

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="850" st_id="24" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:598 %mul_4_1 = fmul i32 %bitcast_ln42_21, i32 %input_tile_load_21

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="851" st_id="24" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:601 %mul_4_2 = fmul i32 %bitcast_ln42_22, i32 %input_tile_load_22

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="852" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:603 %input_tile_load_23 = load i14 %input_tile_addr_23

]]></Node>
<StgValue><ssdm name="input_tile_load_23"/></StgValue>
</operation>

<operation id="853" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:606 %input_tile_load_24 = load i14 %input_tile_addr_24

]]></Node>
<StgValue><ssdm name="input_tile_load_24"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="854" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:134 %bitcast_ln42_23 = bitcast i32 %conv3_weights_load_23

]]></Node>
<StgValue><ssdm name="bitcast_ln42_23"/></StgValue>
</operation>

<operation id="855" st_id="25" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:293 %add_0_2 = fadd i32 %add_0_1, i32 %mul_0_2

]]></Node>
<StgValue><ssdm name="add_0_2"/></StgValue>
</operation>

<operation id="856" st_id="25" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:598 %mul_4_1 = fmul i32 %bitcast_ln42_21, i32 %input_tile_load_21

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="857" st_id="25" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:601 %mul_4_2 = fmul i32 %bitcast_ln42_22, i32 %input_tile_load_22

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="858" st_id="25" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:604 %mul_4_3 = fmul i32 %bitcast_ln42_23, i32 %input_tile_load_23

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="859" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="14">
<![CDATA[
for.inc97:606 %input_tile_load_24 = load i14 %input_tile_addr_24

]]></Node>
<StgValue><ssdm name="input_tile_load_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="860" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
for.inc97:139 %bitcast_ln42_24 = bitcast i32 %conv3_weights_load_24

]]></Node>
<StgValue><ssdm name="bitcast_ln42_24"/></StgValue>
</operation>

<operation id="861" st_id="26" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:326 %add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="add_0_3"/></StgValue>
</operation>

<operation id="862" st_id="26" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:601 %mul_4_2 = fmul i32 %bitcast_ln42_22, i32 %input_tile_load_22

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="863" st_id="26" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:604 %mul_4_3 = fmul i32 %bitcast_ln42_23, i32 %input_tile_load_23

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="864" st_id="26" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:607 %mul_4_4 = fmul i32 %bitcast_ln42_24, i32 %input_tile_load_24

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="865" st_id="27" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:326 %add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="add_0_3"/></StgValue>
</operation>

<operation id="866" st_id="27" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:604 %mul_4_3 = fmul i32 %bitcast_ln42_23, i32 %input_tile_load_23

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="867" st_id="27" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:607 %mul_4_4 = fmul i32 %bitcast_ln42_24, i32 %input_tile_load_24

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="868" st_id="28" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:326 %add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="add_0_3"/></StgValue>
</operation>

<operation id="869" st_id="28" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:607 %mul_4_4 = fmul i32 %bitcast_ln42_24, i32 %input_tile_load_24

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="870" st_id="29" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:326 %add_0_3 = fadd i32 %add_0_2, i32 %mul_0_3

]]></Node>
<StgValue><ssdm name="add_0_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="871" st_id="30" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:359 %add_0_4 = fadd i32 %add_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="add_0_4"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="872" st_id="31" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:359 %add_0_4 = fadd i32 %add_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="add_0_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="873" st_id="32" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:359 %add_0_4 = fadd i32 %add_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="add_0_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="874" st_id="33" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:359 %add_0_4 = fadd i32 %add_0_3, i32 %mul_0_4

]]></Node>
<StgValue><ssdm name="add_0_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="875" st_id="34" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:410 %add_1 = fadd i32 %add_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="876" st_id="35" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:410 %add_1 = fadd i32 %add_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="877" st_id="36" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:410 %add_1 = fadd i32 %add_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="878" st_id="37" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:410 %add_1 = fadd i32 %add_0_4, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="879" st_id="38" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:413 %add_1_1 = fadd i32 %add_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="880" st_id="39" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:413 %add_1_1 = fadd i32 %add_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="881" st_id="40" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:413 %add_1_1 = fadd i32 %add_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="882" st_id="41" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:413 %add_1_1 = fadd i32 %add_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="883" st_id="42" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:416 %add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="884" st_id="43" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:416 %add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="885" st_id="44" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:416 %add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="886" st_id="45" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:416 %add_1_2 = fadd i32 %add_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="887" st_id="46" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:419 %add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="888" st_id="47" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:419 %add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="889" st_id="48" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:419 %add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="890" st_id="49" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:419 %add_1_3 = fadd i32 %add_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="891" st_id="50" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:422 %add_1_4 = fadd i32 %add_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="add_1_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="892" st_id="51" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:422 %add_1_4 = fadd i32 %add_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="add_1_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="893" st_id="52" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:422 %add_1_4 = fadd i32 %add_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="add_1_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="894" st_id="53" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:422 %add_1_4 = fadd i32 %add_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="add_1_4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="895" st_id="54" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:470 %add_2 = fadd i32 %add_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="896" st_id="55" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:470 %add_2 = fadd i32 %add_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="897" st_id="56" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:470 %add_2 = fadd i32 %add_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="898" st_id="57" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:470 %add_2 = fadd i32 %add_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="899" st_id="58" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:473 %add_2_1 = fadd i32 %add_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="900" st_id="59" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:473 %add_2_1 = fadd i32 %add_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="901" st_id="60" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:473 %add_2_1 = fadd i32 %add_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="902" st_id="61" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:473 %add_2_1 = fadd i32 %add_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="903" st_id="62" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:476 %add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="904" st_id="63" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:476 %add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="905" st_id="64" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:476 %add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="906" st_id="65" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:476 %add_2_2 = fadd i32 %add_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="907" st_id="66" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:479 %add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="908" st_id="67" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:479 %add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="909" st_id="68" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:479 %add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="910" st_id="69" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:479 %add_2_3 = fadd i32 %add_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="911" st_id="70" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:482 %add_2_4 = fadd i32 %add_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="add_2_4"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="912" st_id="71" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:482 %add_2_4 = fadd i32 %add_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="add_2_4"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="913" st_id="72" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:482 %add_2_4 = fadd i32 %add_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="add_2_4"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="914" st_id="73" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:482 %add_2_4 = fadd i32 %add_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="add_2_4"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="915" st_id="74" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:533 %add_3 = fadd i32 %add_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="916" st_id="75" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:533 %add_3 = fadd i32 %add_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="917" st_id="76" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:533 %add_3 = fadd i32 %add_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="918" st_id="77" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:533 %add_3 = fadd i32 %add_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="919" st_id="78" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:536 %add_3_1 = fadd i32 %add_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="920" st_id="79" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:536 %add_3_1 = fadd i32 %add_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="921" st_id="80" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:536 %add_3_1 = fadd i32 %add_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="922" st_id="81" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:536 %add_3_1 = fadd i32 %add_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="923" st_id="82" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:539 %add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="924" st_id="83" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:539 %add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="925" st_id="84" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:539 %add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="926" st_id="85" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:539 %add_3_2 = fadd i32 %add_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="927" st_id="86" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:542 %add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="928" st_id="87" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:542 %add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="929" st_id="88" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:542 %add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="930" st_id="89" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:542 %add_3_3 = fadd i32 %add_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="931" st_id="90" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:545 %add_3_4 = fadd i32 %add_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="add_3_4"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="932" st_id="91" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:545 %add_3_4 = fadd i32 %add_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="add_3_4"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="933" st_id="92" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:545 %add_3_4 = fadd i32 %add_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="add_3_4"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="934" st_id="93" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:545 %add_3_4 = fadd i32 %add_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="add_3_4"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="935" st_id="94" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:596 %add_4 = fadd i32 %add_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="936" st_id="95" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:596 %add_4 = fadd i32 %add_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="937" st_id="96" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:596 %add_4 = fadd i32 %add_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="938" st_id="97" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:596 %add_4 = fadd i32 %add_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="939" st_id="98" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:599 %add_4_1 = fadd i32 %add_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add_4_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="940" st_id="99" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:599 %add_4_1 = fadd i32 %add_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add_4_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="941" st_id="100" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:599 %add_4_1 = fadd i32 %add_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add_4_1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="942" st_id="101" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:599 %add_4_1 = fadd i32 %add_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add_4_1"/></StgValue>
</operation>

<operation id="963" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0">
<![CDATA[
for.end99.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="943" st_id="102" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:602 %add_4_2 = fadd i32 %add_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add_4_2"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="944" st_id="103" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:602 %add_4_2 = fadd i32 %add_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add_4_2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="945" st_id="104" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:602 %add_4_2 = fadd i32 %add_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add_4_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="946" st_id="105" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:602 %add_4_2 = fadd i32 %add_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add_4_2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="947" st_id="106" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:605 %add_4_3 = fadd i32 %add_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add_4_3"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="948" st_id="107" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:605 %add_4_3 = fadd i32 %add_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add_4_3"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="949" st_id="108" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:605 %add_4_3 = fadd i32 %add_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add_4_3"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="950" st_id="109" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:605 %add_4_3 = fadd i32 %add_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add_4_3"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="951" st_id="110" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:608 %add_4_4 = fadd i32 %add_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add_4_4"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="952" st_id="111" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:608 %add_4_4 = fadd i32 %add_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add_4_4"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="953" st_id="112" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:608 %add_4_4 = fadd i32 %add_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add_4_4"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="954" st_id="113" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc97:608 %add_4_4 = fadd i32 %add_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add_4_4"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="955" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc97:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="956" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc97:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="957" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc97:141 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="958" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc97:146 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_5_VITIS_LOOP_44_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="959" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc97:156 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="960" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc97:161 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="961" st_id="114" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0">
<![CDATA[
for.inc97:609 %store_ln49 = store i32 %add_4_4, i9 %layer3_output_tile_addr

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="962" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0">
<![CDATA[
for.inc97:617 %br_ln44 = br void %VITIS_LOOP_45_7

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
