Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,85
design__inferred_latch__count,0
design__instance__count,2442
design__instance__area,36487.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0012018891284242272
power__switching__total,0.00035104952985420823
power__leakage__total,0.0000018096397980116308
power__total,0.001554748392663896
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2830712411261259
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.28219760660334026
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10276479957864815
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.834916825974423
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.102765
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,15.526752
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.3258825246339067
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3206594802668399
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6008369527530145
timing__setup__ws__corner:nom_slow_1p08V_125C,9.65189555598805
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.600837
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,9.651896
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.3002073952179806
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.29722972147057036
timing__hold__ws__corner:nom_typ_1p20V_25C,0.279983710807322
timing__setup__ws__corner:nom_typ_1p20V_25C,13.383181164310903
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.279984
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,13.383182
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2830712411261259
clock__skew__worst_setup,0.28219760660334026
timing__hold__ws,0.10276479957864815
timing__setup__ws,9.65189555598805
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.102765
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,9.651896
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,2442
design__instance__area__stdcell,36487.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.607021
design__instance__utilization__stdcell,0.607021
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,174
design__instance__area__class:buffer,1266.45
design__instance__count__class:inverter,29
design__instance__area__class:inverter,159.667
design__instance__count__class:sequential_cell,306
design__instance__area__class:sequential_cell,14435.4
design__instance__count__class:multi_input_combinational_cell,1410
design__instance__area__class:multi_input_combinational_cell,13201.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,470
design__instance__area__class:timing_repair_buffer,6940.08
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,55409.6
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,444.528
design__instance__count__class:clock_inverter,4
design__instance__area__class:clock_inverter,39.9168
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,316
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,0
route__net,2763
route__net__special,2
route__drc_errors__iter:0,1124
route__wirelength__iter:0,61161
route__drc_errors__iter:1,520
route__wirelength__iter:1,60417
route__drc_errors__iter:2,466
route__wirelength__iter:2,60244
route__drc_errors__iter:3,84
route__wirelength__iter:3,59945
route__drc_errors__iter:4,16
route__wirelength__iter:4,59943
route__drc_errors__iter:5,0
route__wirelength__iter:5,59932
route__drc_errors,0
route__wirelength,59932
route__vias,14359
route__vias__singlecut,14359
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,579.57
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,33
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,33
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,33
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,33
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000182459
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000212617
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000957786
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000212617
design_powergrid__voltage__worst,0.0000212617
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000212617
design_powergrid__drop__worst__net:VPWR,0.0000182459
design_powergrid__voltage__worst__net:VGND,0.0000212617
design_powergrid__drop__worst__net:VGND,0.0000212617
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000009680000000000000493697964454309357051897677592933177947998046875
ir__drop__worst,0.00001819999999999999854114092479040465377693180926144123077392578125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
