make[2]: Entering directory `/home/ohbk4/Desktop/caravel_user_project/verilog/dv/wb_port'
make[2]: *** No rule to make target `wb_port.hex', needed by `wb_port.vvp'.  Stop.
make[2]: Leaving directory `/home/ohbk4/Desktop/caravel_user_project/verilog/dv/wb_port'
