
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version V-2023.12 for linux64 - Nov 27, 2023 

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sat Mar 16 12:05:32 2024
Hostname:           elc-p07-2088-05-lnx
CPU Model:          Intel(R) Core(TM) i7-7700 CPU @ 3.60GHz
CPU Details:        Cores = 8 : Sockets = 1 : Cache Size = 8192 KB : Freq = 4.20 GHz
OS:                 Linux 3.10.0-1160.108.1.el7.x86_64
RAM:                 31 GB (Free  19 GB)
Swap:                 8 GB (Free   8 GB)
Work Filesystem:    /home mounted to /dev/mapper/centos-home
Tmp Filesystem:     / mounted to /dev/mapper/centos-root
Work Disk:          181 GB (Free  31 GB)
Tmp Disk:           296 GB (Free  40 GB)

CPU Load: 3%, Ram Free: 19 GB, Swap Free: 8 GB, Work Disk Free: 31 GB, Tmp Disk Free: 40 GB
dc_shell> source ../syn.tcl
Running PRESTO HDLC
Compiling source file ../RTL/pit_top.v
Opening include file ../RTL/pit_count.v
Opening include file ../RTL/pit_prescale.v
Opening include file ../RTL/pit_regs.v
Opening include file ../RTL/pit_wb_bus.v
Warning:  ../RTL/pit_top.v:109: the undeclared symbol 'pit_ien' assumed to have the default net type, which is 'wire'. (VER-936)
Presto compilation completed successfully.
Loading db file '/home/vlsi/Desktop/dont_deleteee_sec16_solyman/digital_labs/ASIC_project/StandardCell/SAED90nm_EDK_10072017/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max_lth.db'
Loading db file '/eda/synopsys/syn/V-2023.12/libraries/syn/gtech.db'
Loading db file '/eda/synopsys/syn/V-2023.12/libraries/syn/standard.sldb'
  Loading link library 'saed90nm_max_lth'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (pit_top)
Elaborated 1 design.
Current design is now 'pit_top'.
Information: Building the design 'pit_wb_bus' instantiated from design 'pit_top' with
	the parameters "ARST_LVL=1'h0,SINGLE_CYCLE=1'h0,DWIDTH=16". (HDL-193)

Statistics for case statements in always block at line 109 in file
	'../RTL/pit_wb_bus.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           110            |    auto/user     |
===============================================

Statistics for case statements in always block at line 126 in file
	'../RTL/pit_wb_bus.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           130            |    auto/user     |
===============================================

Inferred memory devices in process
	in routine pit_wb_bus_0_16_0 line 94 in file
		'../RTL/pit_wb_bus.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| bus_wait_state_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pit_wb_bus_0_16_0 line 104 in file
		'../RTL/pit_wb_bus.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   addr_latch_reg    | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pit_wb_bus_0_16_0)
Information: Building the design 'pit_regs' instantiated from design 'pit_top' with
	the parameters "ARST_LVL=1'h0,COUNT_SIZE=16,NO_PRESCALE=1'h0,DWIDTH=16". (HDL-193)

Statistics for case statements in always block at line 78 in file
	'../RTL/pit_regs.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            98            |    auto/user     |
===============================================

Inferred memory devices in process
	in routine pit_regs_0_16_0_16 line 78 in file
		'../RTL/pit_regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mod_value_reg    | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    pit_slave_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pit_pre_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   cnt_sync_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pit_ien_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   pit_flg_clr_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pit_regs_0_16_0_16 line 126 in file
		'../RTL/pit_regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pit_irq_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pit_regs_0_16_0_16)
Information: Building the design 'pit_prescale' instantiated from design 'pit_top' with
	the parameters "COUNT_SIZE=15,DECADE_CNTR=1'h1,NO_PRESCALE=1'h0". (HDL-193)

Statistics for case statements in always block at line 68 in file
	'../RTL/pit_prescale.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            70            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine pit_prescale_15_1_0 line 114 in file
		'../RTL/pit_prescale.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cnt_n_reg      | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
|      cnt_n_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pit_prescale_15_1_0)
Information: Building the design 'pit_count' instantiated from design 'pit_top' with
	the parameters "COUNT_SIZE=16". (HDL-193)

Inferred memory devices in process
	in routine pit_count_COUNT_SIZE16 line 70 in file
		'../RTL/pit_count.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cnt_n_reg      | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|      cnt_n_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pit_count_COUNT_SIZE16 line 79 in file
		'../RTL/pit_count.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cnt_flag_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine pit_count_COUNT_SIZE16 line 88 in file
		'../RTL/pit_count.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pit_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (pit_count_COUNT_SIZE16)
Current design is 'pit_top'.
 
****************************************
check_design summary:
Version:     V-2023.12
Date:        Sat Mar 16 12:05:49 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     23
    Unconnected ports (LINT-28)                                    21
    Feedthrough (LINT-29)                                           2

Cells                                                              13
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                          8
    Nets connected to multiple pins on same cell (LINT-33)          2
    Hier pins without driver and load (LINT-60)                     1
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

Error: could not open script file "./cons/cons.tcl" (CMD-015)

  Linking design 'pit_top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (5 designs)               /home/vlsi/Desktop/dont_deleteee_sec16_solyman/digital_labs/ASIC_project/syn/pit_top.db, etc
  saed90nm_max_lth (library)  /home/vlsi/Desktop/dont_deleteee_sec16_solyman/digital_labs/ASIC_project/StandardCell/SAED90nm_EDK_10072017/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max_lth.db

CPU Load: 2%, Ram Free: 19 GB, Swap Free: 8 GB, Work Disk Free: 31 GB, Tmp Disk Free: 40 GB
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | V-2023.12-DWBB_202312.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 361                                    |
| Number of User Hierarchies                              | 4                                      |
| Sequential Cell Count                                   | 62                                     |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 1                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 101                                    |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all                                   |
====================================================================================================

Information: There are 36 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'pit_count_COUNT_SIZE16'
  Processing 'pit_prescale_15_1_0'
  Processing 'pit_regs_0_16_0_16'
  Processing 'pit_wb_bus_0_16_0'
  Processing 'pit_top'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'pit_top' has no optimization constraints set. (OPT-108)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'pit_count_COUNT_SIZE16_DW01_inc_0_DW01_inc_1'
  Processing 'pit_count_COUNT_SIZE16_DW01_cmp6_0'
  Processing 'pit_prescale_15_1_0_DW01_inc_0_DW01_inc_2'
  Processing 'pit_prescale_15_1_0_DW02_mult_0'
  Processing 'pit_prescale_15_1_0_DW01_cmp6_0_DW01_cmp6_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'pit_count_COUNT_SIZE16'
  Mapping 'pit_count_COUNT_SIZE16'
  Structuring 'pit_prescale_15_1_0'
  Mapping 'pit_prescale_15_1_0'
  Structuring 'pit_regs_0_16_0_16'
  Mapping 'pit_regs_0_16_0_16'
  Structuring 'pit_wb_bus_0_16_0'
  Mapping 'pit_wb_bus_0_16_0'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4464.2      0.00       0.0     175.6                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4464.2      0.00       0.0     175.6                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    4464.2      0.00       0.0     175.6                          
    0:00:02    4473.4      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    4473.4      0.00       0.0       0.0                          
    0:00:02    4473.4      0.00       0.0       0.0                          
    0:00:02    4357.3      0.00       0.0       0.0                          
    0:00:02    4351.8      0.00       0.0       0.0                          
    0:00:02    4351.8      0.00       0.0       0.0                          
    0:00:02    4351.8      0.00       0.0       0.0                          
    0:00:02    4351.8      0.00       0.0       0.0                          
    0:00:02    4351.8      0.00       0.0       0.0                          
    0:00:02    4351.8      0.00       0.0       0.0                          
    0:00:02    4351.8      0.00       0.0       0.0                          
    0:00:02    4351.8      0.00       0.0       0.0                          
    0:00:02    4351.8      0.00       0.0       0.0                          
Loading db file '/home/vlsi/Desktop/dont_deleteee_sec16_solyman/digital_labs/ASIC_project/StandardCell/SAED90nm_EDK_10072017/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max_lth.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 2%, Ram Free: 19 GB, Swap Free: 8 GB, Work Disk Free: 31 GB, Tmp Disk Free: 40 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Writing verilog file '/home/vlsi/Desktop/dont_deleteee_sec16_solyman/digital_labs/ASIC_project/syn/output/pit_top.v'.
Writing ddc file 'output/pit_top.ddc'.

Memory usage for this session 133 Mbytes.
Memory usage for this session including child processes 133 Mbytes.
CPU usage for this session 4 seconds ( 0.00 hours ).
Elapsed time for this session 21 seconds ( 0.01 hours ).

Thank you...
