// Seed: 2444290803
module module_0 (
    input  tri  id_0,
    output tri1 id_1,
    id_3
);
  assign module_1.type_15 = 0;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wire id_5,
    input supply0 id_6,
    id_11,
    input wire id_7,
    input wor id_8,
    input supply0 id_9,
    id_12
);
  assign id_4 = -1 * 1'h0;
  bufif1 primCall (id_4, id_2, id_8);
  wire id_13;
  module_0 modCall_1 (
      id_0,
      id_4
  );
endmodule
