<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p325" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_325{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_325{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_325{left:551px;bottom:1141px;letter-spacing:-0.14px;}
#t4_325{left:70px;bottom:1084px;}
#t5_325{left:96px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t6_325{left:96px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#t7_325{left:354px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#t8_325{left:96px;bottom:1054px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t9_325{left:70px;bottom:1028px;}
#ta_325{left:96px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tb_325{left:96px;bottom:1014px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tc_325{left:96px;bottom:998px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#td_325{left:96px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#te_325{left:70px;bottom:954px;}
#tf_325{left:96px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_325{left:96px;bottom:941px;letter-spacing:-0.16px;word-spacing:-0.92px;}
#th_325{left:96px;bottom:924px;letter-spacing:-0.19px;word-spacing:-0.34px;}
#ti_325{left:96px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#tj_325{left:96px;bottom:891px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_325{left:70px;bottom:864px;}
#tl_325{left:96px;bottom:868px;letter-spacing:-0.16px;word-spacing:-0.79px;}
#tm_325{left:96px;bottom:851px;letter-spacing:-0.15px;word-spacing:-1.4px;}
#tn_325{left:375px;bottom:851px;letter-spacing:-0.15px;word-spacing:-1.39px;}
#to_325{left:96px;bottom:834px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tp_325{left:70px;bottom:808px;}
#tq_325{left:96px;bottom:811px;letter-spacing:-0.16px;word-spacing:-0.53px;}
#tr_325{left:96px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#ts_325{left:96px;bottom:778px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tt_325{left:70px;bottom:751px;}
#tu_325{left:96px;bottom:755px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#tv_325{left:96px;bottom:738px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#tw_325{left:373px;bottom:738px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#tx_325{left:96px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ty_325{left:70px;bottom:695px;}
#tz_325{left:96px;bottom:698px;letter-spacing:-0.16px;word-spacing:-0.91px;}
#t10_325{left:96px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t11_325{left:96px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t12_325{left:70px;bottom:638px;}
#t13_325{left:96px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#t14_325{left:555px;bottom:648px;}
#t15_325{left:566px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_325{left:96px;bottom:625px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t17_325{left:96px;bottom:608px;letter-spacing:-0.21px;word-spacing:-0.42px;}
#t18_325{left:70px;bottom:584px;letter-spacing:-0.22px;word-spacing:-0.37px;}
#t19_325{left:70px;bottom:559px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1a_325{left:70px;bottom:491px;letter-spacing:0.15px;}
#t1b_325{left:151px;bottom:491px;letter-spacing:0.21px;word-spacing:-0.03px;}
#t1c_325{left:70px;bottom:466px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1d_325{left:70px;bottom:449px;letter-spacing:-0.2px;word-spacing:-0.51px;}
#t1e_325{left:70px;bottom:432px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t1f_325{left:610px;bottom:432px;letter-spacing:-0.17px;word-spacing:-0.93px;}
#t1g_325{left:699px;bottom:432px;letter-spacing:-0.15px;word-spacing:-0.9px;}
#t1h_325{left:70px;bottom:415px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#t1i_325{left:70px;bottom:399px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1j_325{left:70px;bottom:374px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1k_325{left:70px;bottom:348px;}
#t1l_325{left:96px;bottom:351px;letter-spacing:-0.13px;}
#t1m_325{left:126px;bottom:351px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1n_325{left:229px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_325{left:96px;bottom:334px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#t1p_325{left:96px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1q_325{left:70px;bottom:291px;}
#t1r_325{left:96px;bottom:295px;letter-spacing:-0.13px;}
#t1s_325{left:126px;bottom:295px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t1t_325{left:235px;bottom:295px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1u_325{left:96px;bottom:278px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1v_325{left:70px;bottom:252px;}
#t1w_325{left:96px;bottom:255px;letter-spacing:-0.13px;}
#t1x_325{left:126px;bottom:255px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#t1y_325{left:251px;bottom:255px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t1z_325{left:96px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t20_325{left:96px;bottom:221px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#t21_325{left:96px;bottom:205px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t22_325{left:96px;bottom:188px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t23_325{left:70px;bottom:133px;letter-spacing:-0.14px;}
#t24_325{left:92px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.22px;}
#t25_325{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_325{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_325{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_325{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_325{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_325{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_325{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_325{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_325{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts325" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg325Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg325" style="-webkit-user-select: none;"><object width="935" height="1210" data="325/325.svg" type="image/svg+xml" id="pdf325" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_325" class="t s1_325">Vol. 1 </span><span id="t2_325" class="t s1_325">13-7 </span>
<span id="t3_325" class="t s2_325">MANAGING STATE USING THE XSAVE FEATURE SET </span>
<span id="t4_325" class="t s3_325">• </span><span id="t5_325" class="t s4_325">IA32_XSS[8] is associated with PT state (see Section 13.5.6). Software can use XSAVES and XRSTORS to </span>
<span id="t6_325" class="t s4_325">manage PT state only if IA32_XSS[8] </span><span id="t7_325" class="t s4_325">= 1. The value of IA32_XSS[8] does not determine whether software can </span>
<span id="t8_325" class="t s4_325">use Intel Processor Trace (the feature can be used even if IA32_XSS[8] = 0). </span>
<span id="t9_325" class="t s3_325">• </span><span id="ta_325" class="t s4_325">IA32_XSS[10] is associated with PASID state (see Section 13.5.8). Software can use the XSAVES and </span>
<span id="tb_325" class="t s4_325">XRSTORS to manage PASID state only if IA32_XSS[10] = 1. The value of IA32_XSS[10] does not determine </span>
<span id="tc_325" class="t s4_325">whether software can use the ENQCMD instruction, which uses the IA32_PASID MSR. (ENQCMD can be used </span>
<span id="td_325" class="t s4_325">even if IA32_XSS[10] is 0.) </span>
<span id="te_325" class="t s3_325">• </span><span id="tf_325" class="t s4_325">IA32_XSS[12:11] are associated with CET state (see Section 13.5.9), IA32_XSS[11] with CET_U state and </span>
<span id="tg_325" class="t s4_325">IA32_XSS[12] with CET_S state. Software can use the XSAVES and XRSTORS to manage CET_U state (respec- </span>
<span id="th_325" class="t s4_325">tively, CET_S state) only if IA32_XSS[11] = 1 (respectively, IA32_XSS[12] = 1). The value of </span>
<span id="ti_325" class="t s4_325">IA32_XSS[12:11] does not determine whether software can use CET (the feature can be used even if either of </span>
<span id="tj_325" class="t s4_325">IA32_XSS[12:11] is 0). </span>
<span id="tk_325" class="t s3_325">• </span><span id="tl_325" class="t s4_325">IA32_XSS[13] is associated with HDC state (see Section 13.5.10). Software can use XSAVES and XRSTORS to </span>
<span id="tm_325" class="t s4_325">manage HDC state only if IA32_XSS[13] </span><span id="tn_325" class="t s4_325">= 1. The value of IA32_XSS[13] does not determine whether software </span>
<span id="to_325" class="t s4_325">can use hardware duty cycling (the feature can be used even if IA32_XSS[13] = 0). </span>
<span id="tp_325" class="t s3_325">• </span><span id="tq_325" class="t s4_325">IA32_XSS[14] is associated with UINTR state (see Section 13.5.11). Software can use XSAVES and XRSTORS </span>
<span id="tr_325" class="t s4_325">to manage UINTR state only if IA32_XSS[14] = 1. The value of IA32_XSS[14] does not determine whether </span>
<span id="ts_325" class="t s4_325">software can use user interrupts (the feature can be used even if IA32_XSS[14] = 0). </span>
<span id="tt_325" class="t s3_325">• </span><span id="tu_325" class="t s4_325">IA32_XSS[15] is associated with LBR state (see Section 13.5.12). Software can use XSAVES and XRSTORS to </span>
<span id="tv_325" class="t s4_325">manage LBR state only if IA32_XSS[15] </span><span id="tw_325" class="t s4_325">= 1. The value of IA32_XSS[15] does not determine whether software </span>
<span id="tx_325" class="t s4_325">can use LBRs (the feature can be used even if IA32_XSS[15] = 0). </span>
<span id="ty_325" class="t s3_325">• </span><span id="tz_325" class="t s4_325">IA32_XSS[16] is associated with HWP state (see Section 13.5.13). Software can use XSAVES and XRSTORS to </span>
<span id="t10_325" class="t s4_325">manage HWP state only if IA32_XSS[16] = 1. The value of IA32_XSS[16] does not determine whether </span>
<span id="t11_325" class="t s4_325">software can use hardware P-states (the feature can be used even if IA32_XSS[16] = 0). </span>
<span id="t12_325" class="t s3_325">• </span><span id="t13_325" class="t s4_325">IA32_XSS[63:17], IA32_XSS[9] and IA32_XSS[7:0] are reserved. </span>
<span id="t14_325" class="t s5_325">1 </span>
<span id="t15_325" class="t s4_325">Executing the WRMSR instruction causes </span>
<span id="t16_325" class="t s4_325">a general-protection fault (#GP) if ECX = DA0H and any corresponding bit in EDX:EAX is not 0. These bits in </span>
<span id="t17_325" class="t s4_325">XCR0 are all 0 coming out of RESET. </span>
<span id="t18_325" class="t s4_325">The IA32_XSS MSR is 0 coming out of RESET. </span>
<span id="t19_325" class="t s4_325">There is no mechanism by which software operating with CPL &gt; 0 can discover the value of the IA32_XSS MSR. </span>
<span id="t1a_325" class="t s6_325">13.4 </span><span id="t1b_325" class="t s6_325">XSAVE AREA </span>
<span id="t1c_325" class="t s4_325">The XSAVE feature set includes instructions that save and restore the XSAVE-managed state components to and </span>
<span id="t1d_325" class="t s4_325">from memory: XSAVE, XSAVEOPT, XSAVEC, and XSAVES (for saving); and XRSTOR and XRSTORS (for restoring). </span>
<span id="t1e_325" class="t s4_325">The processor organizes the state components in a region of memory called an </span><span id="t1f_325" class="t s7_325">XSAVE area</span><span id="t1g_325" class="t s4_325">. Each of the save and </span>
<span id="t1h_325" class="t s4_325">restore instructions takes a memory operand that specifies the 64-byte aligned base address of the XSAVE area on </span>
<span id="t1i_325" class="t s4_325">which it operates. </span>
<span id="t1j_325" class="t s4_325">Every XSAVE area has the following format: </span>
<span id="t1k_325" class="t s3_325">• </span><span id="t1l_325" class="t s4_325">The </span><span id="t1m_325" class="t s7_325">legacy region</span><span id="t1n_325" class="t s4_325">. The legacy region of an XSAVE area comprises the 512 bytes starting at the area’s base </span>
<span id="t1o_325" class="t s4_325">address. It is used to manage the state components for x87 state and SSE state. The legacy region is described </span>
<span id="t1p_325" class="t s4_325">in more detail in Section 13.4.1. </span>
<span id="t1q_325" class="t s3_325">• </span><span id="t1r_325" class="t s4_325">The </span><span id="t1s_325" class="t s7_325">XSAVE header</span><span id="t1t_325" class="t s4_325">. The XSAVE header of an XSAVE area comprises the 64 bytes starting at an offset of 512 </span>
<span id="t1u_325" class="t s4_325">bytes from the area’s base address. The XSAVE header is described in more detail in Section 13.4.2. </span>
<span id="t1v_325" class="t s3_325">• </span><span id="t1w_325" class="t s4_325">The </span><span id="t1x_325" class="t s7_325">extended region</span><span id="t1y_325" class="t s4_325">. The extended region of an XSAVE area starts at an offset of 576 bytes from the area’s </span>
<span id="t1z_325" class="t s4_325">base address. It is used to manage the state components other than those for x87 state and SSE state. The </span>
<span id="t20_325" class="t s4_325">extended region is described in more detail in Section 13.4.3. The size of the extended region is determined by </span>
<span id="t21_325" class="t s4_325">which state components the processor supports and which bits have been set in XCR0 and IA32_XSS (see </span>
<span id="t22_325" class="t s4_325">Section 13.3). </span>
<span id="t23_325" class="t s8_325">1. </span><span id="t24_325" class="t s8_325">Bit 9 and bits 7:0 correspond to user state components. Since bits can be set in the IA32_XSS MSR only for supervisor state compo- </span>
<span id="t25_325" class="t s8_325">nents, those bits of the MSR must be 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
