`timescale 1ns / 1ps

module NPC (
    input  wire [ 1:0]  op,
    input  wire [31:0]  pc,
    input  wire [31:0]  offset,
    input  wire [31:0]  alu_c,
    input  wire         br,
    
    output reg  [31:0]  npc,
    output wire [31:0]  pc4
);

    assign pc4 = pc + 32'h4;

    always @(*) begin
        case (op)
            `NPC_PC4: npc = pc4;
            `NPC_NXT: npc = alu_c;
            `NPC_BRA: npc = br ? pc + offset : pc4;
            `NPC_JMP: npc = pc + offset;
            default:  npc = pc4;
        endcase
    end
    
endmodule
