Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/griseous/memory/work/blockmemory16kxl_tb_isim_beh.exe -prj /home/griseous/memory/work/blockmemory16kxl_tb_beh.prj work.blockmemory16kxl_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/griseous/memory/work/../ipcore_dir/blockmemory16kxl.v" into library work
Analyzing Verilog file "/home/griseous/memory/work/../blockmemory16kxl_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95876 KB
Fuse CPU Usage: 930 ms
Compiling module BLK_MEM_GEN_V6_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V6_3_softecc_output_...
Compiling module BLK_MEM_GEN_V6_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V6_3(C_FAMILY="spart...
Compiling module blockmemory16kxl
Compiling module blockmemory16kxl_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable /home/griseous/memory/work/blockmemory16kxl_tb_isim_beh.exe
Fuse Memory Usage: 1183680 KB
Fuse CPU Usage: 990 ms
GCC CPU Usage: 870 ms
