/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [7:0] celloutsig_0_11z;
  wire [19:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [16:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  reg [6:0] celloutsig_0_5z;
  wire celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [2:0] celloutsig_0_6z;
  reg [17:0] celloutsig_0_7z;
  wire [22:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_64z = !(celloutsig_0_15z[12] ? celloutsig_0_33z : celloutsig_0_14z[3]);
  assign celloutsig_1_0z = !(in_data[170] ? in_data[147] : in_data[103]);
  assign celloutsig_1_5z = !(celloutsig_1_4z ? celloutsig_1_3z : celloutsig_1_4z);
  assign celloutsig_1_18z = !(celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_6z);
  assign celloutsig_0_16z = !(celloutsig_0_1z[2] ? celloutsig_0_8z[20] : celloutsig_0_7z[15]);
  assign celloutsig_0_18z = !(celloutsig_0_0z ? celloutsig_0_3z : in_data[52]);
  assign celloutsig_0_19z = !(celloutsig_0_8z[20] ? celloutsig_0_17z : celloutsig_0_6z[2]);
  assign celloutsig_0_20z = !(in_data[17] ? celloutsig_0_8z[16] : celloutsig_0_15z[7]);
  assign celloutsig_0_23z = !(celloutsig_0_2z ? celloutsig_0_8z[8] : celloutsig_0_0z);
  assign celloutsig_0_33z = { celloutsig_0_4z[7:3], celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_28z, celloutsig_0_27z, celloutsig_0_13z } == { in_data[69:44], celloutsig_0_9z };
  assign celloutsig_1_1z = { in_data[126], celloutsig_1_0z, celloutsig_1_0z } == in_data[169:167];
  assign celloutsig_1_4z = { in_data[152:146], celloutsig_1_1z } == { in_data[174:169], celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_19z = { in_data[128:120], celloutsig_1_12z, celloutsig_1_8z } == { in_data[121], celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_18z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_10z };
  assign celloutsig_0_27z = celloutsig_0_4z[9:4] !== { celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_0z };
  assign celloutsig_0_35z = { celloutsig_0_5z[3:2], celloutsig_0_0z } !== celloutsig_0_11z[2:0];
  assign celloutsig_1_2z = in_data[133:128] !== { in_data[169:165], celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[186:174], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } !== { in_data[113:97], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_13z = { celloutsig_1_8z, celloutsig_1_3z } !== { celloutsig_1_7z[2:1], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_22z = { celloutsig_0_5z[2:1], celloutsig_0_6z } !== { celloutsig_0_5z[4:1], celloutsig_0_13z };
  assign celloutsig_0_26z = in_data[94:83] !== { celloutsig_0_25z[10:1], celloutsig_0_24z, celloutsig_0_23z };
  assign celloutsig_0_63z = celloutsig_0_35z & celloutsig_0_19z;
  assign celloutsig_1_3z = in_data[134] & celloutsig_1_1z;
  assign celloutsig_1_10z = celloutsig_1_5z & celloutsig_1_6z;
  assign celloutsig_1_12z = celloutsig_1_2z & celloutsig_1_7z[5];
  assign celloutsig_0_17z = celloutsig_0_7z[10] & celloutsig_0_8z[4];
  assign celloutsig_0_4z = { in_data[70:62], celloutsig_0_2z } >> { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_7z = in_data[182:176] >> { in_data[102:99], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z } >> { celloutsig_1_7z[3:2], celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[94:90], celloutsig_0_7z } >> { celloutsig_0_4z[7:2], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_11z = { celloutsig_0_7z[6:0], celloutsig_0_3z } >> { celloutsig_0_8z[16:12], celloutsig_0_6z };
  assign celloutsig_0_21z = { celloutsig_0_5z[1], celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_20z } >> in_data[48:45];
  assign celloutsig_0_6z = celloutsig_0_4z[7:5] >>> celloutsig_0_1z;
  assign celloutsig_0_12z = { celloutsig_0_5z[6], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z } >>> { celloutsig_0_7z[6], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_5z[2:1], celloutsig_0_1z, celloutsig_0_9z } >>> { celloutsig_0_6z[0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_15z = { celloutsig_0_11z[6:1], celloutsig_0_1z, celloutsig_0_14z } >>> in_data[84:70];
  assign celloutsig_0_25z = { celloutsig_0_6z[1:0], celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_5z } >>> { celloutsig_0_15z[13:7], celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_11z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_5z = 7'h00;
    else if (clkin_data[32]) celloutsig_0_5z = celloutsig_0_4z[7:1];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_7z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_7z = { in_data[25], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_1z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[86] & in_data[82]) | (in_data[53] & in_data[24]));
  assign celloutsig_0_2z = ~((celloutsig_0_0z & in_data[63]) | (celloutsig_0_0z & celloutsig_0_1z[2]));
  assign celloutsig_0_28z = ~((celloutsig_0_5z[2] & celloutsig_0_14z[2]) | (celloutsig_0_19z & in_data[18]));
  assign celloutsig_0_3z = ~((celloutsig_0_1z[2] & celloutsig_0_1z[2]) | (celloutsig_0_1z[0] & celloutsig_0_1z[0]));
  assign celloutsig_0_9z = ~((celloutsig_0_4z[0] & celloutsig_0_5z[6]) | (celloutsig_0_8z[12] & celloutsig_0_7z[12]));
  assign celloutsig_0_13z = ~((celloutsig_0_0z & celloutsig_0_9z) | (celloutsig_0_6z[1] & celloutsig_0_12z[13]));
  assign celloutsig_0_24z = ~((celloutsig_0_0z & celloutsig_0_17z) | (celloutsig_0_23z & celloutsig_0_20z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
