part=xc7s50csga324-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.top=array_summer
syn.file=./array_summer.cpp
vivado.rtl=verilog