
9. Alarm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f54  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001d8  080060e4  080060e4  000160e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062bc  080062bc  00020110  2**0
                  CONTENTS
  4 .ARM          00000008  080062bc  080062bc  000162bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062c4  080062c4  00020110  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062c4  080062c4  000162c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080062c8  080062c8  000162c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000110  20000000  080062cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020110  2**0
                  CONTENTS
 10 .bss          000001c4  20000110  20000110  00020110  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002d4  200002d4  00020110  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e099  00000000  00000000  00020140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b9c  00000000  00000000  0002e1d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e08  00000000  00000000  00030d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c60  00000000  00000000  00031b80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022032  00000000  00000000  000327e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000123b4  00000000  00000000  00054812  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c882d  00000000  00000000  00066bc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012f3f3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003864  00000000  00000000  0012f444  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000110 	.word	0x20000110
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080060cc 	.word	0x080060cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000114 	.word	0x20000114
 80001cc:	080060cc 	.word	0x080060cc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <_7SEG_GPIO_Init>:
#include "7seg.h"

void _7SEG_GPIO_Init()
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b08a      	sub	sp, #40	; 0x28
 8000578:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOA,D,E Periph clock enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800057a:	2300      	movs	r3, #0
 800057c:	613b      	str	r3, [r7, #16]
 800057e:	4b6b      	ldr	r3, [pc, #428]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 8000580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000582:	4a6a      	ldr	r2, [pc, #424]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 8000584:	f043 0301 	orr.w	r3, r3, #1
 8000588:	6313      	str	r3, [r2, #48]	; 0x30
 800058a:	4b68      	ldr	r3, [pc, #416]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 800058c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800058e:	f003 0301 	and.w	r3, r3, #1
 8000592:	613b      	str	r3, [r7, #16]
 8000594:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000596:	2300      	movs	r3, #0
 8000598:	60fb      	str	r3, [r7, #12]
 800059a:	4b64      	ldr	r3, [pc, #400]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 800059c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800059e:	4a63      	ldr	r2, [pc, #396]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005a0:	f043 0304 	orr.w	r3, r3, #4
 80005a4:	6313      	str	r3, [r2, #48]	; 0x30
 80005a6:	4b61      	ldr	r3, [pc, #388]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005aa:	f003 0304 	and.w	r3, r3, #4
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80005b2:	2300      	movs	r3, #0
 80005b4:	60bb      	str	r3, [r7, #8]
 80005b6:	4b5d      	ldr	r3, [pc, #372]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ba:	4a5c      	ldr	r2, [pc, #368]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005bc:	f043 0308 	orr.w	r3, r3, #8
 80005c0:	6313      	str	r3, [r2, #48]	; 0x30
 80005c2:	4b5a      	ldr	r3, [pc, #360]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	f003 0308 	and.w	r3, r3, #8
 80005ca:	60bb      	str	r3, [r7, #8]
 80005cc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80005ce:	2300      	movs	r3, #0
 80005d0:	607b      	str	r3, [r7, #4]
 80005d2:	4b56      	ldr	r3, [pc, #344]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d6:	4a55      	ldr	r2, [pc, #340]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005d8:	f043 0310 	orr.w	r3, r3, #16
 80005dc:	6313      	str	r3, [r2, #48]	; 0x30
 80005de:	4b53      	ldr	r3, [pc, #332]	; (800072c <_7SEG_GPIO_Init+0x1b8>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	f003 0310 	and.w	r3, r3, #16
 80005e6:	607b      	str	r3, [r7, #4]
 80005e8:	687b      	ldr	r3, [r7, #4]

	//Digit1
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_A;
 80005ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80005ee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005f0:	2301      	movs	r3, #1
 80005f2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f4:	2300      	movs	r3, #0
 80005f6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f8:	2300      	movs	r3, #0
 80005fa:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIO_DGT1_A, &GPIO_InitStruct);
 80005fc:	f107 0314 	add.w	r3, r7, #20
 8000600:	4619      	mov	r1, r3
 8000602:	484b      	ldr	r0, [pc, #300]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000604:	f003 f9cc 	bl	80039a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_B;
 8000608:	f44f 7380 	mov.w	r3, #256	; 0x100
 800060c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_B, &GPIO_InitStruct);
 800060e:	f107 0314 	add.w	r3, r7, #20
 8000612:	4619      	mov	r1, r3
 8000614:	4847      	ldr	r0, [pc, #284]	; (8000734 <_7SEG_GPIO_Init+0x1c0>)
 8000616:	f003 f9c3 	bl	80039a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_C;
 800061a:	2340      	movs	r3, #64	; 0x40
 800061c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_C, &GPIO_InitStruct);
 800061e:	f107 0314 	add.w	r3, r7, #20
 8000622:	4619      	mov	r1, r3
 8000624:	4842      	ldr	r0, [pc, #264]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000626:	f003 f9bb 	bl	80039a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_D;
 800062a:	2320      	movs	r3, #32
 800062c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_D, &GPIO_InitStruct);
 800062e:	f107 0314 	add.w	r3, r7, #20
 8000632:	4619      	mov	r1, r3
 8000634:	483e      	ldr	r0, [pc, #248]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 8000636:	f003 f9b3 	bl	80039a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_E;
 800063a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800063e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_E, &GPIO_InitStruct);
 8000640:	f107 0314 	add.w	r3, r7, #20
 8000644:	4619      	mov	r1, r3
 8000646:	483c      	ldr	r0, [pc, #240]	; (8000738 <_7SEG_GPIO_Init+0x1c4>)
 8000648:	f003 f9aa 	bl	80039a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_F;
 800064c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000650:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_F, &GPIO_InitStruct);
 8000652:	f107 0314 	add.w	r3, r7, #20
 8000656:	4619      	mov	r1, r3
 8000658:	4837      	ldr	r0, [pc, #220]	; (8000738 <_7SEG_GPIO_Init+0x1c4>)
 800065a:	f003 f9a1 	bl	80039a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_G;
 800065e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000662:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_G, &GPIO_InitStruct);
 8000664:	f107 0314 	add.w	r3, r7, #20
 8000668:	4619      	mov	r1, r3
 800066a:	4831      	ldr	r0, [pc, #196]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 800066c:	f003 f998 	bl	80039a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT1_DP;
 8000670:	2380      	movs	r3, #128	; 0x80
 8000672:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT1_DP, &GPIO_InitStruct);
 8000674:	f107 0314 	add.w	r3, r7, #20
 8000678:	4619      	mov	r1, r3
 800067a:	482d      	ldr	r0, [pc, #180]	; (8000730 <_7SEG_GPIO_Init+0x1bc>)
 800067c:	f003 f990 	bl	80039a0 <HAL_GPIO_Init>

	//Digit2
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_A;
 8000680:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000684:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_A, &GPIO_InitStruct);
 8000686:	f107 0314 	add.w	r3, r7, #20
 800068a:	4619      	mov	r1, r3
 800068c:	482b      	ldr	r0, [pc, #172]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 800068e:	f003 f987 	bl	80039a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_B;
 8000692:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000696:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_B, &GPIO_InitStruct);
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	4619      	mov	r1, r3
 800069e:	4827      	ldr	r0, [pc, #156]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006a0:	f003 f97e 	bl	80039a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_C;
 80006a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006a8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_C, &GPIO_InitStruct);
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4619      	mov	r1, r3
 80006b0:	4822      	ldr	r0, [pc, #136]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006b2:	f003 f975 	bl	80039a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_D;
 80006b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80006ba:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_D, &GPIO_InitStruct);
 80006bc:	f107 0314 	add.w	r3, r7, #20
 80006c0:	4619      	mov	r1, r3
 80006c2:	481e      	ldr	r0, [pc, #120]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006c4:	f003 f96c 	bl	80039a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_E;
 80006c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80006cc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_E, &GPIO_InitStruct);
 80006ce:	f107 0314 	add.w	r3, r7, #20
 80006d2:	4619      	mov	r1, r3
 80006d4:	4819      	ldr	r0, [pc, #100]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006d6:	f003 f963 	bl	80039a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_F;
 80006da:	f44f 7380 	mov.w	r3, #256	; 0x100
 80006de:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_F, &GPIO_InitStruct);
 80006e0:	f107 0314 	add.w	r3, r7, #20
 80006e4:	4619      	mov	r1, r3
 80006e6:	4815      	ldr	r0, [pc, #84]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006e8:	f003 f95a 	bl	80039a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_G;
 80006ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006f0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_G, &GPIO_InitStruct);
 80006f2:	f107 0314 	add.w	r3, r7, #20
 80006f6:	4619      	mov	r1, r3
 80006f8:	4810      	ldr	r0, [pc, #64]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 80006fa:	f003 f951 	bl	80039a0 <HAL_GPIO_Init>
	GPIO_InitStruct.Pin = GPIO_PIN_DGT2_DP;
 80006fe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000702:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIO_DGT2_DP, &GPIO_InitStruct);
 8000704:	f107 0314 	add.w	r3, r7, #20
 8000708:	4619      	mov	r1, r3
 800070a:	480c      	ldr	r0, [pc, #48]	; (800073c <_7SEG_GPIO_Init+0x1c8>)
 800070c:	f003 f948 	bl	80039a0 <HAL_GPIO_Init>

	
	_7SEG_SetNumber(DGT1, 0, ON);
 8000710:	2201      	movs	r2, #1
 8000712:	2100      	movs	r1, #0
 8000714:	2000      	movs	r0, #0
 8000716:	f000 f813 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, 0, ON);
 800071a:	2201      	movs	r2, #1
 800071c:	2100      	movs	r1, #0
 800071e:	2001      	movs	r0, #1
 8000720:	f000 f80e 	bl	8000740 <_7SEG_SetNumber>
}
 8000724:	bf00      	nop
 8000726:	3728      	adds	r7, #40	; 0x28
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	40023800 	.word	0x40023800
 8000730:	40020c00 	.word	0x40020c00
 8000734:	40020000 	.word	0x40020000
 8000738:	40020800 	.word	0x40020800
 800073c:	40021000 	.word	0x40021000

08000740 <_7SEG_SetNumber>:


void _7SEG_SetNumber(int dgt, int num, int dp)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	60f8      	str	r0, [r7, #12]
 8000748:	60b9      	str	r1, [r7, #8]
 800074a:	607a      	str	r2, [r7, #4]
	if(dgt == DGT1)
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	2b00      	cmp	r3, #0
 8000750:	f040 81dc 	bne.w	8000b0c <_7SEG_SetNumber+0x3cc>
	{
		switch(num%10)
 8000754:	68b9      	ldr	r1, [r7, #8]
 8000756:	4bcb      	ldr	r3, [pc, #812]	; (8000a84 <_7SEG_SetNumber+0x344>)
 8000758:	fb83 2301 	smull	r2, r3, r3, r1
 800075c:	109a      	asrs	r2, r3, #2
 800075e:	17cb      	asrs	r3, r1, #31
 8000760:	1ad2      	subs	r2, r2, r3
 8000762:	4613      	mov	r3, r2
 8000764:	009b      	lsls	r3, r3, #2
 8000766:	4413      	add	r3, r2
 8000768:	005b      	lsls	r3, r3, #1
 800076a:	1aca      	subs	r2, r1, r3
 800076c:	2a09      	cmp	r2, #9
 800076e:	f200 81ba 	bhi.w	8000ae6 <_7SEG_SetNumber+0x3a6>
 8000772:	a301      	add	r3, pc, #4	; (adr r3, 8000778 <_7SEG_SetNumber+0x38>)
 8000774:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000778:	080007a1 	.word	0x080007a1
 800077c:	080007f3 	.word	0x080007f3
 8000780:	08000845 	.word	0x08000845
 8000784:	08000897 	.word	0x08000897
 8000788:	080008e9 	.word	0x080008e9
 800078c:	0800093b 	.word	0x0800093b
 8000790:	0800098d 	.word	0x0800098d
 8000794:	080009df 	.word	0x080009df
 8000798:	08000a31 	.word	0x08000a31
 800079c:	08000a95 	.word	0x08000a95
		{
			case 0: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON;
 80007a0:	2200      	movs	r2, #0
 80007a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007a6:	48b8      	ldr	r0, [pc, #736]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007a8:	f003 faae 	bl	8003d08 <HAL_GPIO_WritePin>
 80007ac:	2200      	movs	r2, #0
 80007ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007b2:	48b6      	ldr	r0, [pc, #728]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80007b4:	f003 faa8 	bl	8003d08 <HAL_GPIO_WritePin>
 80007b8:	2200      	movs	r2, #0
 80007ba:	2140      	movs	r1, #64	; 0x40
 80007bc:	48b2      	ldr	r0, [pc, #712]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007be:	f003 faa3 	bl	8003d08 <HAL_GPIO_WritePin>
 80007c2:	2200      	movs	r2, #0
 80007c4:	2120      	movs	r1, #32
 80007c6:	48b0      	ldr	r0, [pc, #704]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007c8:	f003 fa9e 	bl	8003d08 <HAL_GPIO_WritePin>
 80007cc:	2200      	movs	r2, #0
 80007ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007d2:	48af      	ldr	r0, [pc, #700]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80007d4:	f003 fa98 	bl	8003d08 <HAL_GPIO_WritePin>
 80007d8:	2200      	movs	r2, #0
 80007da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007de:	48ac      	ldr	r0, [pc, #688]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80007e0:	f003 fa92 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT1_G_OFF;
 80007e4:	2201      	movs	r2, #1
 80007e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007ea:	48a7      	ldr	r0, [pc, #668]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80007ec:	f003 fa8c 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 80007f0:	e179      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 1: DGT1_B_ON; DGT1_C_ON;
 80007f2:	2200      	movs	r2, #0
 80007f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007f8:	48a4      	ldr	r0, [pc, #656]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80007fa:	f003 fa85 	bl	8003d08 <HAL_GPIO_WritePin>
 80007fe:	2200      	movs	r2, #0
 8000800:	2140      	movs	r1, #64	; 0x40
 8000802:	48a1      	ldr	r0, [pc, #644]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000804:	f003 fa80 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF; DGT1_F_OFF; DGT1_G_OFF;
 8000808:	2201      	movs	r2, #1
 800080a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800080e:	489e      	ldr	r0, [pc, #632]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000810:	f003 fa7a 	bl	8003d08 <HAL_GPIO_WritePin>
 8000814:	2201      	movs	r2, #1
 8000816:	2120      	movs	r1, #32
 8000818:	489b      	ldr	r0, [pc, #620]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800081a:	f003 fa75 	bl	8003d08 <HAL_GPIO_WritePin>
 800081e:	2201      	movs	r2, #1
 8000820:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000824:	489a      	ldr	r0, [pc, #616]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000826:	f003 fa6f 	bl	8003d08 <HAL_GPIO_WritePin>
 800082a:	2201      	movs	r2, #1
 800082c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000830:	4897      	ldr	r0, [pc, #604]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000832:	f003 fa69 	bl	8003d08 <HAL_GPIO_WritePin>
 8000836:	2201      	movs	r2, #1
 8000838:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800083c:	4892      	ldr	r0, [pc, #584]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800083e:	f003 fa63 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000842:	e150      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 2: DGT1_A_ON; DGT1_B_ON; DGT1_G_ON; DGT1_E_ON; DGT1_D_ON;
 8000844:	2200      	movs	r2, #0
 8000846:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800084a:	488f      	ldr	r0, [pc, #572]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800084c:	f003 fa5c 	bl	8003d08 <HAL_GPIO_WritePin>
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000856:	488d      	ldr	r0, [pc, #564]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000858:	f003 fa56 	bl	8003d08 <HAL_GPIO_WritePin>
 800085c:	2200      	movs	r2, #0
 800085e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000862:	4889      	ldr	r0, [pc, #548]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000864:	f003 fa50 	bl	8003d08 <HAL_GPIO_WritePin>
 8000868:	2200      	movs	r2, #0
 800086a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800086e:	4888      	ldr	r0, [pc, #544]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000870:	f003 fa4a 	bl	8003d08 <HAL_GPIO_WritePin>
 8000874:	2200      	movs	r2, #0
 8000876:	2120      	movs	r1, #32
 8000878:	4883      	ldr	r0, [pc, #524]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800087a:	f003 fa45 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT1_C_OFF; DGT1_F_OFF;
 800087e:	2201      	movs	r2, #1
 8000880:	2140      	movs	r1, #64	; 0x40
 8000882:	4881      	ldr	r0, [pc, #516]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000884:	f003 fa40 	bl	8003d08 <HAL_GPIO_WritePin>
 8000888:	2201      	movs	r2, #1
 800088a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800088e:	4880      	ldr	r0, [pc, #512]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000890:	f003 fa3a 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000894:	e127      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 3: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_G_ON;
 8000896:	2200      	movs	r2, #0
 8000898:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800089c:	487a      	ldr	r0, [pc, #488]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800089e:	f003 fa33 	bl	8003d08 <HAL_GPIO_WritePin>
 80008a2:	2200      	movs	r2, #0
 80008a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008a8:	4878      	ldr	r0, [pc, #480]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80008aa:	f003 fa2d 	bl	8003d08 <HAL_GPIO_WritePin>
 80008ae:	2200      	movs	r2, #0
 80008b0:	2140      	movs	r1, #64	; 0x40
 80008b2:	4875      	ldr	r0, [pc, #468]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008b4:	f003 fa28 	bl	8003d08 <HAL_GPIO_WritePin>
 80008b8:	2200      	movs	r2, #0
 80008ba:	2120      	movs	r1, #32
 80008bc:	4872      	ldr	r0, [pc, #456]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008be:	f003 fa23 	bl	8003d08 <HAL_GPIO_WritePin>
 80008c2:	2200      	movs	r2, #0
 80008c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008c8:	486f      	ldr	r0, [pc, #444]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008ca:	f003 fa1d 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT1_E_OFF; DGT1_F_OFF;
 80008ce:	2201      	movs	r2, #1
 80008d0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008d4:	486e      	ldr	r0, [pc, #440]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008d6:	f003 fa17 	bl	8003d08 <HAL_GPIO_WritePin>
 80008da:	2201      	movs	r2, #1
 80008dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008e0:	486b      	ldr	r0, [pc, #428]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008e2:	f003 fa11 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 80008e6:	e0fe      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 4: DGT1_F_ON; DGT1_G_ON; DGT1_B_ON; DGT1_C_ON;
 80008e8:	2200      	movs	r2, #0
 80008ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008ee:	4868      	ldr	r0, [pc, #416]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80008f0:	f003 fa0a 	bl	8003d08 <HAL_GPIO_WritePin>
 80008f4:	2200      	movs	r2, #0
 80008f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008fa:	4863      	ldr	r0, [pc, #396]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80008fc:	f003 fa04 	bl	8003d08 <HAL_GPIO_WritePin>
 8000900:	2200      	movs	r2, #0
 8000902:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000906:	4861      	ldr	r0, [pc, #388]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000908:	f003 f9fe 	bl	8003d08 <HAL_GPIO_WritePin>
 800090c:	2200      	movs	r2, #0
 800090e:	2140      	movs	r1, #64	; 0x40
 8000910:	485d      	ldr	r0, [pc, #372]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000912:	f003 f9f9 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT1_A_OFF; DGT1_D_OFF; DGT1_E_OFF;
 8000916:	2201      	movs	r2, #1
 8000918:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800091c:	485a      	ldr	r0, [pc, #360]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800091e:	f003 f9f3 	bl	8003d08 <HAL_GPIO_WritePin>
 8000922:	2201      	movs	r2, #1
 8000924:	2120      	movs	r1, #32
 8000926:	4858      	ldr	r0, [pc, #352]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000928:	f003 f9ee 	bl	8003d08 <HAL_GPIO_WritePin>
 800092c:	2201      	movs	r2, #1
 800092e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000932:	4857      	ldr	r0, [pc, #348]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000934:	f003 f9e8 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000938:	e0d5      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 5: DGT1_A_ON; DGT1_F_ON; DGT1_G_ON; DGT1_C_ON; DGT1_D_ON;
 800093a:	2200      	movs	r2, #0
 800093c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000940:	4851      	ldr	r0, [pc, #324]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000942:	f003 f9e1 	bl	8003d08 <HAL_GPIO_WritePin>
 8000946:	2200      	movs	r2, #0
 8000948:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800094c:	4850      	ldr	r0, [pc, #320]	; (8000a90 <_7SEG_SetNumber+0x350>)
 800094e:	f003 f9db 	bl	8003d08 <HAL_GPIO_WritePin>
 8000952:	2200      	movs	r2, #0
 8000954:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000958:	484b      	ldr	r0, [pc, #300]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800095a:	f003 f9d5 	bl	8003d08 <HAL_GPIO_WritePin>
 800095e:	2200      	movs	r2, #0
 8000960:	2140      	movs	r1, #64	; 0x40
 8000962:	4849      	ldr	r0, [pc, #292]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000964:	f003 f9d0 	bl	8003d08 <HAL_GPIO_WritePin>
 8000968:	2200      	movs	r2, #0
 800096a:	2120      	movs	r1, #32
 800096c:	4846      	ldr	r0, [pc, #280]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800096e:	f003 f9cb 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT1_B_OFF; DGT1_E_OFF;
 8000972:	2201      	movs	r2, #1
 8000974:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000978:	4844      	ldr	r0, [pc, #272]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 800097a:	f003 f9c5 	bl	8003d08 <HAL_GPIO_WritePin>
 800097e:	2201      	movs	r2, #1
 8000980:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000984:	4842      	ldr	r0, [pc, #264]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000986:	f003 f9bf 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 800098a:	e0ac      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 6: DGT1_A_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 800098c:	2200      	movs	r2, #0
 800098e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000992:	483d      	ldr	r0, [pc, #244]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000994:	f003 f9b8 	bl	8003d08 <HAL_GPIO_WritePin>
 8000998:	2200      	movs	r2, #0
 800099a:	2140      	movs	r1, #64	; 0x40
 800099c:	483a      	ldr	r0, [pc, #232]	; (8000a88 <_7SEG_SetNumber+0x348>)
 800099e:	f003 f9b3 	bl	8003d08 <HAL_GPIO_WritePin>
 80009a2:	2200      	movs	r2, #0
 80009a4:	2120      	movs	r1, #32
 80009a6:	4838      	ldr	r0, [pc, #224]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009a8:	f003 f9ae 	bl	8003d08 <HAL_GPIO_WritePin>
 80009ac:	2200      	movs	r2, #0
 80009ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009b2:	4837      	ldr	r0, [pc, #220]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009b4:	f003 f9a8 	bl	8003d08 <HAL_GPIO_WritePin>
 80009b8:	2200      	movs	r2, #0
 80009ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009be:	4834      	ldr	r0, [pc, #208]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009c0:	f003 f9a2 	bl	8003d08 <HAL_GPIO_WritePin>
 80009c4:	2200      	movs	r2, #0
 80009c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80009ca:	482f      	ldr	r0, [pc, #188]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009cc:	f003 f99c 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT1_B_OFF;
 80009d0:	2201      	movs	r2, #1
 80009d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009d6:	482d      	ldr	r0, [pc, #180]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80009d8:	f003 f996 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 80009dc:	e083      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 7: DGT1_F_ON; DGT1_A_ON; DGT1_B_ON; DGT1_C_ON;
 80009de:	2200      	movs	r2, #0
 80009e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009e4:	482a      	ldr	r0, [pc, #168]	; (8000a90 <_7SEG_SetNumber+0x350>)
 80009e6:	f003 f98f 	bl	8003d08 <HAL_GPIO_WritePin>
 80009ea:	2200      	movs	r2, #0
 80009ec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009f0:	4825      	ldr	r0, [pc, #148]	; (8000a88 <_7SEG_SetNumber+0x348>)
 80009f2:	f003 f989 	bl	8003d08 <HAL_GPIO_WritePin>
 80009f6:	2200      	movs	r2, #0
 80009f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009fc:	4823      	ldr	r0, [pc, #140]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 80009fe:	f003 f983 	bl	8003d08 <HAL_GPIO_WritePin>
 8000a02:	2200      	movs	r2, #0
 8000a04:	2140      	movs	r1, #64	; 0x40
 8000a06:	4820      	ldr	r0, [pc, #128]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a08:	f003 f97e 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT1_D_OFF; DGT1_E_OFF; DGT1_G_OFF;
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	2120      	movs	r1, #32
 8000a10:	481d      	ldr	r0, [pc, #116]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a12:	f003 f979 	bl	8003d08 <HAL_GPIO_WritePin>
 8000a16:	2201      	movs	r2, #1
 8000a18:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a1c:	481c      	ldr	r0, [pc, #112]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a1e:	f003 f973 	bl	8003d08 <HAL_GPIO_WritePin>
 8000a22:	2201      	movs	r2, #1
 8000a24:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a28:	4817      	ldr	r0, [pc, #92]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a2a:	f003 f96d 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000a2e:	e05a      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
			case 8: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_E_ON; DGT1_F_ON; DGT1_G_ON;
 8000a30:	2200      	movs	r2, #0
 8000a32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a36:	4814      	ldr	r0, [pc, #80]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a38:	f003 f966 	bl	8003d08 <HAL_GPIO_WritePin>
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a42:	4812      	ldr	r0, [pc, #72]	; (8000a8c <_7SEG_SetNumber+0x34c>)
 8000a44:	f003 f960 	bl	8003d08 <HAL_GPIO_WritePin>
 8000a48:	2200      	movs	r2, #0
 8000a4a:	2140      	movs	r1, #64	; 0x40
 8000a4c:	480e      	ldr	r0, [pc, #56]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a4e:	f003 f95b 	bl	8003d08 <HAL_GPIO_WritePin>
 8000a52:	2200      	movs	r2, #0
 8000a54:	2120      	movs	r1, #32
 8000a56:	480c      	ldr	r0, [pc, #48]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a58:	f003 f956 	bl	8003d08 <HAL_GPIO_WritePin>
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a62:	480b      	ldr	r0, [pc, #44]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a64:	f003 f950 	bl	8003d08 <HAL_GPIO_WritePin>
 8000a68:	2200      	movs	r2, #0
 8000a6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a6e:	4808      	ldr	r0, [pc, #32]	; (8000a90 <_7SEG_SetNumber+0x350>)
 8000a70:	f003 f94a 	bl	8003d08 <HAL_GPIO_WritePin>
 8000a74:	2200      	movs	r2, #0
 8000a76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a7a:	4803      	ldr	r0, [pc, #12]	; (8000a88 <_7SEG_SetNumber+0x348>)
 8000a7c:	f003 f944 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000a80:	e031      	b.n	8000ae6 <_7SEG_SetNumber+0x3a6>
 8000a82:	bf00      	nop
 8000a84:	66666667 	.word	0x66666667
 8000a88:	40020c00 	.word	0x40020c00
 8000a8c:	40020000 	.word	0x40020000
 8000a90:	40020800 	.word	0x40020800
			case 9: DGT1_A_ON; DGT1_B_ON; DGT1_C_ON; DGT1_D_ON; DGT1_F_ON; DGT1_G_ON;
 8000a94:	2200      	movs	r2, #0
 8000a96:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a9a:	48c8      	ldr	r0, [pc, #800]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000a9c:	f003 f934 	bl	8003d08 <HAL_GPIO_WritePin>
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aa6:	48c6      	ldr	r0, [pc, #792]	; (8000dc0 <_7SEG_SetNumber+0x680>)
 8000aa8:	f003 f92e 	bl	8003d08 <HAL_GPIO_WritePin>
 8000aac:	2200      	movs	r2, #0
 8000aae:	2140      	movs	r1, #64	; 0x40
 8000ab0:	48c2      	ldr	r0, [pc, #776]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000ab2:	f003 f929 	bl	8003d08 <HAL_GPIO_WritePin>
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2120      	movs	r1, #32
 8000aba:	48c0      	ldr	r0, [pc, #768]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000abc:	f003 f924 	bl	8003d08 <HAL_GPIO_WritePin>
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ac6:	48bf      	ldr	r0, [pc, #764]	; (8000dc4 <_7SEG_SetNumber+0x684>)
 8000ac8:	f003 f91e 	bl	8003d08 <HAL_GPIO_WritePin>
 8000acc:	2200      	movs	r2, #0
 8000ace:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ad2:	48ba      	ldr	r0, [pc, #744]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000ad4:	f003 f918 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT1_E_OFF;
 8000ad8:	2201      	movs	r2, #1
 8000ada:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ade:	48b9      	ldr	r0, [pc, #740]	; (8000dc4 <_7SEG_SetNumber+0x684>)
 8000ae0:	f003 f912 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000ae4:	bf00      	nop
		}

		if(dp == ON)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d105      	bne.n	8000af8 <_7SEG_SetNumber+0x3b8>
		{
			DGT1_DP_ON;
 8000aec:	2200      	movs	r2, #0
 8000aee:	2180      	movs	r1, #128	; 0x80
 8000af0:	48b2      	ldr	r0, [pc, #712]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000af2:	f003 f909 	bl	8003d08 <HAL_GPIO_WritePin>
		else if(dp == OFF)
		{
			DGT2_DP_OFF;
		}
	}
}
 8000af6:	e1ff      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	f040 81fc 	bne.w	8000ef8 <_7SEG_SetNumber+0x7b8>
			DGT1_DP_OFF;
 8000b00:	2201      	movs	r2, #1
 8000b02:	2180      	movs	r1, #128	; 0x80
 8000b04:	48ad      	ldr	r0, [pc, #692]	; (8000dbc <_7SEG_SetNumber+0x67c>)
 8000b06:	f003 f8ff 	bl	8003d08 <HAL_GPIO_WritePin>
}
 8000b0a:	e1f5      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
	else if(dgt == DGT2)
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	f040 81f2 	bne.w	8000ef8 <_7SEG_SetNumber+0x7b8>
		switch(num%10)
 8000b14:	68b9      	ldr	r1, [r7, #8]
 8000b16:	4bac      	ldr	r3, [pc, #688]	; (8000dc8 <_7SEG_SetNumber+0x688>)
 8000b18:	fb83 2301 	smull	r2, r3, r3, r1
 8000b1c:	109a      	asrs	r2, r3, #2
 8000b1e:	17cb      	asrs	r3, r1, #31
 8000b20:	1ad2      	subs	r2, r2, r3
 8000b22:	4613      	mov	r3, r2
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	4413      	add	r3, r2
 8000b28:	005b      	lsls	r3, r3, #1
 8000b2a:	1aca      	subs	r2, r1, r3
 8000b2c:	2a09      	cmp	r2, #9
 8000b2e:	f200 81d0 	bhi.w	8000ed2 <_7SEG_SetNumber+0x792>
 8000b32:	a301      	add	r3, pc, #4	; (adr r3, 8000b38 <_7SEG_SetNumber+0x3f8>)
 8000b34:	f853 f022 	ldr.w	pc, [r3, r2, lsl #2]
 8000b38:	08000b61 	.word	0x08000b61
 8000b3c:	08000bb7 	.word	0x08000bb7
 8000b40:	08000c0d 	.word	0x08000c0d
 8000b44:	08000c63 	.word	0x08000c63
 8000b48:	08000cb9 	.word	0x08000cb9
 8000b4c:	08000d0f 	.word	0x08000d0f
 8000b50:	08000d65 	.word	0x08000d65
 8000b54:	08000dd1 	.word	0x08000dd1
 8000b58:	08000e27 	.word	0x08000e27
 8000b5c:	08000e7d 	.word	0x08000e7d
			case 0: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON;
 8000b60:	2200      	movs	r2, #0
 8000b62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b66:	4899      	ldr	r0, [pc, #612]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b68:	f003 f8ce 	bl	8003d08 <HAL_GPIO_WritePin>
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b72:	4896      	ldr	r0, [pc, #600]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b74:	f003 f8c8 	bl	8003d08 <HAL_GPIO_WritePin>
 8000b78:	2200      	movs	r2, #0
 8000b7a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b7e:	4893      	ldr	r0, [pc, #588]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b80:	f003 f8c2 	bl	8003d08 <HAL_GPIO_WritePin>
 8000b84:	2200      	movs	r2, #0
 8000b86:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b8a:	4890      	ldr	r0, [pc, #576]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b8c:	f003 f8bc 	bl	8003d08 <HAL_GPIO_WritePin>
 8000b90:	2200      	movs	r2, #0
 8000b92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b96:	488d      	ldr	r0, [pc, #564]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000b98:	f003 f8b6 	bl	8003d08 <HAL_GPIO_WritePin>
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ba2:	488a      	ldr	r0, [pc, #552]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ba4:	f003 f8b0 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT2_G_OFF;
 8000ba8:	2201      	movs	r2, #1
 8000baa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bae:	4887      	ldr	r0, [pc, #540]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bb0:	f003 f8aa 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000bb4:	e18d      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 1: DGT2_B_ON; DGT2_C_ON;
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bbc:	4883      	ldr	r0, [pc, #524]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bbe:	f003 f8a3 	bl	8003d08 <HAL_GPIO_WritePin>
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bc8:	4880      	ldr	r0, [pc, #512]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bca:	f003 f89d 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF; DGT2_F_OFF; DGT2_G_OFF;
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000bd4:	487d      	ldr	r0, [pc, #500]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bd6:	f003 f897 	bl	8003d08 <HAL_GPIO_WritePin>
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000be0:	487a      	ldr	r0, [pc, #488]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000be2:	f003 f891 	bl	8003d08 <HAL_GPIO_WritePin>
 8000be6:	2201      	movs	r2, #1
 8000be8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bec:	4877      	ldr	r0, [pc, #476]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bee:	f003 f88b 	bl	8003d08 <HAL_GPIO_WritePin>
 8000bf2:	2201      	movs	r2, #1
 8000bf4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bf8:	4874      	ldr	r0, [pc, #464]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000bfa:	f003 f885 	bl	8003d08 <HAL_GPIO_WritePin>
 8000bfe:	2201      	movs	r2, #1
 8000c00:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c04:	4871      	ldr	r0, [pc, #452]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c06:	f003 f87f 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000c0a:	e162      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 2: DGT2_A_ON; DGT2_B_ON; DGT2_G_ON; DGT2_E_ON; DGT2_D_ON;
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c12:	486e      	ldr	r0, [pc, #440]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c14:	f003 f878 	bl	8003d08 <HAL_GPIO_WritePin>
 8000c18:	2200      	movs	r2, #0
 8000c1a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c1e:	486b      	ldr	r0, [pc, #428]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c20:	f003 f872 	bl	8003d08 <HAL_GPIO_WritePin>
 8000c24:	2200      	movs	r2, #0
 8000c26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c2a:	4868      	ldr	r0, [pc, #416]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c2c:	f003 f86c 	bl	8003d08 <HAL_GPIO_WritePin>
 8000c30:	2200      	movs	r2, #0
 8000c32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c36:	4865      	ldr	r0, [pc, #404]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c38:	f003 f866 	bl	8003d08 <HAL_GPIO_WritePin>
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c42:	4862      	ldr	r0, [pc, #392]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c44:	f003 f860 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT2_C_OFF; DGT2_F_OFF;
 8000c48:	2201      	movs	r2, #1
 8000c4a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c4e:	485f      	ldr	r0, [pc, #380]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c50:	f003 f85a 	bl	8003d08 <HAL_GPIO_WritePin>
 8000c54:	2201      	movs	r2, #1
 8000c56:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c5a:	485c      	ldr	r0, [pc, #368]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c5c:	f003 f854 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000c60:	e137      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 3: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_G_ON;
 8000c62:	2200      	movs	r2, #0
 8000c64:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c68:	4858      	ldr	r0, [pc, #352]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c6a:	f003 f84d 	bl	8003d08 <HAL_GPIO_WritePin>
 8000c6e:	2200      	movs	r2, #0
 8000c70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c74:	4855      	ldr	r0, [pc, #340]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c76:	f003 f847 	bl	8003d08 <HAL_GPIO_WritePin>
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c80:	4852      	ldr	r0, [pc, #328]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c82:	f003 f841 	bl	8003d08 <HAL_GPIO_WritePin>
 8000c86:	2200      	movs	r2, #0
 8000c88:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c8c:	484f      	ldr	r0, [pc, #316]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c8e:	f003 f83b 	bl	8003d08 <HAL_GPIO_WritePin>
 8000c92:	2200      	movs	r2, #0
 8000c94:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c98:	484c      	ldr	r0, [pc, #304]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000c9a:	f003 f835 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT2_E_OFF; DGT2_F_OFF;
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ca4:	4849      	ldr	r0, [pc, #292]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ca6:	f003 f82f 	bl	8003d08 <HAL_GPIO_WritePin>
 8000caa:	2201      	movs	r2, #1
 8000cac:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cb0:	4846      	ldr	r0, [pc, #280]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cb2:	f003 f829 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000cb6:	e10c      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 4: DGT2_F_ON; DGT2_G_ON; DGT2_B_ON; DGT2_C_ON;
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cbe:	4843      	ldr	r0, [pc, #268]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cc0:	f003 f822 	bl	8003d08 <HAL_GPIO_WritePin>
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cca:	4840      	ldr	r0, [pc, #256]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ccc:	f003 f81c 	bl	8003d08 <HAL_GPIO_WritePin>
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cd6:	483d      	ldr	r0, [pc, #244]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cd8:	f003 f816 	bl	8003d08 <HAL_GPIO_WritePin>
 8000cdc:	2200      	movs	r2, #0
 8000cde:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ce2:	483a      	ldr	r0, [pc, #232]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000ce4:	f003 f810 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT2_A_OFF; DGT2_D_OFF; DGT2_E_OFF;
 8000ce8:	2201      	movs	r2, #1
 8000cea:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000cee:	4837      	ldr	r0, [pc, #220]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cf0:	f003 f80a 	bl	8003d08 <HAL_GPIO_WritePin>
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000cfa:	4834      	ldr	r0, [pc, #208]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000cfc:	f003 f804 	bl	8003d08 <HAL_GPIO_WritePin>
 8000d00:	2201      	movs	r2, #1
 8000d02:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d06:	4831      	ldr	r0, [pc, #196]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d08:	f002 fffe 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000d0c:	e0e1      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 5: DGT2_A_ON; DGT2_F_ON; DGT2_G_ON; DGT2_C_ON; DGT2_D_ON;
 8000d0e:	2200      	movs	r2, #0
 8000d10:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d14:	482d      	ldr	r0, [pc, #180]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d16:	f002 fff7 	bl	8003d08 <HAL_GPIO_WritePin>
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d20:	482a      	ldr	r0, [pc, #168]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d22:	f002 fff1 	bl	8003d08 <HAL_GPIO_WritePin>
 8000d26:	2200      	movs	r2, #0
 8000d28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000d2c:	4827      	ldr	r0, [pc, #156]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d2e:	f002 ffeb 	bl	8003d08 <HAL_GPIO_WritePin>
 8000d32:	2200      	movs	r2, #0
 8000d34:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d38:	4824      	ldr	r0, [pc, #144]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d3a:	f002 ffe5 	bl	8003d08 <HAL_GPIO_WritePin>
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d44:	4821      	ldr	r0, [pc, #132]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d46:	f002 ffdf 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT2_B_OFF; DGT2_E_OFF;
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000d50:	481e      	ldr	r0, [pc, #120]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d52:	f002 ffd9 	bl	8003d08 <HAL_GPIO_WritePin>
 8000d56:	2201      	movs	r2, #1
 8000d58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d5c:	481b      	ldr	r0, [pc, #108]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d5e:	f002 ffd3 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000d62:	e0b6      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 6: DGT2_A_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000d64:	2200      	movs	r2, #0
 8000d66:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000d6a:	4818      	ldr	r0, [pc, #96]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d6c:	f002 ffcc 	bl	8003d08 <HAL_GPIO_WritePin>
 8000d70:	2200      	movs	r2, #0
 8000d72:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d76:	4815      	ldr	r0, [pc, #84]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d78:	f002 ffc6 	bl	8003d08 <HAL_GPIO_WritePin>
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000d82:	4812      	ldr	r0, [pc, #72]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d84:	f002 ffc0 	bl	8003d08 <HAL_GPIO_WritePin>
 8000d88:	2200      	movs	r2, #0
 8000d8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d8e:	480f      	ldr	r0, [pc, #60]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d90:	f002 ffba 	bl	8003d08 <HAL_GPIO_WritePin>
 8000d94:	2200      	movs	r2, #0
 8000d96:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000d9a:	480c      	ldr	r0, [pc, #48]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000d9c:	f002 ffb4 	bl	8003d08 <HAL_GPIO_WritePin>
 8000da0:	2200      	movs	r2, #0
 8000da2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000da6:	4809      	ldr	r0, [pc, #36]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000da8:	f002 ffae 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT2_B_OFF;
 8000dac:	2201      	movs	r2, #1
 8000dae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000db2:	4806      	ldr	r0, [pc, #24]	; (8000dcc <_7SEG_SetNumber+0x68c>)
 8000db4:	f002 ffa8 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000db8:	e08b      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
 8000dba:	bf00      	nop
 8000dbc:	40020c00 	.word	0x40020c00
 8000dc0:	40020000 	.word	0x40020000
 8000dc4:	40020800 	.word	0x40020800
 8000dc8:	66666667 	.word	0x66666667
 8000dcc:	40021000 	.word	0x40021000
			case 7: DGT2_F_ON; DGT2_A_ON; DGT2_B_ON; DGT2_C_ON;
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000dd6:	484a      	ldr	r0, [pc, #296]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000dd8:	f002 ff96 	bl	8003d08 <HAL_GPIO_WritePin>
 8000ddc:	2200      	movs	r2, #0
 8000dde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000de2:	4847      	ldr	r0, [pc, #284]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000de4:	f002 ff90 	bl	8003d08 <HAL_GPIO_WritePin>
 8000de8:	2200      	movs	r2, #0
 8000dea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000dee:	4844      	ldr	r0, [pc, #272]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000df0:	f002 ff8a 	bl	8003d08 <HAL_GPIO_WritePin>
 8000df4:	2200      	movs	r2, #0
 8000df6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000dfa:	4841      	ldr	r0, [pc, #260]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000dfc:	f002 ff84 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT2_D_OFF; DGT2_E_OFF; DGT2_G_OFF;
 8000e00:	2201      	movs	r2, #1
 8000e02:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e06:	483e      	ldr	r0, [pc, #248]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e08:	f002 ff7e 	bl	8003d08 <HAL_GPIO_WritePin>
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e12:	483b      	ldr	r0, [pc, #236]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e14:	f002 ff78 	bl	8003d08 <HAL_GPIO_WritePin>
 8000e18:	2201      	movs	r2, #1
 8000e1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e1e:	4838      	ldr	r0, [pc, #224]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e20:	f002 ff72 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000e24:	e055      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 8: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_E_ON; DGT2_F_ON; DGT2_G_ON;
 8000e26:	2200      	movs	r2, #0
 8000e28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e2c:	4834      	ldr	r0, [pc, #208]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e2e:	f002 ff6b 	bl	8003d08 <HAL_GPIO_WritePin>
 8000e32:	2200      	movs	r2, #0
 8000e34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e38:	4831      	ldr	r0, [pc, #196]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e3a:	f002 ff65 	bl	8003d08 <HAL_GPIO_WritePin>
 8000e3e:	2200      	movs	r2, #0
 8000e40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e44:	482e      	ldr	r0, [pc, #184]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e46:	f002 ff5f 	bl	8003d08 <HAL_GPIO_WritePin>
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e50:	482b      	ldr	r0, [pc, #172]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e52:	f002 ff59 	bl	8003d08 <HAL_GPIO_WritePin>
 8000e56:	2200      	movs	r2, #0
 8000e58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e5c:	4828      	ldr	r0, [pc, #160]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e5e:	f002 ff53 	bl	8003d08 <HAL_GPIO_WritePin>
 8000e62:	2200      	movs	r2, #0
 8000e64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e68:	4825      	ldr	r0, [pc, #148]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e6a:	f002 ff4d 	bl	8003d08 <HAL_GPIO_WritePin>
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e74:	4822      	ldr	r0, [pc, #136]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e76:	f002 ff47 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000e7a:	e02a      	b.n	8000ed2 <_7SEG_SetNumber+0x792>
			case 9: DGT2_A_ON; DGT2_B_ON; DGT2_C_ON; DGT2_D_ON; DGT2_F_ON; DGT2_G_ON;
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000e82:	481f      	ldr	r0, [pc, #124]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e84:	f002 ff40 	bl	8003d08 <HAL_GPIO_WritePin>
 8000e88:	2200      	movs	r2, #0
 8000e8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e8e:	481c      	ldr	r0, [pc, #112]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e90:	f002 ff3a 	bl	8003d08 <HAL_GPIO_WritePin>
 8000e94:	2200      	movs	r2, #0
 8000e96:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e9a:	4819      	ldr	r0, [pc, #100]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000e9c:	f002 ff34 	bl	8003d08 <HAL_GPIO_WritePin>
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ea6:	4816      	ldr	r0, [pc, #88]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ea8:	f002 ff2e 	bl	8003d08 <HAL_GPIO_WritePin>
 8000eac:	2200      	movs	r2, #0
 8000eae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eb2:	4813      	ldr	r0, [pc, #76]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000eb4:	f002 ff28 	bl	8003d08 <HAL_GPIO_WritePin>
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ebe:	4810      	ldr	r0, [pc, #64]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ec0:	f002 ff22 	bl	8003d08 <HAL_GPIO_WritePin>
					DGT2_E_OFF;
 8000ec4:	2201      	movs	r2, #1
 8000ec6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000eca:	480d      	ldr	r0, [pc, #52]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ecc:	f002 ff1c 	bl	8003d08 <HAL_GPIO_WritePin>
				break;
 8000ed0:	bf00      	nop
		if(dp == ON)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d106      	bne.n	8000ee6 <_7SEG_SetNumber+0x7a6>
			DGT2_DP_ON;
 8000ed8:	2200      	movs	r2, #0
 8000eda:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ede:	4808      	ldr	r0, [pc, #32]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ee0:	f002 ff12 	bl	8003d08 <HAL_GPIO_WritePin>
}
 8000ee4:	e008      	b.n	8000ef8 <_7SEG_SetNumber+0x7b8>
		else if(dp == OFF)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d105      	bne.n	8000ef8 <_7SEG_SetNumber+0x7b8>
			DGT2_DP_OFF;
 8000eec:	2201      	movs	r2, #1
 8000eee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ef2:	4803      	ldr	r0, [pc, #12]	; (8000f00 <_7SEG_SetNumber+0x7c0>)
 8000ef4:	f002 ff08 	bl	8003d08 <HAL_GPIO_WritePin>
}
 8000ef8:	bf00      	nop
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}
 8000f00:	40021000 	.word	0x40021000

08000f04 <show_7seg>:
#include "7SEG.h"

extern Clock clock;

void show_7seg()
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
	// control flashing points.
	if(clock.time.milisecond < 500) clock.point = ON;
 8000f08:	4b16      	ldr	r3, [pc, #88]	; (8000f64 <show_7seg+0x60>)
 8000f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f0c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000f10:	da03      	bge.n	8000f1a <show_7seg+0x16>
 8000f12:	4b14      	ldr	r3, [pc, #80]	; (8000f64 <show_7seg+0x60>)
 8000f14:	2201      	movs	r2, #1
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	e002      	b.n	8000f20 <show_7seg+0x1c>
	else clock.point = OFF;
 8000f1a:	4b12      	ldr	r3, [pc, #72]	; (8000f64 <show_7seg+0x60>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]

	// display on 7-SEG
	_7SEG_SetNumber(DGT1, clock.time.second / 10, OFF);
 8000f20:	4b10      	ldr	r3, [pc, #64]	; (8000f64 <show_7seg+0x60>)
 8000f22:	6a1b      	ldr	r3, [r3, #32]
 8000f24:	4a10      	ldr	r2, [pc, #64]	; (8000f68 <show_7seg+0x64>)
 8000f26:	fb82 1203 	smull	r1, r2, r2, r3
 8000f2a:	1092      	asrs	r2, r2, #2
 8000f2c:	17db      	asrs	r3, r3, #31
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	2200      	movs	r2, #0
 8000f32:	4619      	mov	r1, r3
 8000f34:	2000      	movs	r0, #0
 8000f36:	f7ff fc03 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, clock.time.second % 10, clock.point);
 8000f3a:	4b0a      	ldr	r3, [pc, #40]	; (8000f64 <show_7seg+0x60>)
 8000f3c:	6a1a      	ldr	r2, [r3, #32]
 8000f3e:	4b0a      	ldr	r3, [pc, #40]	; (8000f68 <show_7seg+0x64>)
 8000f40:	fb83 1302 	smull	r1, r3, r3, r2
 8000f44:	1099      	asrs	r1, r3, #2
 8000f46:	17d3      	asrs	r3, r2, #31
 8000f48:	1ac9      	subs	r1, r1, r3
 8000f4a:	460b      	mov	r3, r1
 8000f4c:	009b      	lsls	r3, r3, #2
 8000f4e:	440b      	add	r3, r1
 8000f50:	005b      	lsls	r3, r3, #1
 8000f52:	1ad1      	subs	r1, r2, r3
 8000f54:	4b03      	ldr	r3, [pc, #12]	; (8000f64 <show_7seg+0x60>)
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	461a      	mov	r2, r3
 8000f5a:	2001      	movs	r0, #1
 8000f5c:	f7ff fbf0 	bl	8000740 <_7SEG_SetNumber>
}
 8000f60:	bf00      	nop
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	20000034 	.word	0x20000034
 8000f68:	66666667 	.word	0x66666667

08000f6c <CLCD_GPIO_Init>:
 */

#include "CLCD.h"

void CLCD_GPIO_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b086      	sub	sp, #24
 8000f70:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;

	/* GPIOE Periph clock enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	603b      	str	r3, [r7, #0]
 8000f76:	4b23      	ldr	r3, [pc, #140]	; (8001004 <CLCD_GPIO_Init+0x98>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f7a:	4a22      	ldr	r2, [pc, #136]	; (8001004 <CLCD_GPIO_Init+0x98>)
 8000f7c:	f043 0310 	orr.w	r3, r3, #16
 8000f80:	6313      	str	r3, [r2, #48]	; 0x30
 8000f82:	4b20      	ldr	r3, [pc, #128]	; (8001004 <CLCD_GPIO_Init+0x98>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f86:	f003 0310 	and.w	r3, r3, #16
 8000f8a:	603b      	str	r3, [r7, #0]
 8000f8c:	683b      	ldr	r3, [r7, #0]
	
	/* Configure RS, RW, EN, D4, D5, D6, D7 in output pushpull mode */
	GPIO_InitStruct.Pin = GPIO_PIN_RS;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f92:	2301      	movs	r3, #1
 8000f94:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_RS, &GPIO_InitStruct);
 8000f9e:	1d3b      	adds	r3, r7, #4
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4819      	ldr	r0, [pc, #100]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fa4:	f002 fcfc 	bl	80039a0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_RW;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_RW, &GPIO_InitStruct);
 8000fac:	1d3b      	adds	r3, r7, #4
 8000fae:	4619      	mov	r1, r3
 8000fb0:	4815      	ldr	r0, [pc, #84]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fb2:	f002 fcf5 	bl	80039a0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_EN;
 8000fb6:	2304      	movs	r3, #4
 8000fb8:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_EN, &GPIO_InitStruct);
 8000fba:	1d3b      	adds	r3, r7, #4
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	4812      	ldr	r0, [pc, #72]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fc0:	f002 fcee 	bl	80039a0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D4;
 8000fc4:	2310      	movs	r3, #16
 8000fc6:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D4, &GPIO_InitStruct);
 8000fc8:	1d3b      	adds	r3, r7, #4
 8000fca:	4619      	mov	r1, r3
 8000fcc:	480e      	ldr	r0, [pc, #56]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fce:	f002 fce7 	bl	80039a0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D5;
 8000fd2:	2320      	movs	r3, #32
 8000fd4:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D5, &GPIO_InitStruct);
 8000fd6:	1d3b      	adds	r3, r7, #4
 8000fd8:	4619      	mov	r1, r3
 8000fda:	480b      	ldr	r0, [pc, #44]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fdc:	f002 fce0 	bl	80039a0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D6;
 8000fe0:	2340      	movs	r3, #64	; 0x40
 8000fe2:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D6, &GPIO_InitStruct);
 8000fe4:	1d3b      	adds	r3, r7, #4
 8000fe6:	4619      	mov	r1, r3
 8000fe8:	4807      	ldr	r0, [pc, #28]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000fea:	f002 fcd9 	bl	80039a0 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_D7;
 8000fee:	2380      	movs	r3, #128	; 0x80
 8000ff0:	607b      	str	r3, [r7, #4]
	HAL_GPIO_Init(GPIO_D7, &GPIO_InitStruct);
 8000ff2:	1d3b      	adds	r3, r7, #4
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4804      	ldr	r0, [pc, #16]	; (8001008 <CLCD_GPIO_Init+0x9c>)
 8000ff8:	f002 fcd2 	bl	80039a0 <HAL_GPIO_Init>
}
 8000ffc:	bf00      	nop
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	40023800 	.word	0x40023800
 8001008:	40021000 	.word	0x40021000

0800100c <CLCD_Write_Instruction>:

void CLCD_Write_Instruction(unsigned char b)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101a:	2b00      	cmp	r3, #0
 800101c:	da04      	bge.n	8001028 <CLCD_Write_Instruction+0x1c>
 800101e:	4b5f      	ldr	r3, [pc, #380]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001020:	695b      	ldr	r3, [r3, #20]
 8001022:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001026:	e003      	b.n	8001030 <CLCD_Write_Instruction+0x24>
 8001028:	4b5c      	ldr	r3, [pc, #368]	; (800119c <CLCD_Write_Instruction+0x190>)
 800102a:	695b      	ldr	r3, [r3, #20]
 800102c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001030:	4a5a      	ldr	r2, [pc, #360]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001032:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800103a:	2b00      	cmp	r3, #0
 800103c:	d004      	beq.n	8001048 <CLCD_Write_Instruction+0x3c>
 800103e:	4b57      	ldr	r3, [pc, #348]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001040:	695b      	ldr	r3, [r3, #20]
 8001042:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001046:	e003      	b.n	8001050 <CLCD_Write_Instruction+0x44>
 8001048:	4b54      	ldr	r3, [pc, #336]	; (800119c <CLCD_Write_Instruction+0x190>)
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001050:	4a52      	ldr	r2, [pc, #328]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001052:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	f003 0320 	and.w	r3, r3, #32
 800105a:	2b00      	cmp	r3, #0
 800105c:	d004      	beq.n	8001068 <CLCD_Write_Instruction+0x5c>
 800105e:	4b4f      	ldr	r3, [pc, #316]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001060:	695b      	ldr	r3, [r3, #20]
 8001062:	f043 0320 	orr.w	r3, r3, #32
 8001066:	e003      	b.n	8001070 <CLCD_Write_Instruction+0x64>
 8001068:	4b4c      	ldr	r3, [pc, #304]	; (800119c <CLCD_Write_Instruction+0x190>)
 800106a:	695b      	ldr	r3, [r3, #20]
 800106c:	f023 0320 	bic.w	r3, r3, #32
 8001070:	4a4a      	ldr	r2, [pc, #296]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001072:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	f003 0310 	and.w	r3, r3, #16
 800107a:	2b00      	cmp	r3, #0
 800107c:	d004      	beq.n	8001088 <CLCD_Write_Instruction+0x7c>
 800107e:	4b47      	ldr	r3, [pc, #284]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001080:	695b      	ldr	r3, [r3, #20]
 8001082:	f043 0310 	orr.w	r3, r3, #16
 8001086:	e003      	b.n	8001090 <CLCD_Write_Instruction+0x84>
 8001088:	4b44      	ldr	r3, [pc, #272]	; (800119c <CLCD_Write_Instruction+0x190>)
 800108a:	695b      	ldr	r3, [r3, #20]
 800108c:	f023 0310 	bic.w	r3, r3, #16
 8001090:	4a42      	ldr	r2, [pc, #264]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001092:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001094:	4b41      	ldr	r3, [pc, #260]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001096:	695b      	ldr	r3, [r3, #20]
 8001098:	4a40      	ldr	r2, [pc, #256]	; (800119c <CLCD_Write_Instruction+0x190>)
 800109a:	f023 0301 	bic.w	r3, r3, #1
 800109e:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80010a0:	4b3e      	ldr	r3, [pc, #248]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010a2:	695b      	ldr	r3, [r3, #20]
 80010a4:	4a3d      	ldr	r2, [pc, #244]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010a6:	f023 0302 	bic.w	r3, r3, #2
 80010aa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010ac:	4b3b      	ldr	r3, [pc, #236]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010ae:	695b      	ldr	r3, [r3, #20]
 80010b0:	4a3a      	ldr	r2, [pc, #232]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010b2:	f023 0304 	bic.w	r3, r3, #4
 80010b6:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 80010b8:	4b38      	ldr	r3, [pc, #224]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010ba:	695b      	ldr	r3, [r3, #20]
 80010bc:	4a37      	ldr	r2, [pc, #220]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010be:	f043 0304 	orr.w	r3, r3, #4
 80010c2:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80010c4:	4b35      	ldr	r3, [pc, #212]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010c6:	695b      	ldr	r3, [r3, #20]
 80010c8:	4a34      	ldr	r2, [pc, #208]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010ca:	f023 0304 	bic.w	r3, r3, #4
 80010ce:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80010d0:	79fb      	ldrb	r3, [r7, #7]
 80010d2:	f003 0308 	and.w	r3, r3, #8
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d004      	beq.n	80010e4 <CLCD_Write_Instruction+0xd8>
 80010da:	4b30      	ldr	r3, [pc, #192]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010dc:	695b      	ldr	r3, [r3, #20]
 80010de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010e2:	e003      	b.n	80010ec <CLCD_Write_Instruction+0xe0>
 80010e4:	4b2d      	ldr	r3, [pc, #180]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010e6:	695b      	ldr	r3, [r3, #20]
 80010e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010ec:	4a2b      	ldr	r2, [pc, #172]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010ee:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	f003 0304 	and.w	r3, r3, #4
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d004      	beq.n	8001104 <CLCD_Write_Instruction+0xf8>
 80010fa:	4b28      	ldr	r3, [pc, #160]	; (800119c <CLCD_Write_Instruction+0x190>)
 80010fc:	695b      	ldr	r3, [r3, #20]
 80010fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001102:	e003      	b.n	800110c <CLCD_Write_Instruction+0x100>
 8001104:	4b25      	ldr	r3, [pc, #148]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001106:	695b      	ldr	r3, [r3, #20]
 8001108:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800110c:	4a23      	ldr	r2, [pc, #140]	; (800119c <CLCD_Write_Instruction+0x190>)
 800110e:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	f003 0302 	and.w	r3, r3, #2
 8001116:	2b00      	cmp	r3, #0
 8001118:	d004      	beq.n	8001124 <CLCD_Write_Instruction+0x118>
 800111a:	4b20      	ldr	r3, [pc, #128]	; (800119c <CLCD_Write_Instruction+0x190>)
 800111c:	695b      	ldr	r3, [r3, #20]
 800111e:	f043 0320 	orr.w	r3, r3, #32
 8001122:	e003      	b.n	800112c <CLCD_Write_Instruction+0x120>
 8001124:	4b1d      	ldr	r3, [pc, #116]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001126:	695b      	ldr	r3, [r3, #20]
 8001128:	f023 0320 	bic.w	r3, r3, #32
 800112c:	4a1b      	ldr	r2, [pc, #108]	; (800119c <CLCD_Write_Instruction+0x190>)
 800112e:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	f003 0301 	and.w	r3, r3, #1
 8001136:	2b00      	cmp	r3, #0
 8001138:	d004      	beq.n	8001144 <CLCD_Write_Instruction+0x138>
 800113a:	4b18      	ldr	r3, [pc, #96]	; (800119c <CLCD_Write_Instruction+0x190>)
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	f043 0310 	orr.w	r3, r3, #16
 8001142:	e003      	b.n	800114c <CLCD_Write_Instruction+0x140>
 8001144:	4b15      	ldr	r3, [pc, #84]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001146:	695b      	ldr	r3, [r3, #20]
 8001148:	f023 0310 	bic.w	r3, r3, #16
 800114c:	4a13      	ldr	r2, [pc, #76]	; (800119c <CLCD_Write_Instruction+0x190>)
 800114e:	6153      	str	r3, [r2, #20]

	GPIO_RS->ODR = GPIO_RS->ODR & ~GPIO_PIN_RS; //RS Low
 8001150:	4b12      	ldr	r3, [pc, #72]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001152:	695b      	ldr	r3, [r3, #20]
 8001154:	4a11      	ldr	r2, [pc, #68]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001156:	f023 0301 	bic.w	r3, r3, #1
 800115a:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 800115c:	4b0f      	ldr	r3, [pc, #60]	; (800119c <CLCD_Write_Instruction+0x190>)
 800115e:	695b      	ldr	r3, [r3, #20]
 8001160:	4a0e      	ldr	r2, [pc, #56]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001162:	f023 0302 	bic.w	r3, r3, #2
 8001166:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001168:	4b0c      	ldr	r3, [pc, #48]	; (800119c <CLCD_Write_Instruction+0x190>)
 800116a:	695b      	ldr	r3, [r3, #20]
 800116c:	4a0b      	ldr	r2, [pc, #44]	; (800119c <CLCD_Write_Instruction+0x190>)
 800116e:	f023 0304 	bic.w	r3, r3, #4
 8001172:	6153      	str	r3, [r2, #20]

	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001174:	4b09      	ldr	r3, [pc, #36]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001176:	695b      	ldr	r3, [r3, #20]
 8001178:	4a08      	ldr	r2, [pc, #32]	; (800119c <CLCD_Write_Instruction+0x190>)
 800117a:	f043 0304 	orr.w	r3, r3, #4
 800117e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001180:	4b06      	ldr	r3, [pc, #24]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001182:	695b      	ldr	r3, [r3, #20]
 8001184:	4a05      	ldr	r2, [pc, #20]	; (800119c <CLCD_Write_Instruction+0x190>)
 8001186:	f023 0304 	bic.w	r3, r3, #4
 800118a:	6153      	str	r3, [r2, #20]

	HAL_Delay(1);
 800118c:	2001      	movs	r0, #1
 800118e:	f002 fad1 	bl	8003734 <HAL_Delay>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	40021000 	.word	0x40021000

080011a0 <CLCD_Write_Display>:

void CLCD_Write_Display(unsigned char b)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	71fb      	strb	r3, [r7, #7]
	// 4
	GPIO_D7->ODR = (b & 0x80) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 80011aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	da04      	bge.n	80011bc <CLCD_Write_Display+0x1c>
 80011b2:	4b5f      	ldr	r3, [pc, #380]	; (8001330 <CLCD_Write_Display+0x190>)
 80011b4:	695b      	ldr	r3, [r3, #20]
 80011b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011ba:	e003      	b.n	80011c4 <CLCD_Write_Display+0x24>
 80011bc:	4b5c      	ldr	r3, [pc, #368]	; (8001330 <CLCD_Write_Display+0x190>)
 80011be:	695b      	ldr	r3, [r3, #20]
 80011c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011c4:	4a5a      	ldr	r2, [pc, #360]	; (8001330 <CLCD_Write_Display+0x190>)
 80011c6:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x40) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 80011c8:	79fb      	ldrb	r3, [r7, #7]
 80011ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d004      	beq.n	80011dc <CLCD_Write_Display+0x3c>
 80011d2:	4b57      	ldr	r3, [pc, #348]	; (8001330 <CLCD_Write_Display+0x190>)
 80011d4:	695b      	ldr	r3, [r3, #20]
 80011d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80011da:	e003      	b.n	80011e4 <CLCD_Write_Display+0x44>
 80011dc:	4b54      	ldr	r3, [pc, #336]	; (8001330 <CLCD_Write_Display+0x190>)
 80011de:	695b      	ldr	r3, [r3, #20]
 80011e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011e4:	4a52      	ldr	r2, [pc, #328]	; (8001330 <CLCD_Write_Display+0x190>)
 80011e6:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x20) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	f003 0320 	and.w	r3, r3, #32
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d004      	beq.n	80011fc <CLCD_Write_Display+0x5c>
 80011f2:	4b4f      	ldr	r3, [pc, #316]	; (8001330 <CLCD_Write_Display+0x190>)
 80011f4:	695b      	ldr	r3, [r3, #20]
 80011f6:	f043 0320 	orr.w	r3, r3, #32
 80011fa:	e003      	b.n	8001204 <CLCD_Write_Display+0x64>
 80011fc:	4b4c      	ldr	r3, [pc, #304]	; (8001330 <CLCD_Write_Display+0x190>)
 80011fe:	695b      	ldr	r3, [r3, #20]
 8001200:	f023 0320 	bic.w	r3, r3, #32
 8001204:	4a4a      	ldr	r2, [pc, #296]	; (8001330 <CLCD_Write_Display+0x190>)
 8001206:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x10) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	f003 0310 	and.w	r3, r3, #16
 800120e:	2b00      	cmp	r3, #0
 8001210:	d004      	beq.n	800121c <CLCD_Write_Display+0x7c>
 8001212:	4b47      	ldr	r3, [pc, #284]	; (8001330 <CLCD_Write_Display+0x190>)
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f043 0310 	orr.w	r3, r3, #16
 800121a:	e003      	b.n	8001224 <CLCD_Write_Display+0x84>
 800121c:	4b44      	ldr	r3, [pc, #272]	; (8001330 <CLCD_Write_Display+0x190>)
 800121e:	695b      	ldr	r3, [r3, #20]
 8001220:	f023 0310 	bic.w	r3, r3, #16
 8001224:	4a42      	ldr	r2, [pc, #264]	; (8001330 <CLCD_Write_Display+0x190>)
 8001226:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 8001228:	4b41      	ldr	r3, [pc, #260]	; (8001330 <CLCD_Write_Display+0x190>)
 800122a:	695b      	ldr	r3, [r3, #20]
 800122c:	4a40      	ldr	r2, [pc, #256]	; (8001330 <CLCD_Write_Display+0x190>)
 800122e:	f043 0301 	orr.w	r3, r3, #1
 8001232:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 8001234:	4b3e      	ldr	r3, [pc, #248]	; (8001330 <CLCD_Write_Display+0x190>)
 8001236:	695b      	ldr	r3, [r3, #20]
 8001238:	4a3d      	ldr	r2, [pc, #244]	; (8001330 <CLCD_Write_Display+0x190>)
 800123a:	f023 0302 	bic.w	r3, r3, #2
 800123e:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001240:	4b3b      	ldr	r3, [pc, #236]	; (8001330 <CLCD_Write_Display+0x190>)
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	4a3a      	ldr	r2, [pc, #232]	; (8001330 <CLCD_Write_Display+0x190>)
 8001246:	f023 0304 	bic.w	r3, r3, #4
 800124a:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 800124c:	4b38      	ldr	r3, [pc, #224]	; (8001330 <CLCD_Write_Display+0x190>)
 800124e:	695b      	ldr	r3, [r3, #20]
 8001250:	4a37      	ldr	r2, [pc, #220]	; (8001330 <CLCD_Write_Display+0x190>)
 8001252:	f043 0304 	orr.w	r3, r3, #4
 8001256:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001258:	4b35      	ldr	r3, [pc, #212]	; (8001330 <CLCD_Write_Display+0x190>)
 800125a:	695b      	ldr	r3, [r3, #20]
 800125c:	4a34      	ldr	r2, [pc, #208]	; (8001330 <CLCD_Write_Display+0x190>)
 800125e:	f023 0304 	bic.w	r3, r3, #4
 8001262:	6153      	str	r3, [r2, #20]
	
	// 4
	GPIO_D7->ODR = (b & 0x08) ? GPIO_D7->ODR | GPIO_PIN_D7 : GPIO_D7->ODR & ~GPIO_PIN_D7; //D7
 8001264:	79fb      	ldrb	r3, [r7, #7]
 8001266:	f003 0308 	and.w	r3, r3, #8
 800126a:	2b00      	cmp	r3, #0
 800126c:	d004      	beq.n	8001278 <CLCD_Write_Display+0xd8>
 800126e:	4b30      	ldr	r3, [pc, #192]	; (8001330 <CLCD_Write_Display+0x190>)
 8001270:	695b      	ldr	r3, [r3, #20]
 8001272:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001276:	e003      	b.n	8001280 <CLCD_Write_Display+0xe0>
 8001278:	4b2d      	ldr	r3, [pc, #180]	; (8001330 <CLCD_Write_Display+0x190>)
 800127a:	695b      	ldr	r3, [r3, #20]
 800127c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001280:	4a2b      	ldr	r2, [pc, #172]	; (8001330 <CLCD_Write_Display+0x190>)
 8001282:	6153      	str	r3, [r2, #20]
	GPIO_D6->ODR = (b & 0x04) ? GPIO_D6->ODR | GPIO_PIN_D6 : GPIO_D6->ODR & ~GPIO_PIN_D6; //D6
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	f003 0304 	and.w	r3, r3, #4
 800128a:	2b00      	cmp	r3, #0
 800128c:	d004      	beq.n	8001298 <CLCD_Write_Display+0xf8>
 800128e:	4b28      	ldr	r3, [pc, #160]	; (8001330 <CLCD_Write_Display+0x190>)
 8001290:	695b      	ldr	r3, [r3, #20]
 8001292:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001296:	e003      	b.n	80012a0 <CLCD_Write_Display+0x100>
 8001298:	4b25      	ldr	r3, [pc, #148]	; (8001330 <CLCD_Write_Display+0x190>)
 800129a:	695b      	ldr	r3, [r3, #20]
 800129c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80012a0:	4a23      	ldr	r2, [pc, #140]	; (8001330 <CLCD_Write_Display+0x190>)
 80012a2:	6153      	str	r3, [r2, #20]
	GPIO_D5->ODR = (b & 0x02) ? GPIO_D5->ODR | GPIO_PIN_D5 : GPIO_D5->ODR & ~GPIO_PIN_D5; //D5
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	f003 0302 	and.w	r3, r3, #2
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d004      	beq.n	80012b8 <CLCD_Write_Display+0x118>
 80012ae:	4b20      	ldr	r3, [pc, #128]	; (8001330 <CLCD_Write_Display+0x190>)
 80012b0:	695b      	ldr	r3, [r3, #20]
 80012b2:	f043 0320 	orr.w	r3, r3, #32
 80012b6:	e003      	b.n	80012c0 <CLCD_Write_Display+0x120>
 80012b8:	4b1d      	ldr	r3, [pc, #116]	; (8001330 <CLCD_Write_Display+0x190>)
 80012ba:	695b      	ldr	r3, [r3, #20]
 80012bc:	f023 0320 	bic.w	r3, r3, #32
 80012c0:	4a1b      	ldr	r2, [pc, #108]	; (8001330 <CLCD_Write_Display+0x190>)
 80012c2:	6153      	str	r3, [r2, #20]
	GPIO_D4->ODR = (b & 0x01) ? GPIO_D4->ODR | GPIO_PIN_D4 : GPIO_D4->ODR & ~GPIO_PIN_D4; //D4
 80012c4:	79fb      	ldrb	r3, [r7, #7]
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d004      	beq.n	80012d8 <CLCD_Write_Display+0x138>
 80012ce:	4b18      	ldr	r3, [pc, #96]	; (8001330 <CLCD_Write_Display+0x190>)
 80012d0:	695b      	ldr	r3, [r3, #20]
 80012d2:	f043 0310 	orr.w	r3, r3, #16
 80012d6:	e003      	b.n	80012e0 <CLCD_Write_Display+0x140>
 80012d8:	4b15      	ldr	r3, [pc, #84]	; (8001330 <CLCD_Write_Display+0x190>)
 80012da:	695b      	ldr	r3, [r3, #20]
 80012dc:	f023 0310 	bic.w	r3, r3, #16
 80012e0:	4a13      	ldr	r2, [pc, #76]	; (8001330 <CLCD_Write_Display+0x190>)
 80012e2:	6153      	str	r3, [r2, #20]
	
	GPIO_RS->ODR = GPIO_RS->ODR | GPIO_PIN_RS; //RS High
 80012e4:	4b12      	ldr	r3, [pc, #72]	; (8001330 <CLCD_Write_Display+0x190>)
 80012e6:	695b      	ldr	r3, [r3, #20]
 80012e8:	4a11      	ldr	r2, [pc, #68]	; (8001330 <CLCD_Write_Display+0x190>)
 80012ea:	f043 0301 	orr.w	r3, r3, #1
 80012ee:	6153      	str	r3, [r2, #20]
	GPIO_RW->ODR = GPIO_RW->ODR & ~GPIO_PIN_RW; //RW Low
 80012f0:	4b0f      	ldr	r3, [pc, #60]	; (8001330 <CLCD_Write_Display+0x190>)
 80012f2:	695b      	ldr	r3, [r3, #20]
 80012f4:	4a0e      	ldr	r2, [pc, #56]	; (8001330 <CLCD_Write_Display+0x190>)
 80012f6:	f023 0302 	bic.w	r3, r3, #2
 80012fa:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 80012fc:	4b0c      	ldr	r3, [pc, #48]	; (8001330 <CLCD_Write_Display+0x190>)
 80012fe:	695b      	ldr	r3, [r3, #20]
 8001300:	4a0b      	ldr	r2, [pc, #44]	; (8001330 <CLCD_Write_Display+0x190>)
 8001302:	f023 0304 	bic.w	r3, r3, #4
 8001306:	6153      	str	r3, [r2, #20]
	
	GPIO_EN->ODR = GPIO_EN->ODR | GPIO_PIN_EN; //EN High
 8001308:	4b09      	ldr	r3, [pc, #36]	; (8001330 <CLCD_Write_Display+0x190>)
 800130a:	695b      	ldr	r3, [r3, #20]
 800130c:	4a08      	ldr	r2, [pc, #32]	; (8001330 <CLCD_Write_Display+0x190>)
 800130e:	f043 0304 	orr.w	r3, r3, #4
 8001312:	6153      	str	r3, [r2, #20]
	GPIO_EN->ODR = GPIO_EN->ODR & ~GPIO_PIN_EN; //EN Low
 8001314:	4b06      	ldr	r3, [pc, #24]	; (8001330 <CLCD_Write_Display+0x190>)
 8001316:	695b      	ldr	r3, [r3, #20]
 8001318:	4a05      	ldr	r2, [pc, #20]	; (8001330 <CLCD_Write_Display+0x190>)
 800131a:	f023 0304 	bic.w	r3, r3, #4
 800131e:	6153      	str	r3, [r2, #20]
	
	HAL_Delay(1);
 8001320:	2001      	movs	r0, #1
 8001322:	f002 fa07 	bl	8003734 <HAL_Delay>
}
 8001326:	bf00      	nop
 8001328:	3708      	adds	r7, #8
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	40021000 	.word	0x40021000

08001334 <CLCD_Gotoxy>:


void CLCD_Gotoxy(unsigned char x, unsigned char y)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b082      	sub	sp, #8
 8001338:	af00      	add	r7, sp, #0
 800133a:	4603      	mov	r3, r0
 800133c:	460a      	mov	r2, r1
 800133e:	71fb      	strb	r3, [r7, #7]
 8001340:	4613      	mov	r3, r2
 8001342:	71bb      	strb	r3, [r7, #6]
	// 16 * 2 character LCD
	switch(y)
 8001344:	79bb      	ldrb	r3, [r7, #6]
 8001346:	2b00      	cmp	r3, #0
 8001348:	d002      	beq.n	8001350 <CLCD_Gotoxy+0x1c>
 800134a:	2b01      	cmp	r3, #1
 800134c:	d007      	beq.n	800135e <CLCD_Gotoxy+0x2a>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
		//case 2 : CLCD_Write_Instruction(0x90+x); break; //Uncomment for 16 * 4 character LCD
		//case 3 : CLCD_Write_Instruction(0xd0+x); break; //Uncomment for 16 * 4 character LCD
	}
}
 800134e:	e00d      	b.n	800136c <CLCD_Gotoxy+0x38>
		case 0 : CLCD_Write_Instruction(0x80 + x); break;
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	3b80      	subs	r3, #128	; 0x80
 8001354:	b2db      	uxtb	r3, r3
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff fe58 	bl	800100c <CLCD_Write_Instruction>
 800135c:	e006      	b.n	800136c <CLCD_Gotoxy+0x38>
		case 1 : CLCD_Write_Instruction(0xC0 + x); break;
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	3b40      	subs	r3, #64	; 0x40
 8001362:	b2db      	uxtb	r3, r3
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff fe51 	bl	800100c <CLCD_Write_Instruction>
 800136a:	bf00      	nop
}
 800136c:	bf00      	nop
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <CLCD_Puts>:

void CLCD_Puts(unsigned char x, unsigned char y, unsigned char *str)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	603a      	str	r2, [r7, #0]
 800137e:	71fb      	strb	r3, [r7, #7]
 8001380:	460b      	mov	r3, r1
 8001382:	71bb      	strb	r3, [r7, #6]
	unsigned int i=0;
 8001384:	2300      	movs	r3, #0
 8001386:	60fb      	str	r3, [r7, #12]

	CLCD_Gotoxy(x,y);
 8001388:	79ba      	ldrb	r2, [r7, #6]
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	4611      	mov	r1, r2
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff ffd0 	bl	8001334 <CLCD_Gotoxy>
	do
	{
		CLCD_Write_Display(str[i]);
 8001394:	683a      	ldr	r2, [r7, #0]
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	4413      	add	r3, r2
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	4618      	mov	r0, r3
 800139e:	f7ff feff 	bl	80011a0 <CLCD_Write_Display>
	}
	while(str[++i]!='\0');
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	3301      	adds	r3, #1
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	683a      	ldr	r2, [r7, #0]
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	4413      	add	r3, r2
 80013ae:	781b      	ldrb	r3, [r3, #0]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d1ef      	bne.n	8001394 <CLCD_Puts+0x20>
}
 80013b4:	bf00      	nop
 80013b6:	bf00      	nop
 80013b8:	3710      	adds	r7, #16
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}

080013be <CLCD_Init>:

void CLCD_Init(void)
{
 80013be:	b580      	push	{r7, lr}
 80013c0:	af00      	add	r7, sp, #0
	HAL_Delay(100);
 80013c2:	2064      	movs	r0, #100	; 0x64
 80013c4:	f002 f9b6 	bl	8003734 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 80013c8:	2028      	movs	r0, #40	; 0x28
 80013ca:	f7ff fe1f 	bl	800100c <CLCD_Write_Instruction>
	HAL_Delay(10);
 80013ce:	200a      	movs	r0, #10
 80013d0:	f002 f9b0 	bl	8003734 <HAL_Delay>
	CLCD_Write_Instruction(0x28);
 80013d4:	2028      	movs	r0, #40	; 0x28
 80013d6:	f7ff fe19 	bl	800100c <CLCD_Write_Instruction>
	HAL_Delay(10);
 80013da:	200a      	movs	r0, #10
 80013dc:	f002 f9aa 	bl	8003734 <HAL_Delay>
	CLCD_Write_Instruction(0x0C);
 80013e0:	200c      	movs	r0, #12
 80013e2:	f7ff fe13 	bl	800100c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x06);
 80013e6:	2006      	movs	r0, #6
 80013e8:	f7ff fe10 	bl	800100c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x02);
 80013ec:	2002      	movs	r0, #2
 80013ee:	f7ff fe0d 	bl	800100c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 80013f2:	2001      	movs	r0, #1
 80013f4:	f7ff fe0a 	bl	800100c <CLCD_Write_Instruction>
	CLCD_Write_Instruction(0x01);
 80013f8:	2001      	movs	r0, #1
 80013fa:	f7ff fe07 	bl	800100c <CLCD_Write_Instruction>
}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}

08001402 <CLCD_Clear>:

void CLCD_Clear(void)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	af00      	add	r7, sp, #0
	CLCD_Write_Instruction(0x01);
 8001406:	2001      	movs	r0, #1
 8001408:	f7ff fe00 	bl	800100c <CLCD_Write_Instruction>
	HAL_Delay(10);
 800140c:	200a      	movs	r0, #10
 800140e:	f002 f991 	bl	8003734 <HAL_Delay>
}
 8001412:	bf00      	nop
 8001414:	bd80      	pop	{r7, pc}
	...

08001418 <show_alarm>:
	system.wait_milisecond = 0;
	alarm.select = 0;
}

void show_alarm()
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af02      	add	r7, sp, #8
	// display on CLCD
	sprintf(clcd.str1, "ALARM #%d %s",
			alarm.select + 1,
 800141e:	4b32      	ldr	r3, [pc, #200]	; (80014e8 <show_alarm+0xd0>)
 8001420:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str1, "ALARM #%d %s",
 8001422:	1c5a      	adds	r2, r3, #1
			alarm.activate[alarm.select] ? "ON     " : "OFF    ");
 8001424:	4b30      	ldr	r3, [pc, #192]	; (80014e8 <show_alarm+0xd0>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	492f      	ldr	r1, [pc, #188]	; (80014e8 <show_alarm+0xd0>)
 800142a:	330a      	adds	r3, #10
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	440b      	add	r3, r1
 8001430:	685b      	ldr	r3, [r3, #4]
	sprintf(clcd.str1, "ALARM #%d %s",
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <show_alarm+0x22>
 8001436:	4b2d      	ldr	r3, [pc, #180]	; (80014ec <show_alarm+0xd4>)
 8001438:	e000      	b.n	800143c <show_alarm+0x24>
 800143a:	4b2d      	ldr	r3, [pc, #180]	; (80014f0 <show_alarm+0xd8>)
 800143c:	492d      	ldr	r1, [pc, #180]	; (80014f4 <show_alarm+0xdc>)
 800143e:	482e      	ldr	r0, [pc, #184]	; (80014f8 <show_alarm+0xe0>)
 8001440:	f004 f9d6 	bl	80057f0 <siprintf>
	sprintf(clcd.str2, "        %s %02d:%02d",
			clock.mode_24h ? "  " : (alarm.hour[alarm.select] < 12 ? "AM" : "PM"),
 8001444:	4b2d      	ldr	r3, [pc, #180]	; (80014fc <show_alarm+0xe4>)
 8001446:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "        %s %02d:%02d",
 8001448:	2b00      	cmp	r3, #0
 800144a:	d10b      	bne.n	8001464 <show_alarm+0x4c>
			clock.mode_24h ? "  " : (alarm.hour[alarm.select] < 12 ? "AM" : "PM"),
 800144c:	4b26      	ldr	r3, [pc, #152]	; (80014e8 <show_alarm+0xd0>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a25      	ldr	r2, [pc, #148]	; (80014e8 <show_alarm+0xd0>)
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	4413      	add	r3, r2
 8001456:	685b      	ldr	r3, [r3, #4]
 8001458:	2b0b      	cmp	r3, #11
 800145a:	dc01      	bgt.n	8001460 <show_alarm+0x48>
 800145c:	4828      	ldr	r0, [pc, #160]	; (8001500 <show_alarm+0xe8>)
 800145e:	e002      	b.n	8001466 <show_alarm+0x4e>
 8001460:	4828      	ldr	r0, [pc, #160]	; (8001504 <show_alarm+0xec>)
 8001462:	e000      	b.n	8001466 <show_alarm+0x4e>
	sprintf(clcd.str2, "        %s %02d:%02d",
 8001464:	4828      	ldr	r0, [pc, #160]	; (8001508 <show_alarm+0xf0>)
			clock.mode_24h ? alarm.hour[alarm.select] : alarm.hour[alarm.select] % 12,
 8001466:	4b25      	ldr	r3, [pc, #148]	; (80014fc <show_alarm+0xe4>)
 8001468:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "        %s %02d:%02d",
 800146a:	2b00      	cmp	r3, #0
 800146c:	d006      	beq.n	800147c <show_alarm+0x64>
			clock.mode_24h ? alarm.hour[alarm.select] : alarm.hour[alarm.select] % 12,
 800146e:	4b1e      	ldr	r3, [pc, #120]	; (80014e8 <show_alarm+0xd0>)
 8001470:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str2, "        %s %02d:%02d",
 8001472:	4a1d      	ldr	r2, [pc, #116]	; (80014e8 <show_alarm+0xd0>)
 8001474:	009b      	lsls	r3, r3, #2
 8001476:	4413      	add	r3, r2
 8001478:	685a      	ldr	r2, [r3, #4]
 800147a:	e010      	b.n	800149e <show_alarm+0x86>
			clock.mode_24h ? alarm.hour[alarm.select] : alarm.hour[alarm.select] % 12,
 800147c:	4b1a      	ldr	r3, [pc, #104]	; (80014e8 <show_alarm+0xd0>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a19      	ldr	r2, [pc, #100]	; (80014e8 <show_alarm+0xd0>)
 8001482:	009b      	lsls	r3, r3, #2
 8001484:	4413      	add	r3, r2
 8001486:	6859      	ldr	r1, [r3, #4]
	sprintf(clcd.str2, "        %s %02d:%02d",
 8001488:	4b20      	ldr	r3, [pc, #128]	; (800150c <show_alarm+0xf4>)
 800148a:	fb83 2301 	smull	r2, r3, r3, r1
 800148e:	105a      	asrs	r2, r3, #1
 8001490:	17cb      	asrs	r3, r1, #31
 8001492:	1ad2      	subs	r2, r2, r3
 8001494:	4613      	mov	r3, r2
 8001496:	005b      	lsls	r3, r3, #1
 8001498:	4413      	add	r3, r2
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	1aca      	subs	r2, r1, r3
			alarm.minute[alarm.select]);
 800149e:	4b12      	ldr	r3, [pc, #72]	; (80014e8 <show_alarm+0xd0>)
 80014a0:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str2, "        %s %02d:%02d",
 80014a2:	4911      	ldr	r1, [pc, #68]	; (80014e8 <show_alarm+0xd0>)
 80014a4:	3306      	adds	r3, #6
 80014a6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80014aa:	9300      	str	r3, [sp, #0]
 80014ac:	4613      	mov	r3, r2
 80014ae:	4602      	mov	r2, r0
 80014b0:	4917      	ldr	r1, [pc, #92]	; (8001510 <show_alarm+0xf8>)
 80014b2:	4818      	ldr	r0, [pc, #96]	; (8001514 <show_alarm+0xfc>)
 80014b4:	f004 f99c 	bl	80057f0 <siprintf>

	CLCD_Puts(0, 0, clcd.str1);
 80014b8:	4a0f      	ldr	r2, [pc, #60]	; (80014f8 <show_alarm+0xe0>)
 80014ba:	2100      	movs	r1, #0
 80014bc:	2000      	movs	r0, #0
 80014be:	f7ff ff59 	bl	8001374 <CLCD_Puts>
	CLCD_Puts(0, 1, clcd.str2);
 80014c2:	4a14      	ldr	r2, [pc, #80]	; (8001514 <show_alarm+0xfc>)
 80014c4:	2101      	movs	r1, #1
 80014c6:	2000      	movs	r0, #0
 80014c8:	f7ff ff54 	bl	8001374 <CLCD_Puts>

	// display on 7-seg
	show_7seg();
 80014cc:	f7ff fd1a 	bl	8000f04 <show_7seg>

	// if idle time over 30 seconds, return to clock mode
	if(system.wait_milisecond > 30000) system.mode = CLOCK;
 80014d0:	4b11      	ldr	r3, [pc, #68]	; (8001518 <show_alarm+0x100>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f247 5230 	movw	r2, #30000	; 0x7530
 80014d8:	4293      	cmp	r3, r2
 80014da:	dd02      	ble.n	80014e2 <show_alarm+0xca>
 80014dc:	4b0e      	ldr	r3, [pc, #56]	; (8001518 <show_alarm+0x100>)
 80014de:	2201      	movs	r2, #1
 80014e0:	711a      	strb	r2, [r3, #4]
}
 80014e2:	bf00      	nop
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd80      	pop	{r7, pc}
 80014e8:	2000005c 	.word	0x2000005c
 80014ec:	080060e4 	.word	0x080060e4
 80014f0:	080060ec 	.word	0x080060ec
 80014f4:	080060f4 	.word	0x080060f4
 80014f8:	2000012c 	.word	0x2000012c
 80014fc:	20000034 	.word	0x20000034
 8001500:	08006104 	.word	0x08006104
 8001504:	08006108 	.word	0x08006108
 8001508:	0800610c 	.word	0x0800610c
 800150c:	2aaaaaab 	.word	0x2aaaaaab
 8001510:	08006110 	.word	0x08006110
 8001514:	2000013c 	.word	0x2000013c
 8001518:	20000000 	.word	0x20000000

0800151c <next_alarm>:

void next_alarm()
{
 800151c:	b480      	push	{r7}
 800151e:	af00      	add	r7, sp, #0
	if(alarm.select + 1 == 5) alarm.select = 0;
 8001520:	4b08      	ldr	r3, [pc, #32]	; (8001544 <next_alarm+0x28>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2b04      	cmp	r3, #4
 8001526:	d103      	bne.n	8001530 <next_alarm+0x14>
 8001528:	4b06      	ldr	r3, [pc, #24]	; (8001544 <next_alarm+0x28>)
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
	else alarm.select++;
}
 800152e:	e004      	b.n	800153a <next_alarm+0x1e>
	else alarm.select++;
 8001530:	4b04      	ldr	r3, [pc, #16]	; (8001544 <next_alarm+0x28>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	3301      	adds	r3, #1
 8001536:	4a03      	ldr	r2, [pc, #12]	; (8001544 <next_alarm+0x28>)
 8001538:	6013      	str	r3, [r2, #0]
}
 800153a:	bf00      	nop
 800153c:	46bd      	mov	sp, r7
 800153e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001542:	4770      	bx	lr
 8001544:	2000005c 	.word	0x2000005c

08001548 <alarm_enable_disable>:

void alarm_enable_disable()
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
	alarm.activate[alarm.select] = !alarm.activate[alarm.select];
 800154c:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <alarm_enable_disable+0x38>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	4a0b      	ldr	r2, [pc, #44]	; (8001580 <alarm_enable_disable+0x38>)
 8001552:	330a      	adds	r3, #10
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	4413      	add	r3, r2
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	2b00      	cmp	r3, #0
 800155c:	bf0c      	ite	eq
 800155e:	2301      	moveq	r3, #1
 8001560:	2300      	movne	r3, #0
 8001562:	b2da      	uxtb	r2, r3
 8001564:	4b06      	ldr	r3, [pc, #24]	; (8001580 <alarm_enable_disable+0x38>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4611      	mov	r1, r2
 800156a:	4a05      	ldr	r2, [pc, #20]	; (8001580 <alarm_enable_disable+0x38>)
 800156c:	330a      	adds	r3, #10
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4413      	add	r3, r2
 8001572:	6059      	str	r1, [r3, #4]
}
 8001574:	bf00      	nop
 8001576:	46bd      	mov	sp, r7
 8001578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157c:	4770      	bx	lr
 800157e:	bf00      	nop
 8001580:	2000005c 	.word	0x2000005c

08001584 <check_alarm>:

void check_alarm()
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
	for(int i = 0; i < 5; i++)
 800158a:	2300      	movs	r3, #0
 800158c:	607b      	str	r3, [r7, #4]
 800158e:	e020      	b.n	80015d2 <check_alarm+0x4e>
		if(alarm.activate[i] &&
 8001590:	4a14      	ldr	r2, [pc, #80]	; (80015e4 <check_alarm+0x60>)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	330a      	adds	r3, #10
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	4413      	add	r3, r2
 800159a:	685b      	ldr	r3, [r3, #4]
 800159c:	2b00      	cmp	r3, #0
 800159e:	d015      	beq.n	80015cc <check_alarm+0x48>
		   alarm.hour[i] == clock.time.hour &&
 80015a0:	4a10      	ldr	r2, [pc, #64]	; (80015e4 <check_alarm+0x60>)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	4413      	add	r3, r2
 80015a8:	685a      	ldr	r2, [r3, #4]
 80015aa:	4b0f      	ldr	r3, [pc, #60]	; (80015e8 <check_alarm+0x64>)
 80015ac:	699b      	ldr	r3, [r3, #24]
		if(alarm.activate[i] &&
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d10c      	bne.n	80015cc <check_alarm+0x48>
		   alarm.minute[i] == clock.time.minute)
 80015b2:	4a0c      	ldr	r2, [pc, #48]	; (80015e4 <check_alarm+0x60>)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	3306      	adds	r3, #6
 80015b8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80015bc:	4b0a      	ldr	r3, [pc, #40]	; (80015e8 <check_alarm+0x64>)
 80015be:	69db      	ldr	r3, [r3, #28]
		   alarm.hour[i] == clock.time.hour &&
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d103      	bne.n	80015cc <check_alarm+0x48>
		{
			change_system_mode(ALARM_TRIGGER);
 80015c4:	2004      	movs	r0, #4
 80015c6:	f001 fd9f 	bl	8003108 <change_system_mode>
			break;
 80015ca:	e006      	b.n	80015da <check_alarm+0x56>
	for(int i = 0; i < 5; i++)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	3301      	adds	r3, #1
 80015d0:	607b      	str	r3, [r7, #4]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2b04      	cmp	r3, #4
 80015d6:	dddb      	ble.n	8001590 <check_alarm+0xc>
		}
}
 80015d8:	bf00      	nop
 80015da:	bf00      	nop
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	2000005c 	.word	0x2000005c
 80015e8:	20000034 	.word	0x20000034

080015ec <trigger_alarm>:

void trigger_alarm()
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
	// toggle buzzer and LED on every 30ms.
	if((system.wait_milisecond / 30) % 2)
 80015f0:	4b57      	ldr	r3, [pc, #348]	; (8001750 <trigger_alarm+0x164>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4a57      	ldr	r2, [pc, #348]	; (8001754 <trigger_alarm+0x168>)
 80015f6:	fb82 1203 	smull	r1, r2, r2, r3
 80015fa:	441a      	add	r2, r3
 80015fc:	1112      	asrs	r2, r2, #4
 80015fe:	17db      	asrs	r3, r3, #31
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	2b00      	cmp	r3, #0
 8001608:	d025      	beq.n	8001656 <trigger_alarm+0x6a>
	{
		buzzer_start(HIGH);
 800160a:	f641 504c 	movw	r0, #7500	; 0x1d4c
 800160e:	f000 fd69 	bl	80020e4 <buzzer_start>
		ALL_LED_ON();
 8001612:	2200      	movs	r2, #0
 8001614:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001618:	484f      	ldr	r0, [pc, #316]	; (8001758 <trigger_alarm+0x16c>)
 800161a:	f002 fb75 	bl	8003d08 <HAL_GPIO_WritePin>
 800161e:	2200      	movs	r2, #0
 8001620:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001624:	484c      	ldr	r0, [pc, #304]	; (8001758 <trigger_alarm+0x16c>)
 8001626:	f002 fb6f 	bl	8003d08 <HAL_GPIO_WritePin>
 800162a:	2200      	movs	r2, #0
 800162c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001630:	4849      	ldr	r0, [pc, #292]	; (8001758 <trigger_alarm+0x16c>)
 8001632:	f002 fb69 	bl	8003d08 <HAL_GPIO_WritePin>
 8001636:	2200      	movs	r2, #0
 8001638:	2140      	movs	r1, #64	; 0x40
 800163a:	4848      	ldr	r0, [pc, #288]	; (800175c <trigger_alarm+0x170>)
 800163c:	f002 fb64 	bl	8003d08 <HAL_GPIO_WritePin>
 8001640:	2200      	movs	r2, #0
 8001642:	2120      	movs	r1, #32
 8001644:	4846      	ldr	r0, [pc, #280]	; (8001760 <trigger_alarm+0x174>)
 8001646:	f002 fb5f 	bl	8003d08 <HAL_GPIO_WritePin>
 800164a:	2200      	movs	r2, #0
 800164c:	2101      	movs	r1, #1
 800164e:	4844      	ldr	r0, [pc, #272]	; (8001760 <trigger_alarm+0x174>)
 8001650:	f002 fb5a 	bl	8003d08 <HAL_GPIO_WritePin>
 8001654:	e022      	b.n	800169c <trigger_alarm+0xb0>
	}
	else
	{
		buzzer_stop();
 8001656:	f000 fd63 	bl	8002120 <buzzer_stop>
		ALL_LED_OFF();
 800165a:	2201      	movs	r2, #1
 800165c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001660:	483d      	ldr	r0, [pc, #244]	; (8001758 <trigger_alarm+0x16c>)
 8001662:	f002 fb51 	bl	8003d08 <HAL_GPIO_WritePin>
 8001666:	2201      	movs	r2, #1
 8001668:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800166c:	483a      	ldr	r0, [pc, #232]	; (8001758 <trigger_alarm+0x16c>)
 800166e:	f002 fb4b 	bl	8003d08 <HAL_GPIO_WritePin>
 8001672:	2201      	movs	r2, #1
 8001674:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001678:	4837      	ldr	r0, [pc, #220]	; (8001758 <trigger_alarm+0x16c>)
 800167a:	f002 fb45 	bl	8003d08 <HAL_GPIO_WritePin>
 800167e:	2201      	movs	r2, #1
 8001680:	2140      	movs	r1, #64	; 0x40
 8001682:	4836      	ldr	r0, [pc, #216]	; (800175c <trigger_alarm+0x170>)
 8001684:	f002 fb40 	bl	8003d08 <HAL_GPIO_WritePin>
 8001688:	2201      	movs	r2, #1
 800168a:	2120      	movs	r1, #32
 800168c:	4834      	ldr	r0, [pc, #208]	; (8001760 <trigger_alarm+0x174>)
 800168e:	f002 fb3b 	bl	8003d08 <HAL_GPIO_WritePin>
 8001692:	2201      	movs	r2, #1
 8001694:	2101      	movs	r1, #1
 8001696:	4832      	ldr	r0, [pc, #200]	; (8001760 <trigger_alarm+0x174>)
 8001698:	f002 fb36 	bl	8003d08 <HAL_GPIO_WritePin>
	}

	// toggle CLCD on every 500ms.
	if((clock.time.milisecond / 500) % 2)
 800169c:	4b31      	ldr	r3, [pc, #196]	; (8001764 <trigger_alarm+0x178>)
 800169e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a0:	4a31      	ldr	r2, [pc, #196]	; (8001768 <trigger_alarm+0x17c>)
 80016a2:	fb82 1203 	smull	r1, r2, r2, r3
 80016a6:	1152      	asrs	r2, r2, #5
 80016a8:	17db      	asrs	r3, r3, #31
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	f003 0301 	and.w	r3, r3, #1
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d005      	beq.n	80016c0 <trigger_alarm+0xd4>
	{
		CLCD_Puts(0, 0, "ALARM TRIGGERED!");
 80016b4:	4a2d      	ldr	r2, [pc, #180]	; (800176c <trigger_alarm+0x180>)
 80016b6:	2100      	movs	r1, #0
 80016b8:	2000      	movs	r0, #0
 80016ba:	f7ff fe5b 	bl	8001374 <CLCD_Puts>
 80016be:	e001      	b.n	80016c4 <trigger_alarm+0xd8>
	}
	else
	{
		CLCD_Clear();
 80016c0:	f7ff fe9f 	bl	8001402 <CLCD_Clear>
	}

	// display 7-seg.
	show_7seg();
 80016c4:	f7ff fc1e 	bl	8000f04 <show_7seg>

	// exit when press any button.
	if(CHECK_SW1_PRESSING() ||
 80016c8:	2108      	movs	r1, #8
 80016ca:	4829      	ldr	r0, [pc, #164]	; (8001770 <trigger_alarm+0x184>)
 80016cc:	f002 fb04 	bl	8003cd8 <HAL_GPIO_ReadPin>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d016      	beq.n	8001704 <trigger_alarm+0x118>
	   CHECK_SW2_PRESSING() ||
 80016d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016da:	4820      	ldr	r0, [pc, #128]	; (800175c <trigger_alarm+0x170>)
 80016dc:	f002 fafc 	bl	8003cd8 <HAL_GPIO_ReadPin>
 80016e0:	4603      	mov	r3, r0
	if(CHECK_SW1_PRESSING() ||
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d00e      	beq.n	8001704 <trigger_alarm+0x118>
	   CHECK_SW3_PRESSING() ||
 80016e6:	2110      	movs	r1, #16
 80016e8:	481b      	ldr	r0, [pc, #108]	; (8001758 <trigger_alarm+0x16c>)
 80016ea:	f002 faf5 	bl	8003cd8 <HAL_GPIO_ReadPin>
 80016ee:	4603      	mov	r3, r0
	   CHECK_SW2_PRESSING() ||
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d007      	beq.n	8001704 <trigger_alarm+0x118>
	   CHECK_SW4_PRESSING())
 80016f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016f8:	4817      	ldr	r0, [pc, #92]	; (8001758 <trigger_alarm+0x16c>)
 80016fa:	f002 faed 	bl	8003cd8 <HAL_GPIO_ReadPin>
 80016fe:	4603      	mov	r3, r0
	   CHECK_SW3_PRESSING() ||
 8001700:	2b01      	cmp	r3, #1
 8001702:	d123      	bne.n	800174c <trigger_alarm+0x160>
	{
		alarm.closing = TRUE;
 8001704:	4b1b      	ldr	r3, [pc, #108]	; (8001774 <trigger_alarm+0x188>)
 8001706:	2201      	movs	r2, #1
 8001708:	641a      	str	r2, [r3, #64]	; 0x40
		ALL_LED_OFF();
 800170a:	2201      	movs	r2, #1
 800170c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001710:	4811      	ldr	r0, [pc, #68]	; (8001758 <trigger_alarm+0x16c>)
 8001712:	f002 faf9 	bl	8003d08 <HAL_GPIO_WritePin>
 8001716:	2201      	movs	r2, #1
 8001718:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800171c:	480e      	ldr	r0, [pc, #56]	; (8001758 <trigger_alarm+0x16c>)
 800171e:	f002 faf3 	bl	8003d08 <HAL_GPIO_WritePin>
 8001722:	2201      	movs	r2, #1
 8001724:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001728:	480b      	ldr	r0, [pc, #44]	; (8001758 <trigger_alarm+0x16c>)
 800172a:	f002 faed 	bl	8003d08 <HAL_GPIO_WritePin>
 800172e:	2201      	movs	r2, #1
 8001730:	2140      	movs	r1, #64	; 0x40
 8001732:	480a      	ldr	r0, [pc, #40]	; (800175c <trigger_alarm+0x170>)
 8001734:	f002 fae8 	bl	8003d08 <HAL_GPIO_WritePin>
 8001738:	2201      	movs	r2, #1
 800173a:	2120      	movs	r1, #32
 800173c:	4808      	ldr	r0, [pc, #32]	; (8001760 <trigger_alarm+0x174>)
 800173e:	f002 fae3 	bl	8003d08 <HAL_GPIO_WritePin>
 8001742:	2201      	movs	r2, #1
 8001744:	2101      	movs	r1, #1
 8001746:	4806      	ldr	r0, [pc, #24]	; (8001760 <trigger_alarm+0x174>)
 8001748:	f002 fade 	bl	8003d08 <HAL_GPIO_WritePin>
	}
}
 800174c:	bf00      	nop
 800174e:	bd80      	pop	{r7, pc}
 8001750:	20000000 	.word	0x20000000
 8001754:	88888889 	.word	0x88888889
 8001758:	40020c00 	.word	0x40020c00
 800175c:	40020800 	.word	0x40020800
 8001760:	40020400 	.word	0x40020400
 8001764:	20000034 	.word	0x20000034
 8001768:	10624dd3 	.word	0x10624dd3
 800176c:	08006128 	.word	0x08006128
 8001770:	40021000 	.word	0x40021000
 8001774:	2000005c 	.word	0x2000005c

08001778 <button1_start>:
extern Alarm alarm;
extern void change_system_mode(System_Mode);

// Start
void button1_start()
{
 8001778:	b580      	push	{r7, lr}
 800177a:	af00      	add	r7, sp, #0
	beep_buzzer(30, LOW);
 800177c:	f643 2198 	movw	r1, #15000	; 0x3a98
 8001780:	201e      	movs	r0, #30
 8001782:	f000 fc7d 	bl	8002080 <beep_buzzer>

	button1.hold_milisecond = 0;
 8001786:	4b0a      	ldr	r3, [pc, #40]	; (80017b0 <button1_start+0x38>)
 8001788:	2200      	movs	r2, #0
 800178a:	605a      	str	r2, [r3, #4]
	button1.state = MEASURE_HOLD;
 800178c:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <button1_start+0x38>)
 800178e:	2201      	movs	r2, #1
 8001790:	731a      	strb	r2, [r3, #12]
	button1_measure_hold();
 8001792:	f000 f813 	bl	80017bc <button1_measure_hold>

	switch(system.mode)
 8001796:	4b07      	ldr	r3, [pc, #28]	; (80017b4 <button1_start+0x3c>)
 8001798:	791b      	ldrb	r3, [r3, #4]
 800179a:	2b04      	cmp	r3, #4
 800179c:	d105      	bne.n	80017aa <button1_start+0x32>
	{
	case ALARM_TRIGGER:
		change_system_mode(previous_system_mode);
 800179e:	4b06      	ldr	r3, [pc, #24]	; (80017b8 <button1_start+0x40>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	4618      	mov	r0, r3
 80017a4:	f001 fcb0 	bl	8003108 <change_system_mode>
		break;
 80017a8:	bf00      	nop
	}
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	200001e8 	.word	0x200001e8
 80017b4:	20000000 	.word	0x20000000
 80017b8:	20000008 	.word	0x20000008

080017bc <button1_measure_hold>:

void button1_measure_hold()
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
	// measure
	if(button1.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 80017c0:	4b2a      	ldr	r3, [pc, #168]	; (800186c <button1_measure_hold+0xb0>)
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80017c8:	dc03      	bgt.n	80017d2 <button1_measure_hold+0x16>
	{
		                                               button1.state = SHORT_HOLD;
 80017ca:	4b28      	ldr	r3, [pc, #160]	; (800186c <button1_measure_hold+0xb0>)
 80017cc:	2202      	movs	r2, #2
 80017ce:	731a      	strb	r2, [r3, #12]
 80017d0:	e024      	b.n	800181c <button1_measure_hold+0x60>
	}
	else if(button1.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 80017d2:	4b26      	ldr	r3, [pc, #152]	; (800186c <button1_measure_hold+0xb0>)
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80017da:	4293      	cmp	r3, r2
 80017dc:	dc0f      	bgt.n	80017fe <button1_measure_hold+0x42>
	{
		if(button1.state == SHORT_HOLD)                button1.state = SHORT_MID_THRESHOLD;
 80017de:	4b23      	ldr	r3, [pc, #140]	; (800186c <button1_measure_hold+0xb0>)
 80017e0:	7b1b      	ldrb	r3, [r3, #12]
 80017e2:	2b02      	cmp	r3, #2
 80017e4:	d103      	bne.n	80017ee <button1_measure_hold+0x32>
 80017e6:	4b21      	ldr	r3, [pc, #132]	; (800186c <button1_measure_hold+0xb0>)
 80017e8:	2203      	movs	r2, #3
 80017ea:	731a      	strb	r2, [r3, #12]
 80017ec:	e016      	b.n	800181c <button1_measure_hold+0x60>
		else if(button1.state == SHORT_MID_THRESHOLD)  button1.state = MID_HOLD;
 80017ee:	4b1f      	ldr	r3, [pc, #124]	; (800186c <button1_measure_hold+0xb0>)
 80017f0:	7b1b      	ldrb	r3, [r3, #12]
 80017f2:	2b03      	cmp	r3, #3
 80017f4:	d112      	bne.n	800181c <button1_measure_hold+0x60>
 80017f6:	4b1d      	ldr	r3, [pc, #116]	; (800186c <button1_measure_hold+0xb0>)
 80017f8:	2204      	movs	r2, #4
 80017fa:	731a      	strb	r2, [r3, #12]
 80017fc:	e00e      	b.n	800181c <button1_measure_hold+0x60>
	}
	else
	{
		if(button1.state == MID_HOLD)                  button1.state = MID_LONG_THRESHOLD;
 80017fe:	4b1b      	ldr	r3, [pc, #108]	; (800186c <button1_measure_hold+0xb0>)
 8001800:	7b1b      	ldrb	r3, [r3, #12]
 8001802:	2b04      	cmp	r3, #4
 8001804:	d103      	bne.n	800180e <button1_measure_hold+0x52>
 8001806:	4b19      	ldr	r3, [pc, #100]	; (800186c <button1_measure_hold+0xb0>)
 8001808:	2205      	movs	r2, #5
 800180a:	731a      	strb	r2, [r3, #12]
 800180c:	e006      	b.n	800181c <button1_measure_hold+0x60>
		else if(button1.state == MID_LONG_THRESHOLD)   button1.state = LONG_HOLD;
 800180e:	4b17      	ldr	r3, [pc, #92]	; (800186c <button1_measure_hold+0xb0>)
 8001810:	7b1b      	ldrb	r3, [r3, #12]
 8001812:	2b05      	cmp	r3, #5
 8001814:	d102      	bne.n	800181c <button1_measure_hold+0x60>
 8001816:	4b15      	ldr	r3, [pc, #84]	; (800186c <button1_measure_hold+0xb0>)
 8001818:	2206      	movs	r2, #6
 800181a:	731a      	strb	r2, [r3, #12]
	}

	// acting
	system.wait_milisecond = 0;
 800181c:	4b14      	ldr	r3, [pc, #80]	; (8001870 <button1_measure_hold+0xb4>)
 800181e:	2200      	movs	r2, #0
 8001820:	601a      	str	r2, [r3, #0]

	switch(button1.state)
 8001822:	4b12      	ldr	r3, [pc, #72]	; (800186c <button1_measure_hold+0xb0>)
 8001824:	7b1b      	ldrb	r3, [r3, #12]
 8001826:	3b02      	subs	r3, #2
 8001828:	2b04      	cmp	r3, #4
 800182a:	d81c      	bhi.n	8001866 <button1_measure_hold+0xaa>
 800182c:	a201      	add	r2, pc, #4	; (adr r2, 8001834 <button1_measure_hold+0x78>)
 800182e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001832:	bf00      	nop
 8001834:	08001849 	.word	0x08001849
 8001838:	0800184f 	.word	0x0800184f
 800183c:	08001855 	.word	0x08001855
 8001840:	0800185b 	.word	0x0800185b
 8001844:	08001861 	.word	0x08001861
	{
	case SHORT_HOLD:          button1_short_hold();          break;
 8001848:	f000 f814 	bl	8001874 <button1_short_hold>
 800184c:	e00b      	b.n	8001866 <button1_measure_hold+0xaa>
	case SHORT_MID_THRESHOLD: button1_short_mid_threshold(); break;
 800184e:	f000 f819 	bl	8001884 <button1_short_mid_threshold>
 8001852:	e008      	b.n	8001866 <button1_measure_hold+0xaa>
	case MID_HOLD:            button1_mid_hold();            break;
 8001854:	f000 f832 	bl	80018bc <button1_mid_hold>
 8001858:	e005      	b.n	8001866 <button1_measure_hold+0xaa>
	case MID_LONG_THRESHOLD:  button1_mid_long_threshold();  break;
 800185a:	f000 f836 	bl	80018ca <button1_mid_long_threshold>
 800185e:	e002      	b.n	8001866 <button1_measure_hold+0xaa>
	case LONG_HOLD:           button1_long_hold();           break;
 8001860:	f000 f83c 	bl	80018dc <button1_long_hold>
 8001864:	bf00      	nop
	}
}
 8001866:	bf00      	nop
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	200001e8 	.word	0x200001e8
 8001870:	20000000 	.word	0x20000000

08001874 <button1_short_hold>:

void button1_short_hold()
{
 8001874:	b480      	push	{r7}
 8001876:	af00      	add	r7, sp, #0

}
 8001878:	bf00      	nop
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr
	...

08001884 <button1_short_mid_threshold>:

void button1_short_mid_threshold()
{
 8001884:	b580      	push	{r7, lr}
 8001886:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 8001888:	f242 7110 	movw	r1, #10000	; 0x2710
 800188c:	201e      	movs	r0, #30
 800188e:	f000 fbf7 	bl	8002080 <beep_buzzer>

	switch(system.mode)
 8001892:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <button1_short_mid_threshold+0x34>)
 8001894:	791b      	ldrb	r3, [r3, #4]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d002      	beq.n	80018a0 <button1_short_mid_threshold+0x1c>
 800189a:	2b02      	cmp	r3, #2
 800189c:	d006      	beq.n	80018ac <button1_short_mid_threshold+0x28>

	case CLOCK_CONFIG:
		change_system_mode(CLOCK);
		break;
	}
}
 800189e:	e009      	b.n	80018b4 <button1_short_mid_threshold+0x30>
		change_system_mode(CLOCK_CONFIG);
 80018a0:	2002      	movs	r0, #2
 80018a2:	f001 fc31 	bl	8003108 <change_system_mode>
		init_clock_config();
 80018a6:	f000 fe0d 	bl	80024c4 <init_clock_config>
		break;
 80018aa:	e003      	b.n	80018b4 <button1_short_mid_threshold+0x30>
		change_system_mode(CLOCK);
 80018ac:	2001      	movs	r0, #1
 80018ae:	f001 fc2b 	bl	8003108 <change_system_mode>
		break;
 80018b2:	bf00      	nop
}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20000000 	.word	0x20000000

080018bc <button1_mid_hold>:

void button1_mid_hold()
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0

}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr

080018ca <button1_mid_long_threshold>:

void button1_mid_long_threshold()
{
 80018ca:	b580      	push	{r7, lr}
 80018cc:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 80018ce:	f641 514c 	movw	r1, #7500	; 0x1d4c
 80018d2:	201e      	movs	r0, #30
 80018d4:	f000 fbd4 	bl	8002080 <beep_buzzer>
}
 80018d8:	bf00      	nop
 80018da:	bd80      	pop	{r7, pc}

080018dc <button1_long_hold>:

void button1_long_hold()
{
 80018dc:	b480      	push	{r7}
 80018de:	af00      	add	r7, sp, #0

}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
	...

080018ec <button1_finish>:

// Finish
void button1_finish()
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	af00      	add	r7, sp, #0
	if(alarm.closing) alarm.closing = FALSE;
 80018f0:	4b05      	ldr	r3, [pc, #20]	; (8001908 <button1_finish+0x1c>)
 80018f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d003      	beq.n	8001900 <button1_finish+0x14>
 80018f8:	4b03      	ldr	r3, [pc, #12]	; (8001908 <button1_finish+0x1c>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	641a      	str	r2, [r3, #64]	; 0x40
	else button1_measure_release();
}
 80018fe:	e001      	b.n	8001904 <button1_finish+0x18>
	else button1_measure_release();
 8001900:	f000 f804 	bl	800190c <button1_measure_release>
}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}
 8001908:	2000005c 	.word	0x2000005c

0800190c <button1_measure_release>:

void button1_measure_release()
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
	// measure
	if(button1.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button1.state = SHORT_RELEASE;
 8001910:	4b15      	ldr	r3, [pc, #84]	; (8001968 <button1_measure_release+0x5c>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001918:	dc03      	bgt.n	8001922 <button1_measure_release+0x16>
 800191a:	4b13      	ldr	r3, [pc, #76]	; (8001968 <button1_measure_release+0x5c>)
 800191c:	2208      	movs	r2, #8
 800191e:	731a      	strb	r2, [r3, #12]
 8001920:	e00c      	b.n	800193c <button1_measure_release+0x30>
	else if(button1.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button1.state = MID_RELEASE;
 8001922:	4b11      	ldr	r3, [pc, #68]	; (8001968 <button1_measure_release+0x5c>)
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800192a:	4293      	cmp	r3, r2
 800192c:	dc03      	bgt.n	8001936 <button1_measure_release+0x2a>
 800192e:	4b0e      	ldr	r3, [pc, #56]	; (8001968 <button1_measure_release+0x5c>)
 8001930:	2209      	movs	r2, #9
 8001932:	731a      	strb	r2, [r3, #12]
 8001934:	e002      	b.n	800193c <button1_measure_release+0x30>
	else                                                         button1.state = LONG_RELEASE;
 8001936:	4b0c      	ldr	r3, [pc, #48]	; (8001968 <button1_measure_release+0x5c>)
 8001938:	220a      	movs	r2, #10
 800193a:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button1.state)
 800193c:	4b0a      	ldr	r3, [pc, #40]	; (8001968 <button1_measure_release+0x5c>)
 800193e:	7b1b      	ldrb	r3, [r3, #12]
 8001940:	2b0a      	cmp	r3, #10
 8001942:	d00c      	beq.n	800195e <button1_measure_release+0x52>
 8001944:	2b0a      	cmp	r3, #10
 8001946:	dc0d      	bgt.n	8001964 <button1_measure_release+0x58>
 8001948:	2b08      	cmp	r3, #8
 800194a:	d002      	beq.n	8001952 <button1_measure_release+0x46>
 800194c:	2b09      	cmp	r3, #9
 800194e:	d003      	beq.n	8001958 <button1_measure_release+0x4c>
	{
	case SHORT_RELEASE: button1_short_release(); break;
	case MID_RELEASE:   button1_mid_release();   break;
	case LONG_RELEASE:  button1_long_release();  break;
	}
}
 8001950:	e008      	b.n	8001964 <button1_measure_release+0x58>
	case SHORT_RELEASE: button1_short_release(); break;
 8001952:	f000 f80b 	bl	800196c <button1_short_release>
 8001956:	e005      	b.n	8001964 <button1_measure_release+0x58>
	case MID_RELEASE:   button1_mid_release();   break;
 8001958:	f000 f81e 	bl	8001998 <button1_mid_release>
 800195c:	e002      	b.n	8001964 <button1_measure_release+0x58>
	case LONG_RELEASE:  button1_long_release();  break;
 800195e:	f000 f822 	bl	80019a6 <button1_long_release>
 8001962:	bf00      	nop
}
 8001964:	bf00      	nop
 8001966:	bd80      	pop	{r7, pc}
 8001968:	200001e8 	.word	0x200001e8

0800196c <button1_short_release>:

void button1_short_release()
{
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0
	switch(system.mode)
 8001970:	4b08      	ldr	r3, [pc, #32]	; (8001994 <button1_short_release+0x28>)
 8001972:	791b      	ldrb	r3, [r3, #4]
 8001974:	2b01      	cmp	r3, #1
 8001976:	d002      	beq.n	800197e <button1_short_release+0x12>
 8001978:	2b03      	cmp	r3, #3
 800197a:	d004      	beq.n	8001986 <button1_short_release+0x1a>
		break;
	case ALARM:
		change_system_mode(CLOCK);
		break;
	}
}
 800197c:	e007      	b.n	800198e <button1_short_release+0x22>
		change_system_mode(ALARM);
 800197e:	2003      	movs	r0, #3
 8001980:	f001 fbc2 	bl	8003108 <change_system_mode>
		break;
 8001984:	e003      	b.n	800198e <button1_short_release+0x22>
		change_system_mode(CLOCK);
 8001986:	2001      	movs	r0, #1
 8001988:	f001 fbbe 	bl	8003108 <change_system_mode>
		break;
 800198c:	bf00      	nop
}
 800198e:	bf00      	nop
 8001990:	bd80      	pop	{r7, pc}
 8001992:	bf00      	nop
 8001994:	20000000 	.word	0x20000000

08001998 <button1_mid_release>:

void button1_mid_release()
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0

}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <button1_long_release>:

void button1_long_release()
{
 80019a6:	b480      	push	{r7}
 80019a8:	af00      	add	r7, sp, #0

}
 80019aa:	bf00      	nop
 80019ac:	46bd      	mov	sp, r7
 80019ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b2:	4770      	bx	lr

080019b4 <button2_start>:
extern Alarm alarm;
extern void change_system_mode(System_Mode);

// Start
void button2_start()
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
	beep_buzzer(30, LOW);
 80019b8:	f643 2198 	movw	r1, #15000	; 0x3a98
 80019bc:	201e      	movs	r0, #30
 80019be:	f000 fb5f 	bl	8002080 <beep_buzzer>

	button2.hold_milisecond = 0;
 80019c2:	4b0d      	ldr	r3, [pc, #52]	; (80019f8 <button2_start+0x44>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	605a      	str	r2, [r3, #4]
	button2.state = MEASURE_HOLD;
 80019c8:	4b0b      	ldr	r3, [pc, #44]	; (80019f8 <button2_start+0x44>)
 80019ca:	2201      	movs	r2, #1
 80019cc:	731a      	strb	r2, [r3, #12]
	button2_measure_hold();
 80019ce:	f000 f819 	bl	8001a04 <button2_measure_hold>

	switch(system.mode)
 80019d2:	4b0a      	ldr	r3, [pc, #40]	; (80019fc <button2_start+0x48>)
 80019d4:	791b      	ldrb	r3, [r3, #4]
 80019d6:	2b02      	cmp	r3, #2
 80019d8:	d002      	beq.n	80019e0 <button2_start+0x2c>
 80019da:	2b04      	cmp	r3, #4
 80019dc:	d003      	beq.n	80019e6 <button2_start+0x32>
		break;
	case ALARM_TRIGGER:
		change_system_mode(previous_system_mode);
		break;
	}
}
 80019de:	e008      	b.n	80019f2 <button2_start+0x3e>
		next_item();
 80019e0:	f000 fe20 	bl	8002624 <next_item>
		break;
 80019e4:	e005      	b.n	80019f2 <button2_start+0x3e>
		change_system_mode(previous_system_mode);
 80019e6:	4b06      	ldr	r3, [pc, #24]	; (8001a00 <button2_start+0x4c>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f001 fb8c 	bl	8003108 <change_system_mode>
		break;
 80019f0:	bf00      	nop
}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	200001f8 	.word	0x200001f8
 80019fc:	20000000 	.word	0x20000000
 8001a00:	20000008 	.word	0x20000008

08001a04 <button2_measure_hold>:

void button2_measure_hold()
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	af00      	add	r7, sp, #0
	// measure
	if(button2.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 8001a08:	4b2a      	ldr	r3, [pc, #168]	; (8001ab4 <button2_measure_hold+0xb0>)
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001a10:	dc03      	bgt.n	8001a1a <button2_measure_hold+0x16>
	{
		                                               button2.state = SHORT_HOLD;
 8001a12:	4b28      	ldr	r3, [pc, #160]	; (8001ab4 <button2_measure_hold+0xb0>)
 8001a14:	2202      	movs	r2, #2
 8001a16:	731a      	strb	r2, [r3, #12]
 8001a18:	e024      	b.n	8001a64 <button2_measure_hold+0x60>
	}
	else if(button2.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 8001a1a:	4b26      	ldr	r3, [pc, #152]	; (8001ab4 <button2_measure_hold+0xb0>)
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001a22:	4293      	cmp	r3, r2
 8001a24:	dc0f      	bgt.n	8001a46 <button2_measure_hold+0x42>
	{
		if(button2.state == SHORT_HOLD)                button2.state = SHORT_MID_THRESHOLD;
 8001a26:	4b23      	ldr	r3, [pc, #140]	; (8001ab4 <button2_measure_hold+0xb0>)
 8001a28:	7b1b      	ldrb	r3, [r3, #12]
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d103      	bne.n	8001a36 <button2_measure_hold+0x32>
 8001a2e:	4b21      	ldr	r3, [pc, #132]	; (8001ab4 <button2_measure_hold+0xb0>)
 8001a30:	2203      	movs	r2, #3
 8001a32:	731a      	strb	r2, [r3, #12]
 8001a34:	e016      	b.n	8001a64 <button2_measure_hold+0x60>
		else if(button2.state == SHORT_MID_THRESHOLD)  button2.state = MID_HOLD;
 8001a36:	4b1f      	ldr	r3, [pc, #124]	; (8001ab4 <button2_measure_hold+0xb0>)
 8001a38:	7b1b      	ldrb	r3, [r3, #12]
 8001a3a:	2b03      	cmp	r3, #3
 8001a3c:	d112      	bne.n	8001a64 <button2_measure_hold+0x60>
 8001a3e:	4b1d      	ldr	r3, [pc, #116]	; (8001ab4 <button2_measure_hold+0xb0>)
 8001a40:	2204      	movs	r2, #4
 8001a42:	731a      	strb	r2, [r3, #12]
 8001a44:	e00e      	b.n	8001a64 <button2_measure_hold+0x60>
	}
	else
	{
		if(button2.state == MID_HOLD)                  button2.state = MID_LONG_THRESHOLD;
 8001a46:	4b1b      	ldr	r3, [pc, #108]	; (8001ab4 <button2_measure_hold+0xb0>)
 8001a48:	7b1b      	ldrb	r3, [r3, #12]
 8001a4a:	2b04      	cmp	r3, #4
 8001a4c:	d103      	bne.n	8001a56 <button2_measure_hold+0x52>
 8001a4e:	4b19      	ldr	r3, [pc, #100]	; (8001ab4 <button2_measure_hold+0xb0>)
 8001a50:	2205      	movs	r2, #5
 8001a52:	731a      	strb	r2, [r3, #12]
 8001a54:	e006      	b.n	8001a64 <button2_measure_hold+0x60>
		else if(button2.state == MID_LONG_THRESHOLD)   button2.state = LONG_HOLD;
 8001a56:	4b17      	ldr	r3, [pc, #92]	; (8001ab4 <button2_measure_hold+0xb0>)
 8001a58:	7b1b      	ldrb	r3, [r3, #12]
 8001a5a:	2b05      	cmp	r3, #5
 8001a5c:	d102      	bne.n	8001a64 <button2_measure_hold+0x60>
 8001a5e:	4b15      	ldr	r3, [pc, #84]	; (8001ab4 <button2_measure_hold+0xb0>)
 8001a60:	2206      	movs	r2, #6
 8001a62:	731a      	strb	r2, [r3, #12]
	}

	// acting
	system.wait_milisecond = 0;
 8001a64:	4b14      	ldr	r3, [pc, #80]	; (8001ab8 <button2_measure_hold+0xb4>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]

	switch(button2.state)
 8001a6a:	4b12      	ldr	r3, [pc, #72]	; (8001ab4 <button2_measure_hold+0xb0>)
 8001a6c:	7b1b      	ldrb	r3, [r3, #12]
 8001a6e:	3b02      	subs	r3, #2
 8001a70:	2b04      	cmp	r3, #4
 8001a72:	d81c      	bhi.n	8001aae <button2_measure_hold+0xaa>
 8001a74:	a201      	add	r2, pc, #4	; (adr r2, 8001a7c <button2_measure_hold+0x78>)
 8001a76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a7a:	bf00      	nop
 8001a7c:	08001a91 	.word	0x08001a91
 8001a80:	08001a97 	.word	0x08001a97
 8001a84:	08001a9d 	.word	0x08001a9d
 8001a88:	08001aa3 	.word	0x08001aa3
 8001a8c:	08001aa9 	.word	0x08001aa9
	{
	case SHORT_HOLD:          button2_short_hold();          break;
 8001a90:	f000 f814 	bl	8001abc <button2_short_hold>
 8001a94:	e00b      	b.n	8001aae <button2_measure_hold+0xaa>
	case SHORT_MID_THRESHOLD: button2_short_mid_threshold(); break;
 8001a96:	f000 f818 	bl	8001aca <button2_short_mid_threshold>
 8001a9a:	e008      	b.n	8001aae <button2_measure_hold+0xaa>
	case MID_HOLD:            button2_mid_hold();            break;
 8001a9c:	f000 f81e 	bl	8001adc <button2_mid_hold>
 8001aa0:	e005      	b.n	8001aae <button2_measure_hold+0xaa>
	case MID_LONG_THRESHOLD:  button2_mid_long_threshold();  break;
 8001aa2:	f000 f822 	bl	8001aea <button2_mid_long_threshold>
 8001aa6:	e002      	b.n	8001aae <button2_measure_hold+0xaa>
	case LONG_HOLD:           button2_long_hold();           break;
 8001aa8:	f000 f828 	bl	8001afc <button2_long_hold>
 8001aac:	bf00      	nop
	}
}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	200001f8 	.word	0x200001f8
 8001ab8:	20000000 	.word	0x20000000

08001abc <button2_short_hold>:

void button2_short_hold()
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0

}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <button2_short_mid_threshold>:

void button2_short_mid_threshold()
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 8001ace:	f242 7110 	movw	r1, #10000	; 0x2710
 8001ad2:	201e      	movs	r0, #30
 8001ad4:	f000 fad4 	bl	8002080 <beep_buzzer>
}
 8001ad8:	bf00      	nop
 8001ada:	bd80      	pop	{r7, pc}

08001adc <button2_mid_hold>:

void button2_mid_hold()
{
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0

}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr

08001aea <button2_mid_long_threshold>:

void button2_mid_long_threshold()
{
 8001aea:	b580      	push	{r7, lr}
 8001aec:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 8001aee:	f641 514c 	movw	r1, #7500	; 0x1d4c
 8001af2:	201e      	movs	r0, #30
 8001af4:	f000 fac4 	bl	8002080 <beep_buzzer>
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}

08001afc <button2_long_hold>:

void button2_long_hold()
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0

}
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
	...

08001b0c <button2_finish>:

// Finish
void button2_finish()
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
	if(alarm.closing) alarm.closing = FALSE;
 8001b10:	4b05      	ldr	r3, [pc, #20]	; (8001b28 <button2_finish+0x1c>)
 8001b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d003      	beq.n	8001b20 <button2_finish+0x14>
 8001b18:	4b03      	ldr	r3, [pc, #12]	; (8001b28 <button2_finish+0x1c>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	641a      	str	r2, [r3, #64]	; 0x40
	else button2_measure_release();
}
 8001b1e:	e001      	b.n	8001b24 <button2_finish+0x18>
	else button2_measure_release();
 8001b20:	f000 f804 	bl	8001b2c <button2_measure_release>
}
 8001b24:	bf00      	nop
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	2000005c 	.word	0x2000005c

08001b2c <button2_measure_release>:

void button2_measure_release()
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	af00      	add	r7, sp, #0
	// measure
	if(button2.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button2.state = SHORT_RELEASE;
 8001b30:	4b15      	ldr	r3, [pc, #84]	; (8001b88 <button2_measure_release+0x5c>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001b38:	dc03      	bgt.n	8001b42 <button2_measure_release+0x16>
 8001b3a:	4b13      	ldr	r3, [pc, #76]	; (8001b88 <button2_measure_release+0x5c>)
 8001b3c:	2208      	movs	r2, #8
 8001b3e:	731a      	strb	r2, [r3, #12]
 8001b40:	e00c      	b.n	8001b5c <button2_measure_release+0x30>
	else if(button2.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button2.state = MID_RELEASE;
 8001b42:	4b11      	ldr	r3, [pc, #68]	; (8001b88 <button2_measure_release+0x5c>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	dc03      	bgt.n	8001b56 <button2_measure_release+0x2a>
 8001b4e:	4b0e      	ldr	r3, [pc, #56]	; (8001b88 <button2_measure_release+0x5c>)
 8001b50:	2209      	movs	r2, #9
 8001b52:	731a      	strb	r2, [r3, #12]
 8001b54:	e002      	b.n	8001b5c <button2_measure_release+0x30>
	else                                                         button2.state = LONG_RELEASE;
 8001b56:	4b0c      	ldr	r3, [pc, #48]	; (8001b88 <button2_measure_release+0x5c>)
 8001b58:	220a      	movs	r2, #10
 8001b5a:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button2.state)
 8001b5c:	4b0a      	ldr	r3, [pc, #40]	; (8001b88 <button2_measure_release+0x5c>)
 8001b5e:	7b1b      	ldrb	r3, [r3, #12]
 8001b60:	2b0a      	cmp	r3, #10
 8001b62:	d00c      	beq.n	8001b7e <button2_measure_release+0x52>
 8001b64:	2b0a      	cmp	r3, #10
 8001b66:	dc0d      	bgt.n	8001b84 <button2_measure_release+0x58>
 8001b68:	2b08      	cmp	r3, #8
 8001b6a:	d002      	beq.n	8001b72 <button2_measure_release+0x46>
 8001b6c:	2b09      	cmp	r3, #9
 8001b6e:	d003      	beq.n	8001b78 <button2_measure_release+0x4c>
	{
	case SHORT_RELEASE: button2_short_release(); break;
	case MID_RELEASE:   button2_mid_release();   break;
	case LONG_RELEASE:  button2_long_release();  break;
	}
}
 8001b70:	e008      	b.n	8001b84 <button2_measure_release+0x58>
	case SHORT_RELEASE: button2_short_release(); break;
 8001b72:	f000 f80b 	bl	8001b8c <button2_short_release>
 8001b76:	e005      	b.n	8001b84 <button2_measure_release+0x58>
	case MID_RELEASE:   button2_mid_release();   break;
 8001b78:	f000 f826 	bl	8001bc8 <button2_mid_release>
 8001b7c:	e002      	b.n	8001b84 <button2_measure_release+0x58>
	case LONG_RELEASE:  button2_long_release();  break;
 8001b7e:	f000 f82a 	bl	8001bd6 <button2_long_release>
 8001b82:	bf00      	nop
}
 8001b84:	bf00      	nop
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	200001f8 	.word	0x200001f8

08001b8c <button2_short_release>:

void button2_short_release()
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	af00      	add	r7, sp, #0
	switch(system.mode)
 8001b90:	4b0b      	ldr	r3, [pc, #44]	; (8001bc0 <button2_short_release+0x34>)
 8001b92:	791b      	ldrb	r3, [r3, #4]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d002      	beq.n	8001b9e <button2_short_release+0x12>
 8001b98:	2b03      	cmp	r3, #3
 8001b9a:	d00b      	beq.n	8001bb4 <button2_short_release+0x28>
		break;
	case ALARM:
		next_alarm();
		break;
	}
}
 8001b9c:	e00d      	b.n	8001bba <button2_short_release+0x2e>
		buzzer.config = !buzzer.config;
 8001b9e:	4b09      	ldr	r3, [pc, #36]	; (8001bc4 <button2_short_release+0x38>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	bf0c      	ite	eq
 8001ba6:	2301      	moveq	r3, #1
 8001ba8:	2300      	movne	r3, #0
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	461a      	mov	r2, r3
 8001bae:	4b05      	ldr	r3, [pc, #20]	; (8001bc4 <button2_short_release+0x38>)
 8001bb0:	609a      	str	r2, [r3, #8]
		break;
 8001bb2:	e002      	b.n	8001bba <button2_short_release+0x2e>
		next_alarm();
 8001bb4:	f7ff fcb2 	bl	800151c <next_alarm>
		break;
 8001bb8:	bf00      	nop
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	20000000 	.word	0x20000000
 8001bc4:	20000024 	.word	0x20000024

08001bc8 <button2_mid_release>:

void button2_mid_release()
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0

}
 8001bcc:	bf00      	nop
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <button2_long_release>:

void button2_long_release()
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	af00      	add	r7, sp, #0

}
 8001bda:	bf00      	nop
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <button3_start>:
extern Alarm alarm;
extern void change_system_mode(System_Mode);

// Start
void button3_start()
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
	beep_buzzer(30, LOW);
 8001be8:	f643 2198 	movw	r1, #15000	; 0x3a98
 8001bec:	201e      	movs	r0, #30
 8001bee:	f000 fa47 	bl	8002080 <beep_buzzer>

	button3.hold_milisecond = 0;
 8001bf2:	4b0d      	ldr	r3, [pc, #52]	; (8001c28 <button3_start+0x44>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	605a      	str	r2, [r3, #4]
	button3.state = MEASURE_HOLD;
 8001bf8:	4b0b      	ldr	r3, [pc, #44]	; (8001c28 <button3_start+0x44>)
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	731a      	strb	r2, [r3, #12]
	button3_measure_hold();
 8001bfe:	f000 f819 	bl	8001c34 <button3_measure_hold>

	switch(system.mode)
 8001c02:	4b0a      	ldr	r3, [pc, #40]	; (8001c2c <button3_start+0x48>)
 8001c04:	791b      	ldrb	r3, [r3, #4]
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d002      	beq.n	8001c10 <button3_start+0x2c>
 8001c0a:	2b04      	cmp	r3, #4
 8001c0c:	d003      	beq.n	8001c16 <button3_start+0x32>
		break;
	case ALARM_TRIGGER:
		change_system_mode(previous_system_mode);
		break;
	}
}
 8001c0e:	e008      	b.n	8001c22 <button3_start+0x3e>
		increase_once();
 8001c10:	f000 fd3e 	bl	8002690 <increase_once>
		break;
 8001c14:	e005      	b.n	8001c22 <button3_start+0x3e>
		change_system_mode(previous_system_mode);
 8001c16:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <button3_start+0x4c>)
 8001c18:	781b      	ldrb	r3, [r3, #0]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f001 fa74 	bl	8003108 <change_system_mode>
		break;
 8001c20:	bf00      	nop
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	20000208 	.word	0x20000208
 8001c2c:	20000000 	.word	0x20000000
 8001c30:	20000008 	.word	0x20000008

08001c34 <button3_measure_hold>:

void button3_measure_hold()
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	af00      	add	r7, sp, #0
	// measure
	if(button3.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 8001c38:	4b2a      	ldr	r3, [pc, #168]	; (8001ce4 <button3_measure_hold+0xb0>)
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001c40:	dc03      	bgt.n	8001c4a <button3_measure_hold+0x16>
	{
		                                               button3.state = SHORT_HOLD;
 8001c42:	4b28      	ldr	r3, [pc, #160]	; (8001ce4 <button3_measure_hold+0xb0>)
 8001c44:	2202      	movs	r2, #2
 8001c46:	731a      	strb	r2, [r3, #12]
 8001c48:	e024      	b.n	8001c94 <button3_measure_hold+0x60>
	}
	else if(button3.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 8001c4a:	4b26      	ldr	r3, [pc, #152]	; (8001ce4 <button3_measure_hold+0xb0>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001c52:	4293      	cmp	r3, r2
 8001c54:	dc0f      	bgt.n	8001c76 <button3_measure_hold+0x42>
	{
		if(button3.state == SHORT_HOLD)                button3.state = SHORT_MID_THRESHOLD;
 8001c56:	4b23      	ldr	r3, [pc, #140]	; (8001ce4 <button3_measure_hold+0xb0>)
 8001c58:	7b1b      	ldrb	r3, [r3, #12]
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d103      	bne.n	8001c66 <button3_measure_hold+0x32>
 8001c5e:	4b21      	ldr	r3, [pc, #132]	; (8001ce4 <button3_measure_hold+0xb0>)
 8001c60:	2203      	movs	r2, #3
 8001c62:	731a      	strb	r2, [r3, #12]
 8001c64:	e016      	b.n	8001c94 <button3_measure_hold+0x60>
		else if(button3.state == SHORT_MID_THRESHOLD)  button3.state = MID_HOLD;
 8001c66:	4b1f      	ldr	r3, [pc, #124]	; (8001ce4 <button3_measure_hold+0xb0>)
 8001c68:	7b1b      	ldrb	r3, [r3, #12]
 8001c6a:	2b03      	cmp	r3, #3
 8001c6c:	d112      	bne.n	8001c94 <button3_measure_hold+0x60>
 8001c6e:	4b1d      	ldr	r3, [pc, #116]	; (8001ce4 <button3_measure_hold+0xb0>)
 8001c70:	2204      	movs	r2, #4
 8001c72:	731a      	strb	r2, [r3, #12]
 8001c74:	e00e      	b.n	8001c94 <button3_measure_hold+0x60>
	}
	else
	{
		if(button3.state == MID_HOLD)                  button3.state = MID_LONG_THRESHOLD;
 8001c76:	4b1b      	ldr	r3, [pc, #108]	; (8001ce4 <button3_measure_hold+0xb0>)
 8001c78:	7b1b      	ldrb	r3, [r3, #12]
 8001c7a:	2b04      	cmp	r3, #4
 8001c7c:	d103      	bne.n	8001c86 <button3_measure_hold+0x52>
 8001c7e:	4b19      	ldr	r3, [pc, #100]	; (8001ce4 <button3_measure_hold+0xb0>)
 8001c80:	2205      	movs	r2, #5
 8001c82:	731a      	strb	r2, [r3, #12]
 8001c84:	e006      	b.n	8001c94 <button3_measure_hold+0x60>
		else if(button3.state == MID_LONG_THRESHOLD)   button3.state = LONG_HOLD;
 8001c86:	4b17      	ldr	r3, [pc, #92]	; (8001ce4 <button3_measure_hold+0xb0>)
 8001c88:	7b1b      	ldrb	r3, [r3, #12]
 8001c8a:	2b05      	cmp	r3, #5
 8001c8c:	d102      	bne.n	8001c94 <button3_measure_hold+0x60>
 8001c8e:	4b15      	ldr	r3, [pc, #84]	; (8001ce4 <button3_measure_hold+0xb0>)
 8001c90:	2206      	movs	r2, #6
 8001c92:	731a      	strb	r2, [r3, #12]
	}

	// acting
	system.wait_milisecond = 0;
 8001c94:	4b14      	ldr	r3, [pc, #80]	; (8001ce8 <button3_measure_hold+0xb4>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	601a      	str	r2, [r3, #0]

	switch(button3.state)
 8001c9a:	4b12      	ldr	r3, [pc, #72]	; (8001ce4 <button3_measure_hold+0xb0>)
 8001c9c:	7b1b      	ldrb	r3, [r3, #12]
 8001c9e:	3b02      	subs	r3, #2
 8001ca0:	2b04      	cmp	r3, #4
 8001ca2:	d81c      	bhi.n	8001cde <button3_measure_hold+0xaa>
 8001ca4:	a201      	add	r2, pc, #4	; (adr r2, 8001cac <button3_measure_hold+0x78>)
 8001ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001caa:	bf00      	nop
 8001cac:	08001cc1 	.word	0x08001cc1
 8001cb0:	08001cc7 	.word	0x08001cc7
 8001cb4:	08001ccd 	.word	0x08001ccd
 8001cb8:	08001cd3 	.word	0x08001cd3
 8001cbc:	08001cd9 	.word	0x08001cd9
	{
	case SHORT_HOLD:          button3_short_hold();          break;
 8001cc0:	f000 f814 	bl	8001cec <button3_short_hold>
 8001cc4:	e00b      	b.n	8001cde <button3_measure_hold+0xaa>
	case SHORT_MID_THRESHOLD: button3_short_mid_threshold(); break;
 8001cc6:	f000 f818 	bl	8001cfa <button3_short_mid_threshold>
 8001cca:	e008      	b.n	8001cde <button3_measure_hold+0xaa>
	case MID_HOLD:            button3_mid_hold();            break;
 8001ccc:	f000 f81e 	bl	8001d0c <button3_mid_hold>
 8001cd0:	e005      	b.n	8001cde <button3_measure_hold+0xaa>
	case MID_LONG_THRESHOLD:  button3_mid_long_threshold();  break;
 8001cd2:	f000 f82f 	bl	8001d34 <button3_mid_long_threshold>
 8001cd6:	e002      	b.n	8001cde <button3_measure_hold+0xaa>
	case LONG_HOLD:           button3_long_hold();           break;
 8001cd8:	f000 f836 	bl	8001d48 <button3_long_hold>
 8001cdc:	bf00      	nop
	}
}
 8001cde:	bf00      	nop
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000208 	.word	0x20000208
 8001ce8:	20000000 	.word	0x20000000

08001cec <button3_short_hold>:

void button3_short_hold()
{
 8001cec:	b480      	push	{r7}
 8001cee:	af00      	add	r7, sp, #0

}
 8001cf0:	bf00      	nop
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr

08001cfa <button3_short_mid_threshold>:

void button3_short_mid_threshold()
{
 8001cfa:	b580      	push	{r7, lr}
 8001cfc:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 8001cfe:	f242 7110 	movw	r1, #10000	; 0x2710
 8001d02:	201e      	movs	r0, #30
 8001d04:	f000 f9bc 	bl	8002080 <beep_buzzer>
}
 8001d08:	bf00      	nop
 8001d0a:	bd80      	pop	{r7, pc}

08001d0c <button3_mid_hold>:

void button3_mid_hold()
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
	button3.repeating_milisecond++;
 8001d10:	4b06      	ldr	r3, [pc, #24]	; (8001d2c <button3_mid_hold+0x20>)
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	3301      	adds	r3, #1
 8001d16:	4a05      	ldr	r2, [pc, #20]	; (8001d2c <button3_mid_hold+0x20>)
 8001d18:	6093      	str	r3, [r2, #8]

	switch(system.mode)
 8001d1a:	4b05      	ldr	r3, [pc, #20]	; (8001d30 <button3_mid_hold+0x24>)
 8001d1c:	791b      	ldrb	r3, [r3, #4]
 8001d1e:	2b02      	cmp	r3, #2
 8001d20:	d102      	bne.n	8001d28 <button3_mid_hold+0x1c>
	{
	case CLOCK_CONFIG: increase_continuous_150ms(); break;
 8001d22:	f000 fd97 	bl	8002854 <increase_continuous_150ms>
 8001d26:	bf00      	nop
	}
}
 8001d28:	bf00      	nop
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	20000208 	.word	0x20000208
 8001d30:	20000000 	.word	0x20000000

08001d34 <button3_mid_long_threshold>:

void button3_mid_long_threshold()
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 8001d38:	f641 514c 	movw	r1, #7500	; 0x1d4c
 8001d3c:	201e      	movs	r0, #30
 8001d3e:	f000 f99f 	bl	8002080 <beep_buzzer>
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
	...

08001d48 <button3_long_hold>:

void button3_long_hold()
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
	button3.repeating_milisecond++;
 8001d4c:	4b06      	ldr	r3, [pc, #24]	; (8001d68 <button3_long_hold+0x20>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	3301      	adds	r3, #1
 8001d52:	4a05      	ldr	r2, [pc, #20]	; (8001d68 <button3_long_hold+0x20>)
 8001d54:	6093      	str	r3, [r2, #8]

	switch(system.mode)
 8001d56:	4b05      	ldr	r3, [pc, #20]	; (8001d6c <button3_long_hold+0x24>)
 8001d58:	791b      	ldrb	r3, [r3, #4]
 8001d5a:	2b02      	cmp	r3, #2
 8001d5c:	d102      	bne.n	8001d64 <button3_long_hold+0x1c>
	{
	case CLOCK_CONFIG: increase_continuous_20ms(); break;
 8001d5e:	f000 fd89 	bl	8002874 <increase_continuous_20ms>
 8001d62:	bf00      	nop
	}
}
 8001d64:	bf00      	nop
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20000208 	.word	0x20000208
 8001d6c:	20000000 	.word	0x20000000

08001d70 <button3_finish>:

// Finish
void button3_finish()
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
	if(alarm.closing) alarm.closing = FALSE;
 8001d74:	4b05      	ldr	r3, [pc, #20]	; (8001d8c <button3_finish+0x1c>)
 8001d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d003      	beq.n	8001d84 <button3_finish+0x14>
 8001d7c:	4b03      	ldr	r3, [pc, #12]	; (8001d8c <button3_finish+0x1c>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	641a      	str	r2, [r3, #64]	; 0x40
	else button3_measure_release();
}
 8001d82:	e001      	b.n	8001d88 <button3_finish+0x18>
	else button3_measure_release();
 8001d84:	f000 f804 	bl	8001d90 <button3_measure_release>
}
 8001d88:	bf00      	nop
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	2000005c 	.word	0x2000005c

08001d90 <button3_measure_release>:

void button3_measure_release()
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
	// measure
	if(button3.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button3.state = SHORT_RELEASE;
 8001d94:	4b15      	ldr	r3, [pc, #84]	; (8001dec <button3_measure_release+0x5c>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001d9c:	dc03      	bgt.n	8001da6 <button3_measure_release+0x16>
 8001d9e:	4b13      	ldr	r3, [pc, #76]	; (8001dec <button3_measure_release+0x5c>)
 8001da0:	2208      	movs	r2, #8
 8001da2:	731a      	strb	r2, [r3, #12]
 8001da4:	e00c      	b.n	8001dc0 <button3_measure_release+0x30>
	else if(button3.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button3.state = MID_RELEASE;
 8001da6:	4b11      	ldr	r3, [pc, #68]	; (8001dec <button3_measure_release+0x5c>)
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001dae:	4293      	cmp	r3, r2
 8001db0:	dc03      	bgt.n	8001dba <button3_measure_release+0x2a>
 8001db2:	4b0e      	ldr	r3, [pc, #56]	; (8001dec <button3_measure_release+0x5c>)
 8001db4:	2209      	movs	r2, #9
 8001db6:	731a      	strb	r2, [r3, #12]
 8001db8:	e002      	b.n	8001dc0 <button3_measure_release+0x30>
	else                                                         button3.state = LONG_RELEASE;
 8001dba:	4b0c      	ldr	r3, [pc, #48]	; (8001dec <button3_measure_release+0x5c>)
 8001dbc:	220a      	movs	r2, #10
 8001dbe:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button3.state)
 8001dc0:	4b0a      	ldr	r3, [pc, #40]	; (8001dec <button3_measure_release+0x5c>)
 8001dc2:	7b1b      	ldrb	r3, [r3, #12]
 8001dc4:	2b0a      	cmp	r3, #10
 8001dc6:	d00c      	beq.n	8001de2 <button3_measure_release+0x52>
 8001dc8:	2b0a      	cmp	r3, #10
 8001dca:	dc0d      	bgt.n	8001de8 <button3_measure_release+0x58>
 8001dcc:	2b08      	cmp	r3, #8
 8001dce:	d002      	beq.n	8001dd6 <button3_measure_release+0x46>
 8001dd0:	2b09      	cmp	r3, #9
 8001dd2:	d003      	beq.n	8001ddc <button3_measure_release+0x4c>
	{
	case SHORT_RELEASE: button3_short_release(); break;
	case MID_RELEASE:   button3_mid_release();   break;
	case LONG_RELEASE:  button3_long_release();  break;
	}
}
 8001dd4:	e008      	b.n	8001de8 <button3_measure_release+0x58>
	case SHORT_RELEASE: button3_short_release(); break;
 8001dd6:	f000 f80b 	bl	8001df0 <button3_short_release>
 8001dda:	e005      	b.n	8001de8 <button3_measure_release+0x58>
	case MID_RELEASE:   button3_mid_release();   break;
 8001ddc:	f000 f826 	bl	8001e2c <button3_mid_release>
 8001de0:	e002      	b.n	8001de8 <button3_measure_release+0x58>
	case LONG_RELEASE:  button3_long_release();  break;
 8001de2:	f000 f82a 	bl	8001e3a <button3_long_release>
 8001de6:	bf00      	nop
}
 8001de8:	bf00      	nop
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	20000208 	.word	0x20000208

08001df0 <button3_short_release>:

void button3_short_release()
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
	switch(system.mode)
 8001df4:	4b0b      	ldr	r3, [pc, #44]	; (8001e24 <button3_short_release+0x34>)
 8001df6:	791b      	ldrb	r3, [r3, #4]
 8001df8:	2b01      	cmp	r3, #1
 8001dfa:	d002      	beq.n	8001e02 <button3_short_release+0x12>
 8001dfc:	2b03      	cmp	r3, #3
 8001dfe:	d00b      	beq.n	8001e18 <button3_short_release+0x28>
		break;
	case ALARM:
		alarm_enable_disable();
		break;
	}
}
 8001e00:	e00d      	b.n	8001e1e <button3_short_release+0x2e>
		clock.mode_24h = !clock.mode_24h;
 8001e02:	4b09      	ldr	r3, [pc, #36]	; (8001e28 <button3_short_release+0x38>)
 8001e04:	689b      	ldr	r3, [r3, #8]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	bf0c      	ite	eq
 8001e0a:	2301      	moveq	r3, #1
 8001e0c:	2300      	movne	r3, #0
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	461a      	mov	r2, r3
 8001e12:	4b05      	ldr	r3, [pc, #20]	; (8001e28 <button3_short_release+0x38>)
 8001e14:	609a      	str	r2, [r3, #8]
		break;
 8001e16:	e002      	b.n	8001e1e <button3_short_release+0x2e>
		alarm_enable_disable();
 8001e18:	f7ff fb96 	bl	8001548 <alarm_enable_disable>
		break;
 8001e1c:	bf00      	nop
}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	20000000 	.word	0x20000000
 8001e28:	20000034 	.word	0x20000034

08001e2c <button3_mid_release>:

void button3_mid_release()
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0

}
 8001e30:	bf00      	nop
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr

08001e3a <button3_long_release>:

void button3_long_release()
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	af00      	add	r7, sp, #0

}
 8001e3e:	bf00      	nop
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <button4_start>:
extern Alarm alarm;
extern void change_system_mode(System_Mode);

// Start
void button4_start()
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
	beep_buzzer(30, LOW);
 8001e4c:	f643 2198 	movw	r1, #15000	; 0x3a98
 8001e50:	201e      	movs	r0, #30
 8001e52:	f000 f915 	bl	8002080 <beep_buzzer>

	button4.hold_milisecond = 0;
 8001e56:	4b0d      	ldr	r3, [pc, #52]	; (8001e8c <button4_start+0x44>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	605a      	str	r2, [r3, #4]
	button4.state = MEASURE_HOLD;
 8001e5c:	4b0b      	ldr	r3, [pc, #44]	; (8001e8c <button4_start+0x44>)
 8001e5e:	2201      	movs	r2, #1
 8001e60:	731a      	strb	r2, [r3, #12]
	button4_measure_hold();
 8001e62:	f000 f819 	bl	8001e98 <button4_measure_hold>

	switch(system.mode)
 8001e66:	4b0a      	ldr	r3, [pc, #40]	; (8001e90 <button4_start+0x48>)
 8001e68:	791b      	ldrb	r3, [r3, #4]
 8001e6a:	2b02      	cmp	r3, #2
 8001e6c:	d002      	beq.n	8001e74 <button4_start+0x2c>
 8001e6e:	2b04      	cmp	r3, #4
 8001e70:	d003      	beq.n	8001e7a <button4_start+0x32>
		break;
	case ALARM_TRIGGER:
		change_system_mode(previous_system_mode);
		break;
	}
}
 8001e72:	e008      	b.n	8001e86 <button4_start+0x3e>
		decrease_once();
 8001e74:	f000 fc7e 	bl	8002774 <decrease_once>
		break;
 8001e78:	e005      	b.n	8001e86 <button4_start+0x3e>
		change_system_mode(previous_system_mode);
 8001e7a:	4b06      	ldr	r3, [pc, #24]	; (8001e94 <button4_start+0x4c>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f001 f942 	bl	8003108 <change_system_mode>
		break;
 8001e84:	bf00      	nop
}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000218 	.word	0x20000218
 8001e90:	20000000 	.word	0x20000000
 8001e94:	20000008 	.word	0x20000008

08001e98 <button4_measure_hold>:

void button4_measure_hold()
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
	// measure
	if(button4.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)
 8001e9c:	4b2a      	ldr	r3, [pc, #168]	; (8001f48 <button4_measure_hold+0xb0>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8001ea4:	dc03      	bgt.n	8001eae <button4_measure_hold+0x16>
	{
		                                               button4.state = SHORT_HOLD;
 8001ea6:	4b28      	ldr	r3, [pc, #160]	; (8001f48 <button4_measure_hold+0xb0>)
 8001ea8:	2202      	movs	r2, #2
 8001eaa:	731a      	strb	r2, [r3, #12]
 8001eac:	e024      	b.n	8001ef8 <button4_measure_hold+0x60>
	}
	else if(button4.hold_milisecond <= MID_LONG_BOUNDARY_TIME)
 8001eae:	4b26      	ldr	r3, [pc, #152]	; (8001f48 <button4_measure_hold+0xb0>)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	dc0f      	bgt.n	8001eda <button4_measure_hold+0x42>
	{
		if(button4.state == SHORT_HOLD)                button4.state = SHORT_MID_THRESHOLD;
 8001eba:	4b23      	ldr	r3, [pc, #140]	; (8001f48 <button4_measure_hold+0xb0>)
 8001ebc:	7b1b      	ldrb	r3, [r3, #12]
 8001ebe:	2b02      	cmp	r3, #2
 8001ec0:	d103      	bne.n	8001eca <button4_measure_hold+0x32>
 8001ec2:	4b21      	ldr	r3, [pc, #132]	; (8001f48 <button4_measure_hold+0xb0>)
 8001ec4:	2203      	movs	r2, #3
 8001ec6:	731a      	strb	r2, [r3, #12]
 8001ec8:	e016      	b.n	8001ef8 <button4_measure_hold+0x60>
		else if(button4.state == SHORT_MID_THRESHOLD)  button4.state = MID_HOLD;
 8001eca:	4b1f      	ldr	r3, [pc, #124]	; (8001f48 <button4_measure_hold+0xb0>)
 8001ecc:	7b1b      	ldrb	r3, [r3, #12]
 8001ece:	2b03      	cmp	r3, #3
 8001ed0:	d112      	bne.n	8001ef8 <button4_measure_hold+0x60>
 8001ed2:	4b1d      	ldr	r3, [pc, #116]	; (8001f48 <button4_measure_hold+0xb0>)
 8001ed4:	2204      	movs	r2, #4
 8001ed6:	731a      	strb	r2, [r3, #12]
 8001ed8:	e00e      	b.n	8001ef8 <button4_measure_hold+0x60>
	}
	else
	{
		if(button4.state == MID_HOLD)                  button4.state = MID_LONG_THRESHOLD;
 8001eda:	4b1b      	ldr	r3, [pc, #108]	; (8001f48 <button4_measure_hold+0xb0>)
 8001edc:	7b1b      	ldrb	r3, [r3, #12]
 8001ede:	2b04      	cmp	r3, #4
 8001ee0:	d103      	bne.n	8001eea <button4_measure_hold+0x52>
 8001ee2:	4b19      	ldr	r3, [pc, #100]	; (8001f48 <button4_measure_hold+0xb0>)
 8001ee4:	2205      	movs	r2, #5
 8001ee6:	731a      	strb	r2, [r3, #12]
 8001ee8:	e006      	b.n	8001ef8 <button4_measure_hold+0x60>
		else if(button4.state == MID_LONG_THRESHOLD)   button4.state = LONG_HOLD;
 8001eea:	4b17      	ldr	r3, [pc, #92]	; (8001f48 <button4_measure_hold+0xb0>)
 8001eec:	7b1b      	ldrb	r3, [r3, #12]
 8001eee:	2b05      	cmp	r3, #5
 8001ef0:	d102      	bne.n	8001ef8 <button4_measure_hold+0x60>
 8001ef2:	4b15      	ldr	r3, [pc, #84]	; (8001f48 <button4_measure_hold+0xb0>)
 8001ef4:	2206      	movs	r2, #6
 8001ef6:	731a      	strb	r2, [r3, #12]
	}

	// acting
	system.wait_milisecond = 0;
 8001ef8:	4b14      	ldr	r3, [pc, #80]	; (8001f4c <button4_measure_hold+0xb4>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]

	switch(button4.state)
 8001efe:	4b12      	ldr	r3, [pc, #72]	; (8001f48 <button4_measure_hold+0xb0>)
 8001f00:	7b1b      	ldrb	r3, [r3, #12]
 8001f02:	3b02      	subs	r3, #2
 8001f04:	2b04      	cmp	r3, #4
 8001f06:	d81c      	bhi.n	8001f42 <button4_measure_hold+0xaa>
 8001f08:	a201      	add	r2, pc, #4	; (adr r2, 8001f10 <button4_measure_hold+0x78>)
 8001f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f0e:	bf00      	nop
 8001f10:	08001f25 	.word	0x08001f25
 8001f14:	08001f2b 	.word	0x08001f2b
 8001f18:	08001f31 	.word	0x08001f31
 8001f1c:	08001f37 	.word	0x08001f37
 8001f20:	08001f3d 	.word	0x08001f3d
	{
	case SHORT_HOLD:          button4_short_hold();          break;
 8001f24:	f000 f814 	bl	8001f50 <button4_short_hold>
 8001f28:	e00b      	b.n	8001f42 <button4_measure_hold+0xaa>
	case SHORT_MID_THRESHOLD: button4_short_mid_threshold(); break;
 8001f2a:	f000 f818 	bl	8001f5e <button4_short_mid_threshold>
 8001f2e:	e008      	b.n	8001f42 <button4_measure_hold+0xaa>
	case MID_HOLD:            button4_mid_hold();            break;
 8001f30:	f000 f81e 	bl	8001f70 <button4_mid_hold>
 8001f34:	e005      	b.n	8001f42 <button4_measure_hold+0xaa>
	case MID_LONG_THRESHOLD:  button4_mid_long_threshold();  break;
 8001f36:	f000 f82f 	bl	8001f98 <button4_mid_long_threshold>
 8001f3a:	e002      	b.n	8001f42 <button4_measure_hold+0xaa>
	case LONG_HOLD:           button4_long_hold();           break;
 8001f3c:	f000 f836 	bl	8001fac <button4_long_hold>
 8001f40:	bf00      	nop
	}
}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20000218 	.word	0x20000218
 8001f4c:	20000000 	.word	0x20000000

08001f50 <button4_short_hold>:

void button4_short_hold()
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0

}
 8001f54:	bf00      	nop
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <button4_short_mid_threshold>:

void button4_short_mid_threshold()
{
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	af00      	add	r7, sp, #0
	beep_buzzer(30, MID);
 8001f62:	f242 7110 	movw	r1, #10000	; 0x2710
 8001f66:	201e      	movs	r0, #30
 8001f68:	f000 f88a 	bl	8002080 <beep_buzzer>
}
 8001f6c:	bf00      	nop
 8001f6e:	bd80      	pop	{r7, pc}

08001f70 <button4_mid_hold>:

void button4_mid_hold()
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
	button4.repeating_milisecond++;
 8001f74:	4b06      	ldr	r3, [pc, #24]	; (8001f90 <button4_mid_hold+0x20>)
 8001f76:	689b      	ldr	r3, [r3, #8]
 8001f78:	3301      	adds	r3, #1
 8001f7a:	4a05      	ldr	r2, [pc, #20]	; (8001f90 <button4_mid_hold+0x20>)
 8001f7c:	6093      	str	r3, [r2, #8]

	switch(system.mode)
 8001f7e:	4b05      	ldr	r3, [pc, #20]	; (8001f94 <button4_mid_hold+0x24>)
 8001f80:	791b      	ldrb	r3, [r3, #4]
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d102      	bne.n	8001f8c <button4_mid_hold+0x1c>
	{
	case CLOCK_CONFIG: decrease_continuous_150ms(); break;
 8001f86:	f000 fc85 	bl	8002894 <decrease_continuous_150ms>
 8001f8a:	bf00      	nop
	}
}
 8001f8c:	bf00      	nop
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	20000218 	.word	0x20000218
 8001f94:	20000000 	.word	0x20000000

08001f98 <button4_mid_long_threshold>:

void button4_mid_long_threshold()
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
	beep_buzzer(30, HIGH);
 8001f9c:	f641 514c 	movw	r1, #7500	; 0x1d4c
 8001fa0:	201e      	movs	r0, #30
 8001fa2:	f000 f86d 	bl	8002080 <beep_buzzer>
}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
	...

08001fac <button4_long_hold>:

void button4_long_hold()
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	af00      	add	r7, sp, #0
	button4.repeating_milisecond++;
 8001fb0:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <button4_long_hold+0x20>)
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	4a05      	ldr	r2, [pc, #20]	; (8001fcc <button4_long_hold+0x20>)
 8001fb8:	6093      	str	r3, [r2, #8]

	switch(system.mode)
 8001fba:	4b05      	ldr	r3, [pc, #20]	; (8001fd0 <button4_long_hold+0x24>)
 8001fbc:	791b      	ldrb	r3, [r3, #4]
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d102      	bne.n	8001fc8 <button4_long_hold+0x1c>
	{
	case CLOCK_CONFIG: decrease_continuous_20ms(); break;
 8001fc2:	f000 fc77 	bl	80028b4 <decrease_continuous_20ms>
 8001fc6:	bf00      	nop
	}
}
 8001fc8:	bf00      	nop
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	20000218 	.word	0x20000218
 8001fd0:	20000000 	.word	0x20000000

08001fd4 <button4_finish>:

// Finish
void button4_finish()
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
	if(alarm.closing) alarm.closing = FALSE;
 8001fd8:	4b05      	ldr	r3, [pc, #20]	; (8001ff0 <button4_finish+0x1c>)
 8001fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d003      	beq.n	8001fe8 <button4_finish+0x14>
 8001fe0:	4b03      	ldr	r3, [pc, #12]	; (8001ff0 <button4_finish+0x1c>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	641a      	str	r2, [r3, #64]	; 0x40
	else button4_measure_release();
}
 8001fe6:	e001      	b.n	8001fec <button4_finish+0x18>
	else button4_measure_release();
 8001fe8:	f000 f804 	bl	8001ff4 <button4_measure_release>
}
 8001fec:	bf00      	nop
 8001fee:	bd80      	pop	{r7, pc}
 8001ff0:	2000005c 	.word	0x2000005c

08001ff4 <button4_measure_release>:

void button4_measure_release()
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
	// measure
	if(button4.hold_milisecond <= SHORT_MID_BOUNDARY_TIME)       button4.state = SHORT_RELEASE;
 8001ff8:	4b15      	ldr	r3, [pc, #84]	; (8002050 <button4_measure_release+0x5c>)
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8002000:	dc03      	bgt.n	800200a <button4_measure_release+0x16>
 8002002:	4b13      	ldr	r3, [pc, #76]	; (8002050 <button4_measure_release+0x5c>)
 8002004:	2208      	movs	r2, #8
 8002006:	731a      	strb	r2, [r3, #12]
 8002008:	e00c      	b.n	8002024 <button4_measure_release+0x30>
	else if(button4.hold_milisecond <= MID_LONG_BOUNDARY_TIME)   button4.state = MID_RELEASE;
 800200a:	4b11      	ldr	r3, [pc, #68]	; (8002050 <button4_measure_release+0x5c>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8002012:	4293      	cmp	r3, r2
 8002014:	dc03      	bgt.n	800201e <button4_measure_release+0x2a>
 8002016:	4b0e      	ldr	r3, [pc, #56]	; (8002050 <button4_measure_release+0x5c>)
 8002018:	2209      	movs	r2, #9
 800201a:	731a      	strb	r2, [r3, #12]
 800201c:	e002      	b.n	8002024 <button4_measure_release+0x30>
	else                                                         button4.state = LONG_RELEASE;
 800201e:	4b0c      	ldr	r3, [pc, #48]	; (8002050 <button4_measure_release+0x5c>)
 8002020:	220a      	movs	r2, #10
 8002022:	731a      	strb	r2, [r3, #12]

	// acting
	switch(button4.state)
 8002024:	4b0a      	ldr	r3, [pc, #40]	; (8002050 <button4_measure_release+0x5c>)
 8002026:	7b1b      	ldrb	r3, [r3, #12]
 8002028:	2b0a      	cmp	r3, #10
 800202a:	d00c      	beq.n	8002046 <button4_measure_release+0x52>
 800202c:	2b0a      	cmp	r3, #10
 800202e:	dc0d      	bgt.n	800204c <button4_measure_release+0x58>
 8002030:	2b08      	cmp	r3, #8
 8002032:	d002      	beq.n	800203a <button4_measure_release+0x46>
 8002034:	2b09      	cmp	r3, #9
 8002036:	d003      	beq.n	8002040 <button4_measure_release+0x4c>
	{
	case SHORT_RELEASE: button4_short_release(); break;
	case MID_RELEASE:   button4_mid_release();   break;
	case LONG_RELEASE:  button4_long_release();  break;
	}
}
 8002038:	e008      	b.n	800204c <button4_measure_release+0x58>
	case SHORT_RELEASE: button4_short_release(); break;
 800203a:	f000 f80b 	bl	8002054 <button4_short_release>
 800203e:	e005      	b.n	800204c <button4_measure_release+0x58>
	case MID_RELEASE:   button4_mid_release();   break;
 8002040:	f000 f80f 	bl	8002062 <button4_mid_release>
 8002044:	e002      	b.n	800204c <button4_measure_release+0x58>
	case LONG_RELEASE:  button4_long_release();  break;
 8002046:	f000 f813 	bl	8002070 <button4_long_release>
 800204a:	bf00      	nop
}
 800204c:	bf00      	nop
 800204e:	bd80      	pop	{r7, pc}
 8002050:	20000218 	.word	0x20000218

08002054 <button4_short_release>:

void button4_short_release()
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0

}
 8002058:	bf00      	nop
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr

08002062 <button4_mid_release>:

void button4_mid_release()
{
 8002062:	b480      	push	{r7}
 8002064:	af00      	add	r7, sp, #0

}
 8002066:	bf00      	nop
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr

08002070 <button4_long_release>:

void button4_long_release()
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0

}
 8002074:	bf00      	nop
 8002076:	46bd      	mov	sp, r7
 8002078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207c:	4770      	bx	lr
	...

08002080 <beep_buzzer>:
#include "buzzer.h"

extern Buzzer buzzer;

void beep_buzzer(int beep_milisecond, Tone tone)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b082      	sub	sp, #8
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	460b      	mov	r3, r1
 800208a:	807b      	strh	r3, [r7, #2]
	// ready
	buzzer.beep_milisecond = beep_milisecond;
 800208c:	4a08      	ldr	r2, [pc, #32]	; (80020b0 <beep_buzzer+0x30>)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6053      	str	r3, [r2, #4]
	buzzer.state = BEEP;
 8002092:	4b07      	ldr	r3, [pc, #28]	; (80020b0 <beep_buzzer+0x30>)
 8002094:	2201      	movs	r2, #1
 8002096:	731a      	strb	r2, [r3, #12]
	buzzer.tone = tone;
 8002098:	4a05      	ldr	r2, [pc, #20]	; (80020b0 <beep_buzzer+0x30>)
 800209a:	887b      	ldrh	r3, [r7, #2]
 800209c:	81d3      	strh	r3, [r2, #14]

	// running
	buzzer_start(tone);
 800209e:	887b      	ldrh	r3, [r7, #2]
 80020a0:	4618      	mov	r0, r3
 80020a2:	f000 f81f 	bl	80020e4 <buzzer_start>
}
 80020a6:	bf00      	nop
 80020a8:	3708      	adds	r7, #8
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	20000024 	.word	0x20000024

080020b4 <beep_buzzer_check>:

void beep_buzzer_check()
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
	// stop
	if(buzzer.running_milisecond > buzzer.beep_milisecond)
 80020b8:	4b09      	ldr	r3, [pc, #36]	; (80020e0 <beep_buzzer_check+0x2c>)
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	4b08      	ldr	r3, [pc, #32]	; (80020e0 <beep_buzzer_check+0x2c>)
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	dd0a      	ble.n	80020da <beep_buzzer_check+0x26>
	{
		buzzer.running_milisecond = 0;
 80020c4:	4b06      	ldr	r3, [pc, #24]	; (80020e0 <beep_buzzer_check+0x2c>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	601a      	str	r2, [r3, #0]
		buzzer.beep_milisecond = 0;
 80020ca:	4b05      	ldr	r3, [pc, #20]	; (80020e0 <beep_buzzer_check+0x2c>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	605a      	str	r2, [r3, #4]
		buzzer.state = STOP;
 80020d0:	4b03      	ldr	r3, [pc, #12]	; (80020e0 <beep_buzzer_check+0x2c>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	731a      	strb	r2, [r3, #12]

		buzzer_stop();
 80020d6:	f000 f823 	bl	8002120 <buzzer_stop>
	}
}
 80020da:	bf00      	nop
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20000024 	.word	0x20000024

080020e4 <buzzer_start>:

void buzzer_start(Tone tone)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	4603      	mov	r3, r0
 80020ec:	80fb      	strh	r3, [r7, #6]
	buzzer.tone = tone;
 80020ee:	4a0a      	ldr	r2, [pc, #40]	; (8002118 <buzzer_start+0x34>)
 80020f0:	88fb      	ldrh	r3, [r7, #6]
 80020f2:	81d3      	strh	r3, [r2, #14]

	if(buzzer.config == ON)
 80020f4:	4b08      	ldr	r3, [pc, #32]	; (8002118 <buzzer_start+0x34>)
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	2b01      	cmp	r3, #1
 80020fa:	d108      	bne.n	800210e <buzzer_start+0x2a>
	{
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80020fc:	2100      	movs	r1, #0
 80020fe:	4807      	ldr	r0, [pc, #28]	; (800211c <buzzer_start+0x38>)
 8002100:	f002 fbb2 	bl	8004868 <HAL_TIM_PWM_Start>
		TIM2->PSC = buzzer.tone;
 8002104:	4b04      	ldr	r3, [pc, #16]	; (8002118 <buzzer_start+0x34>)
 8002106:	89da      	ldrh	r2, [r3, #14]
 8002108:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800210c:	629a      	str	r2, [r3, #40]	; 0x28
	}
}
 800210e:	bf00      	nop
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	20000024 	.word	0x20000024
 800211c:	20000230 	.word	0x20000230

08002120 <buzzer_stop>:

void buzzer_stop()
{
 8002120:	b580      	push	{r7, lr}
 8002122:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8002124:	2100      	movs	r1, #0
 8002126:	4802      	ldr	r0, [pc, #8]	; (8002130 <buzzer_stop+0x10>)
 8002128:	f002 fc66 	bl	80049f8 <HAL_TIM_PWM_Stop>
}
 800212c:	bf00      	nop
 800212e:	bd80      	pop	{r7, pc}
 8002130:	20000230 	.word	0x20000230

08002134 <init_clock>:
extern Clock clock;
extern Buzzer buzzer;
extern CLCD clcd;

void init_clock()
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
	clock_convert_time_format();
 8002138:	f000 f882 	bl	8002240 <clock_convert_time_format>
	check_leap_year();
 800213c:	f000 f92c 	bl	8002398 <check_leap_year>
}
 8002140:	bf00      	nop
 8002142:	bd80      	pop	{r7, pc}

08002144 <show_clock>:

void show_clock()
{
 8002144:	b590      	push	{r4, r7, lr}
 8002146:	b085      	sub	sp, #20
 8002148:	af04      	add	r7, sp, #16
	// display on CLCD
	sprintf(clcd.str1, "%s  %4d.%02d.%02d",
			clock.leap_year ? "LEAP" : "    ",
 800214a:	4b2f      	ldr	r3, [pc, #188]	; (8002208 <show_clock+0xc4>)
 800214c:	685b      	ldr	r3, [r3, #4]
	sprintf(clcd.str1, "%s  %4d.%02d.%02d",
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <show_clock+0x12>
 8002152:	492e      	ldr	r1, [pc, #184]	; (800220c <show_clock+0xc8>)
 8002154:	e000      	b.n	8002158 <show_clock+0x14>
 8002156:	492e      	ldr	r1, [pc, #184]	; (8002210 <show_clock+0xcc>)
 8002158:	4b2b      	ldr	r3, [pc, #172]	; (8002208 <show_clock+0xc4>)
 800215a:	68d8      	ldr	r0, [r3, #12]
 800215c:	4b2a      	ldr	r3, [pc, #168]	; (8002208 <show_clock+0xc4>)
 800215e:	691b      	ldr	r3, [r3, #16]
 8002160:	4a29      	ldr	r2, [pc, #164]	; (8002208 <show_clock+0xc4>)
 8002162:	6952      	ldr	r2, [r2, #20]
 8002164:	9201      	str	r2, [sp, #4]
 8002166:	9300      	str	r3, [sp, #0]
 8002168:	4603      	mov	r3, r0
 800216a:	460a      	mov	r2, r1
 800216c:	4929      	ldr	r1, [pc, #164]	; (8002214 <show_clock+0xd0>)
 800216e:	482a      	ldr	r0, [pc, #168]	; (8002218 <show_clock+0xd4>)
 8002170:	f003 fb3e 	bl	80057f0 <siprintf>
			clock.time.year,
			clock.time.month,
			clock.time.day);
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
			buzzer.config ? "ON " : "OFF",
 8002174:	4b29      	ldr	r3, [pc, #164]	; (800221c <show_clock+0xd8>)
 8002176:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <show_clock+0x3c>
 800217c:	4c28      	ldr	r4, [pc, #160]	; (8002220 <show_clock+0xdc>)
 800217e:	e000      	b.n	8002182 <show_clock+0x3e>
 8002180:	4c28      	ldr	r4, [pc, #160]	; (8002224 <show_clock+0xe0>)
			clock.mode_24h ? "  " : (clock.time.hour < 12 ? "AM" : "PM"),
 8002182:	4b21      	ldr	r3, [pc, #132]	; (8002208 <show_clock+0xc4>)
 8002184:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 8002186:	2b00      	cmp	r3, #0
 8002188:	d107      	bne.n	800219a <show_clock+0x56>
			clock.mode_24h ? "  " : (clock.time.hour < 12 ? "AM" : "PM"),
 800218a:	4b1f      	ldr	r3, [pc, #124]	; (8002208 <show_clock+0xc4>)
 800218c:	699b      	ldr	r3, [r3, #24]
 800218e:	2b0b      	cmp	r3, #11
 8002190:	dc01      	bgt.n	8002196 <show_clock+0x52>
 8002192:	4825      	ldr	r0, [pc, #148]	; (8002228 <show_clock+0xe4>)
 8002194:	e002      	b.n	800219c <show_clock+0x58>
 8002196:	4825      	ldr	r0, [pc, #148]	; (800222c <show_clock+0xe8>)
 8002198:	e000      	b.n	800219c <show_clock+0x58>
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 800219a:	4825      	ldr	r0, [pc, #148]	; (8002230 <show_clock+0xec>)
			clock.mode_24h ? clock.time.hour : clock.time.hour % 12,
 800219c:	4b1a      	ldr	r3, [pc, #104]	; (8002208 <show_clock+0xc4>)
 800219e:	689b      	ldr	r3, [r3, #8]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d002      	beq.n	80021aa <show_clock+0x66>
 80021a4:	4b18      	ldr	r3, [pc, #96]	; (8002208 <show_clock+0xc4>)
 80021a6:	699a      	ldr	r2, [r3, #24]
 80021a8:	e00c      	b.n	80021c4 <show_clock+0x80>
			clock.mode_24h ? clock.time.hour : clock.time.hour % 12,
 80021aa:	4b17      	ldr	r3, [pc, #92]	; (8002208 <show_clock+0xc4>)
 80021ac:	6999      	ldr	r1, [r3, #24]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 80021ae:	4b21      	ldr	r3, [pc, #132]	; (8002234 <show_clock+0xf0>)
 80021b0:	fb83 2301 	smull	r2, r3, r3, r1
 80021b4:	105a      	asrs	r2, r3, #1
 80021b6:	17cb      	asrs	r3, r1, #31
 80021b8:	1ad2      	subs	r2, r2, r3
 80021ba:	4613      	mov	r3, r2
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	4413      	add	r3, r2
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	1aca      	subs	r2, r1, r3
			clock.point ? ':' : ' ',
 80021c4:	4b10      	ldr	r3, [pc, #64]	; (8002208 <show_clock+0xc4>)
 80021c6:	681b      	ldr	r3, [r3, #0]
	sprintf(clcd.str2, "BZ %s  %s %02d%c%02d",
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <show_clock+0x8c>
 80021cc:	233a      	movs	r3, #58	; 0x3a
 80021ce:	e000      	b.n	80021d2 <show_clock+0x8e>
 80021d0:	2320      	movs	r3, #32
 80021d2:	490d      	ldr	r1, [pc, #52]	; (8002208 <show_clock+0xc4>)
 80021d4:	69c9      	ldr	r1, [r1, #28]
 80021d6:	9102      	str	r1, [sp, #8]
 80021d8:	9301      	str	r3, [sp, #4]
 80021da:	9200      	str	r2, [sp, #0]
 80021dc:	4603      	mov	r3, r0
 80021de:	4622      	mov	r2, r4
 80021e0:	4915      	ldr	r1, [pc, #84]	; (8002238 <show_clock+0xf4>)
 80021e2:	4816      	ldr	r0, [pc, #88]	; (800223c <show_clock+0xf8>)
 80021e4:	f003 fb04 	bl	80057f0 <siprintf>
			clock.time.minute);

	CLCD_Puts(0, 0, clcd.str1);
 80021e8:	4a0b      	ldr	r2, [pc, #44]	; (8002218 <show_clock+0xd4>)
 80021ea:	2100      	movs	r1, #0
 80021ec:	2000      	movs	r0, #0
 80021ee:	f7ff f8c1 	bl	8001374 <CLCD_Puts>
	CLCD_Puts(0, 1, clcd.str2);
 80021f2:	4a12      	ldr	r2, [pc, #72]	; (800223c <show_clock+0xf8>)
 80021f4:	2101      	movs	r1, #1
 80021f6:	2000      	movs	r0, #0
 80021f8:	f7ff f8bc 	bl	8001374 <CLCD_Puts>

	// display on 7-seg
	show_7seg();
 80021fc:	f7fe fe82 	bl	8000f04 <show_7seg>
}
 8002200:	bf00      	nop
 8002202:	3704      	adds	r7, #4
 8002204:	46bd      	mov	sp, r7
 8002206:	bd90      	pop	{r4, r7, pc}
 8002208:	20000034 	.word	0x20000034
 800220c:	0800613c 	.word	0x0800613c
 8002210:	08006144 	.word	0x08006144
 8002214:	0800614c 	.word	0x0800614c
 8002218:	2000012c 	.word	0x2000012c
 800221c:	20000024 	.word	0x20000024
 8002220:	08006160 	.word	0x08006160
 8002224:	08006164 	.word	0x08006164
 8002228:	08006168 	.word	0x08006168
 800222c:	0800616c 	.word	0x0800616c
 8002230:	08006170 	.word	0x08006170
 8002234:	2aaaaaab 	.word	0x2aaaaaab
 8002238:	08006174 	.word	0x08006174
 800223c:	2000013c 	.word	0x2000013c

08002240 <clock_convert_time_format>:

void clock_convert_time_format()
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
	if(clock.time.milisecond == 1000)
 8002244:	4b2b      	ldr	r3, [pc, #172]	; (80022f4 <clock_convert_time_format+0xb4>)
 8002246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002248:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800224c:	d107      	bne.n	800225e <clock_convert_time_format+0x1e>
	{
		clock.time.milisecond = 0;
 800224e:	4b29      	ldr	r3, [pc, #164]	; (80022f4 <clock_convert_time_format+0xb4>)
 8002250:	2200      	movs	r2, #0
 8002252:	625a      	str	r2, [r3, #36]	; 0x24
		clock.time.second++;
 8002254:	4b27      	ldr	r3, [pc, #156]	; (80022f4 <clock_convert_time_format+0xb4>)
 8002256:	6a1b      	ldr	r3, [r3, #32]
 8002258:	3301      	adds	r3, #1
 800225a:	4a26      	ldr	r2, [pc, #152]	; (80022f4 <clock_convert_time_format+0xb4>)
 800225c:	6213      	str	r3, [r2, #32]
	}
	if(clock.time.second == 60)
 800225e:	4b25      	ldr	r3, [pc, #148]	; (80022f4 <clock_convert_time_format+0xb4>)
 8002260:	6a1b      	ldr	r3, [r3, #32]
 8002262:	2b3c      	cmp	r3, #60	; 0x3c
 8002264:	d107      	bne.n	8002276 <clock_convert_time_format+0x36>
	{
		clock.time.second = 0;
 8002266:	4b23      	ldr	r3, [pc, #140]	; (80022f4 <clock_convert_time_format+0xb4>)
 8002268:	2200      	movs	r2, #0
 800226a:	621a      	str	r2, [r3, #32]
		clock.time.minute++;
 800226c:	4b21      	ldr	r3, [pc, #132]	; (80022f4 <clock_convert_time_format+0xb4>)
 800226e:	69db      	ldr	r3, [r3, #28]
 8002270:	3301      	adds	r3, #1
 8002272:	4a20      	ldr	r2, [pc, #128]	; (80022f4 <clock_convert_time_format+0xb4>)
 8002274:	61d3      	str	r3, [r2, #28]
	}
	if(clock.time.minute == 60)
 8002276:	4b1f      	ldr	r3, [pc, #124]	; (80022f4 <clock_convert_time_format+0xb4>)
 8002278:	69db      	ldr	r3, [r3, #28]
 800227a:	2b3c      	cmp	r3, #60	; 0x3c
 800227c:	d10c      	bne.n	8002298 <clock_convert_time_format+0x58>
	{
		clock.time.minute = 0;
 800227e:	4b1d      	ldr	r3, [pc, #116]	; (80022f4 <clock_convert_time_format+0xb4>)
 8002280:	2200      	movs	r2, #0
 8002282:	61da      	str	r2, [r3, #28]
		clock.time.hour++;
 8002284:	4b1b      	ldr	r3, [pc, #108]	; (80022f4 <clock_convert_time_format+0xb4>)
 8002286:	699b      	ldr	r3, [r3, #24]
 8002288:	3301      	adds	r3, #1
 800228a:	4a1a      	ldr	r2, [pc, #104]	; (80022f4 <clock_convert_time_format+0xb4>)
 800228c:	6193      	str	r3, [r2, #24]

		beep_buzzer(30, MID);
 800228e:	f242 7110 	movw	r1, #10000	; 0x2710
 8002292:	201e      	movs	r0, #30
 8002294:	f7ff fef4 	bl	8002080 <beep_buzzer>
	}
	if(clock.time.hour == 24)
 8002298:	4b16      	ldr	r3, [pc, #88]	; (80022f4 <clock_convert_time_format+0xb4>)
 800229a:	699b      	ldr	r3, [r3, #24]
 800229c:	2b18      	cmp	r3, #24
 800229e:	d10c      	bne.n	80022ba <clock_convert_time_format+0x7a>
	{
		clock.time.hour = 0;
 80022a0:	4b14      	ldr	r3, [pc, #80]	; (80022f4 <clock_convert_time_format+0xb4>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	619a      	str	r2, [r3, #24]
		clock.time.day++;
 80022a6:	4b13      	ldr	r3, [pc, #76]	; (80022f4 <clock_convert_time_format+0xb4>)
 80022a8:	695b      	ldr	r3, [r3, #20]
 80022aa:	3301      	adds	r3, #1
 80022ac:	4a11      	ldr	r2, [pc, #68]	; (80022f4 <clock_convert_time_format+0xb4>)
 80022ae:	6153      	str	r3, [r2, #20]

		beep_buzzer(30, HIGH);
 80022b0:	f641 514c 	movw	r1, #7500	; 0x1d4c
 80022b4:	201e      	movs	r0, #30
 80022b6:	f7ff fee3 	bl	8002080 <beep_buzzer>
	}
	if(check_day_reach_end())
 80022ba:	f000 f81d 	bl	80022f8 <check_day_reach_end>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d007      	beq.n	80022d4 <clock_convert_time_format+0x94>
	{
		clock.time.day = 1;
 80022c4:	4b0b      	ldr	r3, [pc, #44]	; (80022f4 <clock_convert_time_format+0xb4>)
 80022c6:	2201      	movs	r2, #1
 80022c8:	615a      	str	r2, [r3, #20]
		clock.time.month++;
 80022ca:	4b0a      	ldr	r3, [pc, #40]	; (80022f4 <clock_convert_time_format+0xb4>)
 80022cc:	691b      	ldr	r3, [r3, #16]
 80022ce:	3301      	adds	r3, #1
 80022d0:	4a08      	ldr	r2, [pc, #32]	; (80022f4 <clock_convert_time_format+0xb4>)
 80022d2:	6113      	str	r3, [r2, #16]
	}
	if(clock.time.month == 13)
 80022d4:	4b07      	ldr	r3, [pc, #28]	; (80022f4 <clock_convert_time_format+0xb4>)
 80022d6:	691b      	ldr	r3, [r3, #16]
 80022d8:	2b0d      	cmp	r3, #13
 80022da:	d109      	bne.n	80022f0 <clock_convert_time_format+0xb0>
	{
		clock.time.month = 1;
 80022dc:	4b05      	ldr	r3, [pc, #20]	; (80022f4 <clock_convert_time_format+0xb4>)
 80022de:	2201      	movs	r2, #1
 80022e0:	611a      	str	r2, [r3, #16]
		clock.time.year++;
 80022e2:	4b04      	ldr	r3, [pc, #16]	; (80022f4 <clock_convert_time_format+0xb4>)
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	3301      	adds	r3, #1
 80022e8:	4a02      	ldr	r2, [pc, #8]	; (80022f4 <clock_convert_time_format+0xb4>)
 80022ea:	60d3      	str	r3, [r2, #12]

		check_leap_year();
 80022ec:	f000 f854 	bl	8002398 <check_leap_year>
	}
}
 80022f0:	bf00      	nop
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	20000034 	.word	0x20000034

080022f8 <check_day_reach_end>:

int check_day_reach_end()
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
	switch(clock.time.month)
 80022fc:	4b25      	ldr	r3, [pc, #148]	; (8002394 <check_day_reach_end+0x9c>)
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	3b01      	subs	r3, #1
 8002302:	2b0b      	cmp	r3, #11
 8002304:	d840      	bhi.n	8002388 <check_day_reach_end+0x90>
 8002306:	a201      	add	r2, pc, #4	; (adr r2, 800230c <check_day_reach_end+0x14>)
 8002308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800230c:	0800233d 	.word	0x0800233d
 8002310:	0800235d 	.word	0x0800235d
 8002314:	0800233d 	.word	0x0800233d
 8002318:	0800234d 	.word	0x0800234d
 800231c:	0800233d 	.word	0x0800233d
 8002320:	0800234d 	.word	0x0800234d
 8002324:	0800233d 	.word	0x0800233d
 8002328:	0800233d 	.word	0x0800233d
 800232c:	0800234d 	.word	0x0800234d
 8002330:	0800233d 	.word	0x0800233d
 8002334:	0800234d 	.word	0x0800234d
 8002338:	0800233d 	.word	0x0800233d
	{
	case 1: case 3: case 5: case 7: case 8: case 10: case 12:
		if(clock.time.day > 31) return TRUE;
 800233c:	4b15      	ldr	r3, [pc, #84]	; (8002394 <check_day_reach_end+0x9c>)
 800233e:	695b      	ldr	r3, [r3, #20]
 8002340:	2b1f      	cmp	r3, #31
 8002342:	dd01      	ble.n	8002348 <check_day_reach_end+0x50>
 8002344:	2301      	movs	r3, #1
 8002346:	e020      	b.n	800238a <check_day_reach_end+0x92>
		else return FALSE;
 8002348:	2300      	movs	r3, #0
 800234a:	e01e      	b.n	800238a <check_day_reach_end+0x92>

	case 4: case 6: case 9: case 11:
		if(clock.time.day > 30) return TRUE;
 800234c:	4b11      	ldr	r3, [pc, #68]	; (8002394 <check_day_reach_end+0x9c>)
 800234e:	695b      	ldr	r3, [r3, #20]
 8002350:	2b1e      	cmp	r3, #30
 8002352:	dd01      	ble.n	8002358 <check_day_reach_end+0x60>
 8002354:	2301      	movs	r3, #1
 8002356:	e018      	b.n	800238a <check_day_reach_end+0x92>
		else return FALSE;
 8002358:	2300      	movs	r3, #0
 800235a:	e016      	b.n	800238a <check_day_reach_end+0x92>

	case 2:
		if(clock.time.day > 28 && !clock.leap_year) return TRUE;
 800235c:	4b0d      	ldr	r3, [pc, #52]	; (8002394 <check_day_reach_end+0x9c>)
 800235e:	695b      	ldr	r3, [r3, #20]
 8002360:	2b1c      	cmp	r3, #28
 8002362:	dd05      	ble.n	8002370 <check_day_reach_end+0x78>
 8002364:	4b0b      	ldr	r3, [pc, #44]	; (8002394 <check_day_reach_end+0x9c>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d101      	bne.n	8002370 <check_day_reach_end+0x78>
 800236c:	2301      	movs	r3, #1
 800236e:	e00c      	b.n	800238a <check_day_reach_end+0x92>
		else if(clock.time.day > 29 && clock.leap_year) return TRUE;
 8002370:	4b08      	ldr	r3, [pc, #32]	; (8002394 <check_day_reach_end+0x9c>)
 8002372:	695b      	ldr	r3, [r3, #20]
 8002374:	2b1d      	cmp	r3, #29
 8002376:	dd05      	ble.n	8002384 <check_day_reach_end+0x8c>
 8002378:	4b06      	ldr	r3, [pc, #24]	; (8002394 <check_day_reach_end+0x9c>)
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <check_day_reach_end+0x8c>
 8002380:	2301      	movs	r3, #1
 8002382:	e002      	b.n	800238a <check_day_reach_end+0x92>
		else return FALSE;
 8002384:	2300      	movs	r3, #0
 8002386:	e000      	b.n	800238a <check_day_reach_end+0x92>

	default:
		return FALSE;
 8002388:	2300      	movs	r3, #0
	}
}
 800238a:	4618      	mov	r0, r3
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr
 8002394:	20000034 	.word	0x20000034

08002398 <check_leap_year>:

void check_leap_year() {
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
	     if(!(clock.time.year % 4) && !(clock.time.year % 100) && !(clock.time.year % 400)) clock.leap_year = TRUE;
 800239c:	4b28      	ldr	r3, [pc, #160]	; (8002440 <check_leap_year+0xa8>)
 800239e:	68db      	ldr	r3, [r3, #12]
 80023a0:	f003 0303 	and.w	r3, r3, #3
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d120      	bne.n	80023ea <check_leap_year+0x52>
 80023a8:	4b25      	ldr	r3, [pc, #148]	; (8002440 <check_leap_year+0xa8>)
 80023aa:	68da      	ldr	r2, [r3, #12]
 80023ac:	4b25      	ldr	r3, [pc, #148]	; (8002444 <check_leap_year+0xac>)
 80023ae:	fb83 1302 	smull	r1, r3, r3, r2
 80023b2:	1159      	asrs	r1, r3, #5
 80023b4:	17d3      	asrs	r3, r2, #31
 80023b6:	1acb      	subs	r3, r1, r3
 80023b8:	2164      	movs	r1, #100	; 0x64
 80023ba:	fb01 f303 	mul.w	r3, r1, r3
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d112      	bne.n	80023ea <check_leap_year+0x52>
 80023c4:	4b1e      	ldr	r3, [pc, #120]	; (8002440 <check_leap_year+0xa8>)
 80023c6:	68da      	ldr	r2, [r3, #12]
 80023c8:	4b1e      	ldr	r3, [pc, #120]	; (8002444 <check_leap_year+0xac>)
 80023ca:	fb83 1302 	smull	r1, r3, r3, r2
 80023ce:	11d9      	asrs	r1, r3, #7
 80023d0:	17d3      	asrs	r3, r2, #31
 80023d2:	1acb      	subs	r3, r1, r3
 80023d4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80023d8:	fb01 f303 	mul.w	r3, r1, r3
 80023dc:	1ad3      	subs	r3, r2, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d103      	bne.n	80023ea <check_leap_year+0x52>
 80023e2:	4b17      	ldr	r3, [pc, #92]	; (8002440 <check_leap_year+0xa8>)
 80023e4:	2201      	movs	r2, #1
 80023e6:	605a      	str	r2, [r3, #4]
 80023e8:	e025      	b.n	8002436 <check_leap_year+0x9e>
	else if(!(clock.time.year % 4) && !(clock.time.year % 100))                             clock.leap_year = FALSE;
 80023ea:	4b15      	ldr	r3, [pc, #84]	; (8002440 <check_leap_year+0xa8>)
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	f003 0303 	and.w	r3, r3, #3
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d111      	bne.n	800241a <check_leap_year+0x82>
 80023f6:	4b12      	ldr	r3, [pc, #72]	; (8002440 <check_leap_year+0xa8>)
 80023f8:	68da      	ldr	r2, [r3, #12]
 80023fa:	4b12      	ldr	r3, [pc, #72]	; (8002444 <check_leap_year+0xac>)
 80023fc:	fb83 1302 	smull	r1, r3, r3, r2
 8002400:	1159      	asrs	r1, r3, #5
 8002402:	17d3      	asrs	r3, r2, #31
 8002404:	1acb      	subs	r3, r1, r3
 8002406:	2164      	movs	r1, #100	; 0x64
 8002408:	fb01 f303 	mul.w	r3, r1, r3
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d103      	bne.n	800241a <check_leap_year+0x82>
 8002412:	4b0b      	ldr	r3, [pc, #44]	; (8002440 <check_leap_year+0xa8>)
 8002414:	2200      	movs	r2, #0
 8002416:	605a      	str	r2, [r3, #4]
 8002418:	e00d      	b.n	8002436 <check_leap_year+0x9e>
	else if(!(clock.time.year % 4))                                                         clock.leap_year = TRUE;
 800241a:	4b09      	ldr	r3, [pc, #36]	; (8002440 <check_leap_year+0xa8>)
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	f003 0303 	and.w	r3, r3, #3
 8002422:	2b00      	cmp	r3, #0
 8002424:	d103      	bne.n	800242e <check_leap_year+0x96>
 8002426:	4b06      	ldr	r3, [pc, #24]	; (8002440 <check_leap_year+0xa8>)
 8002428:	2201      	movs	r2, #1
 800242a:	605a      	str	r2, [r3, #4]
	else                                                                                    clock.leap_year = FALSE;
}
 800242c:	e003      	b.n	8002436 <check_leap_year+0x9e>
	else                                                                                    clock.leap_year = FALSE;
 800242e:	4b04      	ldr	r3, [pc, #16]	; (8002440 <check_leap_year+0xa8>)
 8002430:	2200      	movs	r2, #0
 8002432:	605a      	str	r2, [r3, #4]
}
 8002434:	e7ff      	b.n	8002436 <check_leap_year+0x9e>
 8002436:	bf00      	nop
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	20000034 	.word	0x20000034
 8002444:	51eb851f 	.word	0x51eb851f

08002448 <set_max_day>:

void set_max_day() {
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
	switch(clock.time.month)
 800244c:	4b1c      	ldr	r3, [pc, #112]	; (80024c0 <set_max_day+0x78>)
 800244e:	691b      	ldr	r3, [r3, #16]
 8002450:	3b01      	subs	r3, #1
 8002452:	2b0b      	cmp	r3, #11
 8002454:	d82e      	bhi.n	80024b4 <set_max_day+0x6c>
 8002456:	a201      	add	r2, pc, #4	; (adr r2, 800245c <set_max_day+0x14>)
 8002458:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800245c:	0800248d 	.word	0x0800248d
 8002460:	0800249d 	.word	0x0800249d
 8002464:	0800248d 	.word	0x0800248d
 8002468:	08002495 	.word	0x08002495
 800246c:	0800248d 	.word	0x0800248d
 8002470:	08002495 	.word	0x08002495
 8002474:	0800248d 	.word	0x0800248d
 8002478:	0800248d 	.word	0x0800248d
 800247c:	08002495 	.word	0x08002495
 8002480:	0800248d 	.word	0x0800248d
 8002484:	08002495 	.word	0x08002495
 8002488:	0800248d 	.word	0x0800248d
	{
	case 1: case 3: case 5: case 7: case 8: case 10: case 12:
		clock.time.day = 31;
 800248c:	4b0c      	ldr	r3, [pc, #48]	; (80024c0 <set_max_day+0x78>)
 800248e:	221f      	movs	r2, #31
 8002490:	615a      	str	r2, [r3, #20]
		break;
 8002492:	e00f      	b.n	80024b4 <set_max_day+0x6c>

	case 4: case 6: case 9: case 11:
		clock.time.day = 30;
 8002494:	4b0a      	ldr	r3, [pc, #40]	; (80024c0 <set_max_day+0x78>)
 8002496:	221e      	movs	r2, #30
 8002498:	615a      	str	r2, [r3, #20]
		break;
 800249a:	e00b      	b.n	80024b4 <set_max_day+0x6c>

	case 2:
		if(clock.leap_year) clock.time.day = 29;
 800249c:	4b08      	ldr	r3, [pc, #32]	; (80024c0 <set_max_day+0x78>)
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d003      	beq.n	80024ac <set_max_day+0x64>
 80024a4:	4b06      	ldr	r3, [pc, #24]	; (80024c0 <set_max_day+0x78>)
 80024a6:	221d      	movs	r2, #29
 80024a8:	615a      	str	r2, [r3, #20]
		else                clock.time.day = 28;
		break;
 80024aa:	e002      	b.n	80024b2 <set_max_day+0x6a>
		else                clock.time.day = 28;
 80024ac:	4b04      	ldr	r3, [pc, #16]	; (80024c0 <set_max_day+0x78>)
 80024ae:	221c      	movs	r2, #28
 80024b0:	615a      	str	r2, [r3, #20]
		break;
 80024b2:	bf00      	nop
	}
}
 80024b4:	bf00      	nop
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr
 80024be:	bf00      	nop
 80024c0:	20000034 	.word	0x20000034

080024c4 <init_clock_config>:
extern Button button4;
extern Buzzer buzzer;
extern CLCD clcd;

void init_clock_config()
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
	system.wait_milisecond = 0;
 80024c8:	4b05      	ldr	r3, [pc, #20]	; (80024e0 <init_clock_config+0x1c>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	601a      	str	r2, [r3, #0]
	clock_config.choose = SECOND;
 80024ce:	4b05      	ldr	r3, [pc, #20]	; (80024e4 <init_clock_config+0x20>)
 80024d0:	2205      	movs	r2, #5
 80024d2:	701a      	strb	r2, [r3, #0]
}
 80024d4:	bf00      	nop
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	20000000 	.word	0x20000000
 80024e4:	20000228 	.word	0x20000228

080024e8 <show_clock_config>:

void show_clock_config()
{
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b082      	sub	sp, #8
 80024ec:	af02      	add	r7, sp, #8
	// display on CLCD
	sprintf(clcd.str1, "CLOCK %4d.%2d.%2d",
 80024ee:	4b19      	ldr	r3, [pc, #100]	; (8002554 <show_clock_config+0x6c>)
 80024f0:	68da      	ldr	r2, [r3, #12]
 80024f2:	4b18      	ldr	r3, [pc, #96]	; (8002554 <show_clock_config+0x6c>)
 80024f4:	6919      	ldr	r1, [r3, #16]
 80024f6:	4b17      	ldr	r3, [pc, #92]	; (8002554 <show_clock_config+0x6c>)
 80024f8:	695b      	ldr	r3, [r3, #20]
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	460b      	mov	r3, r1
 80024fe:	4916      	ldr	r1, [pc, #88]	; (8002558 <show_clock_config+0x70>)
 8002500:	4816      	ldr	r0, [pc, #88]	; (800255c <show_clock_config+0x74>)
 8002502:	f003 f975 	bl	80057f0 <siprintf>
			clock.time.year,
			clock.time.month,
			clock.time.day);
	sprintf(clcd.str2, "SET     %2d:%2d:%2d",
 8002506:	4b13      	ldr	r3, [pc, #76]	; (8002554 <show_clock_config+0x6c>)
 8002508:	699a      	ldr	r2, [r3, #24]
 800250a:	4b12      	ldr	r3, [pc, #72]	; (8002554 <show_clock_config+0x6c>)
 800250c:	69d9      	ldr	r1, [r3, #28]
 800250e:	4b11      	ldr	r3, [pc, #68]	; (8002554 <show_clock_config+0x6c>)
 8002510:	6a1b      	ldr	r3, [r3, #32]
 8002512:	9300      	str	r3, [sp, #0]
 8002514:	460b      	mov	r3, r1
 8002516:	4912      	ldr	r1, [pc, #72]	; (8002560 <show_clock_config+0x78>)
 8002518:	4812      	ldr	r0, [pc, #72]	; (8002564 <show_clock_config+0x7c>)
 800251a:	f003 f969 	bl	80057f0 <siprintf>
			clock.time.hour,
			clock.time.minute,
			clock.time.second);

	blink_choose_element();
 800251e:	f000 f825 	bl	800256c <blink_choose_element>
	CLCD_Puts(0, 0, clcd.str1);
 8002522:	4a0e      	ldr	r2, [pc, #56]	; (800255c <show_clock_config+0x74>)
 8002524:	2100      	movs	r1, #0
 8002526:	2000      	movs	r0, #0
 8002528:	f7fe ff24 	bl	8001374 <CLCD_Puts>
	CLCD_Puts(0, 1, clcd.str2);
 800252c:	4a0d      	ldr	r2, [pc, #52]	; (8002564 <show_clock_config+0x7c>)
 800252e:	2101      	movs	r1, #1
 8002530:	2000      	movs	r0, #0
 8002532:	f7fe ff1f 	bl	8001374 <CLCD_Puts>

	// display on 7-seg
	show_7seg();
 8002536:	f7fe fce5 	bl	8000f04 <show_7seg>

	// if idle time over 30 seconds, return to clock mode
	if(system.wait_milisecond > 30000) system.mode = CLOCK;
 800253a:	4b0b      	ldr	r3, [pc, #44]	; (8002568 <show_clock_config+0x80>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f247 5230 	movw	r2, #30000	; 0x7530
 8002542:	4293      	cmp	r3, r2
 8002544:	dd02      	ble.n	800254c <show_clock_config+0x64>
 8002546:	4b08      	ldr	r3, [pc, #32]	; (8002568 <show_clock_config+0x80>)
 8002548:	2201      	movs	r2, #1
 800254a:	711a      	strb	r2, [r3, #4]
}
 800254c:	bf00      	nop
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20000034 	.word	0x20000034
 8002558:	0800618c 	.word	0x0800618c
 800255c:	2000012c 	.word	0x2000012c
 8002560:	080061a0 	.word	0x080061a0
 8002564:	2000013c 	.word	0x2000013c
 8002568:	20000000 	.word	0x20000000

0800256c <blink_choose_element>:

void blink_choose_element()
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
	if(system.wait_milisecond > 250 && !clock.point)
 8002570:	4b28      	ldr	r3, [pc, #160]	; (8002614 <blink_choose_element+0xa8>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2bfa      	cmp	r3, #250	; 0xfa
 8002576:	dd47      	ble.n	8002608 <blink_choose_element+0x9c>
 8002578:	4b27      	ldr	r3, [pc, #156]	; (8002618 <blink_choose_element+0xac>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d143      	bne.n	8002608 <blink_choose_element+0x9c>
	{
		switch(clock_config.choose)
 8002580:	4b26      	ldr	r3, [pc, #152]	; (800261c <blink_choose_element+0xb0>)
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	2b05      	cmp	r3, #5
 8002586:	d840      	bhi.n	800260a <blink_choose_element+0x9e>
 8002588:	a201      	add	r2, pc, #4	; (adr r2, 8002590 <blink_choose_element+0x24>)
 800258a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800258e:	bf00      	nop
 8002590:	080025a9 	.word	0x080025a9
 8002594:	080025c3 	.word	0x080025c3
 8002598:	080025d1 	.word	0x080025d1
 800259c:	080025df 	.word	0x080025df
 80025a0:	080025ed 	.word	0x080025ed
 80025a4:	080025fb 	.word	0x080025fb
		{
		case YEAR:
			clcd.str1[6] = ' ';
 80025a8:	4b1d      	ldr	r3, [pc, #116]	; (8002620 <blink_choose_element+0xb4>)
 80025aa:	2220      	movs	r2, #32
 80025ac:	719a      	strb	r2, [r3, #6]
			clcd.str1[7] = ' ';
 80025ae:	4b1c      	ldr	r3, [pc, #112]	; (8002620 <blink_choose_element+0xb4>)
 80025b0:	2220      	movs	r2, #32
 80025b2:	71da      	strb	r2, [r3, #7]
			clcd.str1[8] = ' ';
 80025b4:	4b1a      	ldr	r3, [pc, #104]	; (8002620 <blink_choose_element+0xb4>)
 80025b6:	2220      	movs	r2, #32
 80025b8:	721a      	strb	r2, [r3, #8]
			clcd.str1[9] = ' ';
 80025ba:	4b19      	ldr	r3, [pc, #100]	; (8002620 <blink_choose_element+0xb4>)
 80025bc:	2220      	movs	r2, #32
 80025be:	725a      	strb	r2, [r3, #9]
			break;
 80025c0:	e023      	b.n	800260a <blink_choose_element+0x9e>
		case MONTH:
			clcd.str1[11] = ' ';
 80025c2:	4b17      	ldr	r3, [pc, #92]	; (8002620 <blink_choose_element+0xb4>)
 80025c4:	2220      	movs	r2, #32
 80025c6:	72da      	strb	r2, [r3, #11]
			clcd.str1[12] = ' ';
 80025c8:	4b15      	ldr	r3, [pc, #84]	; (8002620 <blink_choose_element+0xb4>)
 80025ca:	2220      	movs	r2, #32
 80025cc:	731a      	strb	r2, [r3, #12]
			break;
 80025ce:	e01c      	b.n	800260a <blink_choose_element+0x9e>
		case DAY:
			clcd.str1[14] = ' ';
 80025d0:	4b13      	ldr	r3, [pc, #76]	; (8002620 <blink_choose_element+0xb4>)
 80025d2:	2220      	movs	r2, #32
 80025d4:	739a      	strb	r2, [r3, #14]
			clcd.str1[15] = ' ';
 80025d6:	4b12      	ldr	r3, [pc, #72]	; (8002620 <blink_choose_element+0xb4>)
 80025d8:	2220      	movs	r2, #32
 80025da:	73da      	strb	r2, [r3, #15]
			break;
 80025dc:	e015      	b.n	800260a <blink_choose_element+0x9e>
		case HOUR:
			clcd.str2[8] = ' ';
 80025de:	4b10      	ldr	r3, [pc, #64]	; (8002620 <blink_choose_element+0xb4>)
 80025e0:	2220      	movs	r2, #32
 80025e2:	761a      	strb	r2, [r3, #24]
			clcd.str2[9] = ' ';
 80025e4:	4b0e      	ldr	r3, [pc, #56]	; (8002620 <blink_choose_element+0xb4>)
 80025e6:	2220      	movs	r2, #32
 80025e8:	765a      	strb	r2, [r3, #25]
			break;
 80025ea:	e00e      	b.n	800260a <blink_choose_element+0x9e>
		case MINUTE:
			clcd.str2[11] = ' ';
 80025ec:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <blink_choose_element+0xb4>)
 80025ee:	2220      	movs	r2, #32
 80025f0:	76da      	strb	r2, [r3, #27]
			clcd.str2[12] = ' ';
 80025f2:	4b0b      	ldr	r3, [pc, #44]	; (8002620 <blink_choose_element+0xb4>)
 80025f4:	2220      	movs	r2, #32
 80025f6:	771a      	strb	r2, [r3, #28]
			break;
 80025f8:	e007      	b.n	800260a <blink_choose_element+0x9e>
		case SECOND:
			clcd.str2[14] = ' ';
 80025fa:	4b09      	ldr	r3, [pc, #36]	; (8002620 <blink_choose_element+0xb4>)
 80025fc:	2220      	movs	r2, #32
 80025fe:	779a      	strb	r2, [r3, #30]
			clcd.str2[15] = ' ';
 8002600:	4b07      	ldr	r3, [pc, #28]	; (8002620 <blink_choose_element+0xb4>)
 8002602:	2220      	movs	r2, #32
 8002604:	77da      	strb	r2, [r3, #31]
			break;
 8002606:	e000      	b.n	800260a <blink_choose_element+0x9e>
		}
	}
 8002608:	bf00      	nop
}
 800260a:	bf00      	nop
 800260c:	46bd      	mov	sp, r7
 800260e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002612:	4770      	bx	lr
 8002614:	20000000 	.word	0x20000000
 8002618:	20000034 	.word	0x20000034
 800261c:	20000228 	.word	0x20000228
 8002620:	2000012c 	.word	0x2000012c

08002624 <next_item>:

void next_item()
{
 8002624:	b480      	push	{r7}
 8002626:	af00      	add	r7, sp, #0
	switch(clock_config.choose)
 8002628:	4b18      	ldr	r3, [pc, #96]	; (800268c <next_item+0x68>)
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	2b05      	cmp	r3, #5
 800262e:	d827      	bhi.n	8002680 <next_item+0x5c>
 8002630:	a201      	add	r2, pc, #4	; (adr r2, 8002638 <next_item+0x14>)
 8002632:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002636:	bf00      	nop
 8002638:	08002679 	.word	0x08002679
 800263c:	08002671 	.word	0x08002671
 8002640:	08002669 	.word	0x08002669
 8002644:	08002661 	.word	0x08002661
 8002648:	08002659 	.word	0x08002659
 800264c:	08002651 	.word	0x08002651
	{
	case SECOND: clock_config.choose = MINUTE; break;
 8002650:	4b0e      	ldr	r3, [pc, #56]	; (800268c <next_item+0x68>)
 8002652:	2204      	movs	r2, #4
 8002654:	701a      	strb	r2, [r3, #0]
 8002656:	e013      	b.n	8002680 <next_item+0x5c>
	case MINUTE: clock_config.choose = HOUR;   break;
 8002658:	4b0c      	ldr	r3, [pc, #48]	; (800268c <next_item+0x68>)
 800265a:	2203      	movs	r2, #3
 800265c:	701a      	strb	r2, [r3, #0]
 800265e:	e00f      	b.n	8002680 <next_item+0x5c>
	case HOUR:   clock_config.choose = DAY;    break;
 8002660:	4b0a      	ldr	r3, [pc, #40]	; (800268c <next_item+0x68>)
 8002662:	2202      	movs	r2, #2
 8002664:	701a      	strb	r2, [r3, #0]
 8002666:	e00b      	b.n	8002680 <next_item+0x5c>
	case DAY:    clock_config.choose = MONTH;  break;
 8002668:	4b08      	ldr	r3, [pc, #32]	; (800268c <next_item+0x68>)
 800266a:	2201      	movs	r2, #1
 800266c:	701a      	strb	r2, [r3, #0]
 800266e:	e007      	b.n	8002680 <next_item+0x5c>
	case MONTH:  clock_config.choose = YEAR;   break;
 8002670:	4b06      	ldr	r3, [pc, #24]	; (800268c <next_item+0x68>)
 8002672:	2200      	movs	r2, #0
 8002674:	701a      	strb	r2, [r3, #0]
 8002676:	e003      	b.n	8002680 <next_item+0x5c>
	case YEAR:   clock_config.choose = SECOND; break;
 8002678:	4b04      	ldr	r3, [pc, #16]	; (800268c <next_item+0x68>)
 800267a:	2205      	movs	r2, #5
 800267c:	701a      	strb	r2, [r3, #0]
 800267e:	bf00      	nop
	}
}
 8002680:	bf00      	nop
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	20000228 	.word	0x20000228

08002690 <increase_once>:

void increase_once()
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
	switch(clock_config.choose)
 8002694:	4b35      	ldr	r3, [pc, #212]	; (800276c <increase_once+0xdc>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	2b05      	cmp	r3, #5
 800269a:	d864      	bhi.n	8002766 <increase_once+0xd6>
 800269c:	a201      	add	r2, pc, #4	; (adr r2, 80026a4 <increase_once+0x14>)
 800269e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026a2:	bf00      	nop
 80026a4:	08002739 	.word	0x08002739
 80026a8:	0800271b 	.word	0x0800271b
 80026ac:	080026ff 	.word	0x080026ff
 80026b0:	080026e5 	.word	0x080026e5
 80026b4:	080026cb 	.word	0x080026cb
 80026b8:	080026bd 	.word	0x080026bd
	{
	case SECOND:
		clock.time.milisecond = 0;
 80026bc:	4b2c      	ldr	r3, [pc, #176]	; (8002770 <increase_once+0xe0>)
 80026be:	2200      	movs	r2, #0
 80026c0:	625a      	str	r2, [r3, #36]	; 0x24
		clock.time.second = 0;
 80026c2:	4b2b      	ldr	r3, [pc, #172]	; (8002770 <increase_once+0xe0>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	621a      	str	r2, [r3, #32]
		break;
 80026c8:	e04d      	b.n	8002766 <increase_once+0xd6>

	case MINUTE:
		clock.time.minute++;
 80026ca:	4b29      	ldr	r3, [pc, #164]	; (8002770 <increase_once+0xe0>)
 80026cc:	69db      	ldr	r3, [r3, #28]
 80026ce:	3301      	adds	r3, #1
 80026d0:	4a27      	ldr	r2, [pc, #156]	; (8002770 <increase_once+0xe0>)
 80026d2:	61d3      	str	r3, [r2, #28]
		if(clock.time.minute >= 60) clock.time.minute = 0;
 80026d4:	4b26      	ldr	r3, [pc, #152]	; (8002770 <increase_once+0xe0>)
 80026d6:	69db      	ldr	r3, [r3, #28]
 80026d8:	2b3b      	cmp	r3, #59	; 0x3b
 80026da:	dd3f      	ble.n	800275c <increase_once+0xcc>
 80026dc:	4b24      	ldr	r3, [pc, #144]	; (8002770 <increase_once+0xe0>)
 80026de:	2200      	movs	r2, #0
 80026e0:	61da      	str	r2, [r3, #28]
		break;
 80026e2:	e03b      	b.n	800275c <increase_once+0xcc>

	case HOUR:
		clock.time.hour++;
 80026e4:	4b22      	ldr	r3, [pc, #136]	; (8002770 <increase_once+0xe0>)
 80026e6:	699b      	ldr	r3, [r3, #24]
 80026e8:	3301      	adds	r3, #1
 80026ea:	4a21      	ldr	r2, [pc, #132]	; (8002770 <increase_once+0xe0>)
 80026ec:	6193      	str	r3, [r2, #24]
		if(clock.time.hour >= 24) clock.time.hour = 0;
 80026ee:	4b20      	ldr	r3, [pc, #128]	; (8002770 <increase_once+0xe0>)
 80026f0:	699b      	ldr	r3, [r3, #24]
 80026f2:	2b17      	cmp	r3, #23
 80026f4:	dd34      	ble.n	8002760 <increase_once+0xd0>
 80026f6:	4b1e      	ldr	r3, [pc, #120]	; (8002770 <increase_once+0xe0>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	619a      	str	r2, [r3, #24]
		break;
 80026fc:	e030      	b.n	8002760 <increase_once+0xd0>

	case DAY:
		clock.time.day++;
 80026fe:	4b1c      	ldr	r3, [pc, #112]	; (8002770 <increase_once+0xe0>)
 8002700:	695b      	ldr	r3, [r3, #20]
 8002702:	3301      	adds	r3, #1
 8002704:	4a1a      	ldr	r2, [pc, #104]	; (8002770 <increase_once+0xe0>)
 8002706:	6153      	str	r3, [r2, #20]
		if(check_day_reach_end()) clock.time.day = 1;
 8002708:	f7ff fdf6 	bl	80022f8 <check_day_reach_end>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d028      	beq.n	8002764 <increase_once+0xd4>
 8002712:	4b17      	ldr	r3, [pc, #92]	; (8002770 <increase_once+0xe0>)
 8002714:	2201      	movs	r2, #1
 8002716:	615a      	str	r2, [r3, #20]
		break;
 8002718:	e024      	b.n	8002764 <increase_once+0xd4>

	case MONTH:
		clock.time.month++;
 800271a:	4b15      	ldr	r3, [pc, #84]	; (8002770 <increase_once+0xe0>)
 800271c:	691b      	ldr	r3, [r3, #16]
 800271e:	3301      	adds	r3, #1
 8002720:	4a13      	ldr	r2, [pc, #76]	; (8002770 <increase_once+0xe0>)
 8002722:	6113      	str	r3, [r2, #16]
		if(clock.time.month >= 13) clock.time.month = 1;
 8002724:	4b12      	ldr	r3, [pc, #72]	; (8002770 <increase_once+0xe0>)
 8002726:	691b      	ldr	r3, [r3, #16]
 8002728:	2b0c      	cmp	r3, #12
 800272a:	dd02      	ble.n	8002732 <increase_once+0xa2>
 800272c:	4b10      	ldr	r3, [pc, #64]	; (8002770 <increase_once+0xe0>)
 800272e:	2201      	movs	r2, #1
 8002730:	611a      	str	r2, [r3, #16]

		adjust_to_max_day();
 8002732:	f000 f8cf 	bl	80028d4 <adjust_to_max_day>
		break;
 8002736:	e016      	b.n	8002766 <increase_once+0xd6>

	case YEAR:
		clock.time.year++;
 8002738:	4b0d      	ldr	r3, [pc, #52]	; (8002770 <increase_once+0xe0>)
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	3301      	adds	r3, #1
 800273e:	4a0c      	ldr	r2, [pc, #48]	; (8002770 <increase_once+0xe0>)
 8002740:	60d3      	str	r3, [r2, #12]
		if(clock.time.year > 9999) clock.time.year = 9999;
 8002742:	4b0b      	ldr	r3, [pc, #44]	; (8002770 <increase_once+0xe0>)
 8002744:	68db      	ldr	r3, [r3, #12]
 8002746:	f242 720f 	movw	r2, #9999	; 0x270f
 800274a:	4293      	cmp	r3, r2
 800274c:	dd03      	ble.n	8002756 <increase_once+0xc6>
 800274e:	4b08      	ldr	r3, [pc, #32]	; (8002770 <increase_once+0xe0>)
 8002750:	f242 720f 	movw	r2, #9999	; 0x270f
 8002754:	60da      	str	r2, [r3, #12]

		adjust_to_max_day();
 8002756:	f000 f8bd 	bl	80028d4 <adjust_to_max_day>
		break;
 800275a:	e004      	b.n	8002766 <increase_once+0xd6>
		break;
 800275c:	bf00      	nop
 800275e:	e002      	b.n	8002766 <increase_once+0xd6>
		break;
 8002760:	bf00      	nop
 8002762:	e000      	b.n	8002766 <increase_once+0xd6>
		break;
 8002764:	bf00      	nop
	}
}
 8002766:	bf00      	nop
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	20000228 	.word	0x20000228
 8002770:	20000034 	.word	0x20000034

08002774 <decrease_once>:

void decrease_once()
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0
	switch(clock_config.choose)
 8002778:	4b34      	ldr	r3, [pc, #208]	; (800284c <decrease_once+0xd8>)
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	2b05      	cmp	r3, #5
 800277e:	d862      	bhi.n	8002846 <decrease_once+0xd2>
 8002780:	a201      	add	r2, pc, #4	; (adr r2, 8002788 <decrease_once+0x14>)
 8002782:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002786:	bf00      	nop
 8002788:	08002819 	.word	0x08002819
 800278c:	080027fb 	.word	0x080027fb
 8002790:	080027e3 	.word	0x080027e3
 8002794:	080027c9 	.word	0x080027c9
 8002798:	080027af 	.word	0x080027af
 800279c:	080027a1 	.word	0x080027a1
	{
	case SECOND:
		clock.time.milisecond = 0;
 80027a0:	4b2b      	ldr	r3, [pc, #172]	; (8002850 <decrease_once+0xdc>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	625a      	str	r2, [r3, #36]	; 0x24
		clock.time.second = 0;
 80027a6:	4b2a      	ldr	r3, [pc, #168]	; (8002850 <decrease_once+0xdc>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	621a      	str	r2, [r3, #32]
		break;
 80027ac:	e04b      	b.n	8002846 <decrease_once+0xd2>

	case MINUTE:
		clock.time.minute--;
 80027ae:	4b28      	ldr	r3, [pc, #160]	; (8002850 <decrease_once+0xdc>)
 80027b0:	69db      	ldr	r3, [r3, #28]
 80027b2:	3b01      	subs	r3, #1
 80027b4:	4a26      	ldr	r2, [pc, #152]	; (8002850 <decrease_once+0xdc>)
 80027b6:	61d3      	str	r3, [r2, #28]
		if(clock.time.minute < 0) clock.time.minute = 59;
 80027b8:	4b25      	ldr	r3, [pc, #148]	; (8002850 <decrease_once+0xdc>)
 80027ba:	69db      	ldr	r3, [r3, #28]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	da3d      	bge.n	800283c <decrease_once+0xc8>
 80027c0:	4b23      	ldr	r3, [pc, #140]	; (8002850 <decrease_once+0xdc>)
 80027c2:	223b      	movs	r2, #59	; 0x3b
 80027c4:	61da      	str	r2, [r3, #28]
		break;
 80027c6:	e039      	b.n	800283c <decrease_once+0xc8>

	case HOUR:
		clock.time.hour--;
 80027c8:	4b21      	ldr	r3, [pc, #132]	; (8002850 <decrease_once+0xdc>)
 80027ca:	699b      	ldr	r3, [r3, #24]
 80027cc:	3b01      	subs	r3, #1
 80027ce:	4a20      	ldr	r2, [pc, #128]	; (8002850 <decrease_once+0xdc>)
 80027d0:	6193      	str	r3, [r2, #24]
		if(clock.time.hour < 0) clock.time.hour = 23;
 80027d2:	4b1f      	ldr	r3, [pc, #124]	; (8002850 <decrease_once+0xdc>)
 80027d4:	699b      	ldr	r3, [r3, #24]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	da32      	bge.n	8002840 <decrease_once+0xcc>
 80027da:	4b1d      	ldr	r3, [pc, #116]	; (8002850 <decrease_once+0xdc>)
 80027dc:	2217      	movs	r2, #23
 80027de:	619a      	str	r2, [r3, #24]
		break;
 80027e0:	e02e      	b.n	8002840 <decrease_once+0xcc>

	case DAY:
		clock.time.day--;
 80027e2:	4b1b      	ldr	r3, [pc, #108]	; (8002850 <decrease_once+0xdc>)
 80027e4:	695b      	ldr	r3, [r3, #20]
 80027e6:	3b01      	subs	r3, #1
 80027e8:	4a19      	ldr	r2, [pc, #100]	; (8002850 <decrease_once+0xdc>)
 80027ea:	6153      	str	r3, [r2, #20]
		if(clock.time.day < 1) set_max_day();
 80027ec:	4b18      	ldr	r3, [pc, #96]	; (8002850 <decrease_once+0xdc>)
 80027ee:	695b      	ldr	r3, [r3, #20]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	dc27      	bgt.n	8002844 <decrease_once+0xd0>
 80027f4:	f7ff fe28 	bl	8002448 <set_max_day>
		break;
 80027f8:	e024      	b.n	8002844 <decrease_once+0xd0>

	case MONTH:
		clock.time.month--;
 80027fa:	4b15      	ldr	r3, [pc, #84]	; (8002850 <decrease_once+0xdc>)
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	3b01      	subs	r3, #1
 8002800:	4a13      	ldr	r2, [pc, #76]	; (8002850 <decrease_once+0xdc>)
 8002802:	6113      	str	r3, [r2, #16]
		if(clock.time.month < 1) clock.time.month = 12;
 8002804:	4b12      	ldr	r3, [pc, #72]	; (8002850 <decrease_once+0xdc>)
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	2b00      	cmp	r3, #0
 800280a:	dc02      	bgt.n	8002812 <decrease_once+0x9e>
 800280c:	4b10      	ldr	r3, [pc, #64]	; (8002850 <decrease_once+0xdc>)
 800280e:	220c      	movs	r2, #12
 8002810:	611a      	str	r2, [r3, #16]

		adjust_to_max_day();
 8002812:	f000 f85f 	bl	80028d4 <adjust_to_max_day>
		break;
 8002816:	e016      	b.n	8002846 <decrease_once+0xd2>

	case YEAR:
		clock.time.year--;
 8002818:	4b0d      	ldr	r3, [pc, #52]	; (8002850 <decrease_once+0xdc>)
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	3b01      	subs	r3, #1
 800281e:	4a0c      	ldr	r2, [pc, #48]	; (8002850 <decrease_once+0xdc>)
 8002820:	60d3      	str	r3, [r2, #12]
		if(clock.time.year < 1900) clock.time.year = 1900;
 8002822:	4b0b      	ldr	r3, [pc, #44]	; (8002850 <decrease_once+0xdc>)
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	f240 726b 	movw	r2, #1899	; 0x76b
 800282a:	4293      	cmp	r3, r2
 800282c:	dc03      	bgt.n	8002836 <decrease_once+0xc2>
 800282e:	4b08      	ldr	r3, [pc, #32]	; (8002850 <decrease_once+0xdc>)
 8002830:	f240 726c 	movw	r2, #1900	; 0x76c
 8002834:	60da      	str	r2, [r3, #12]

		adjust_to_max_day();
 8002836:	f000 f84d 	bl	80028d4 <adjust_to_max_day>
		break;
 800283a:	e004      	b.n	8002846 <decrease_once+0xd2>
		break;
 800283c:	bf00      	nop
 800283e:	e002      	b.n	8002846 <decrease_once+0xd2>
		break;
 8002840:	bf00      	nop
 8002842:	e000      	b.n	8002846 <decrease_once+0xd2>
		break;
 8002844:	bf00      	nop
	}
}
 8002846:	bf00      	nop
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	20000228 	.word	0x20000228
 8002850:	20000034 	.word	0x20000034

08002854 <increase_continuous_150ms>:

void increase_continuous_150ms()
{
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
	if(button3.repeating_milisecond >= 150)
 8002858:	4b05      	ldr	r3, [pc, #20]	; (8002870 <increase_continuous_150ms+0x1c>)
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	2b95      	cmp	r3, #149	; 0x95
 800285e:	dd04      	ble.n	800286a <increase_continuous_150ms+0x16>
	{
		button3.repeating_milisecond = 0;
 8002860:	4b03      	ldr	r3, [pc, #12]	; (8002870 <increase_continuous_150ms+0x1c>)
 8002862:	2200      	movs	r2, #0
 8002864:	609a      	str	r2, [r3, #8]
		increase_once();
 8002866:	f7ff ff13 	bl	8002690 <increase_once>
	}
}
 800286a:	bf00      	nop
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	20000208 	.word	0x20000208

08002874 <increase_continuous_20ms>:

void increase_continuous_20ms()
{
 8002874:	b580      	push	{r7, lr}
 8002876:	af00      	add	r7, sp, #0
	if(button3.repeating_milisecond >= 20)
 8002878:	4b05      	ldr	r3, [pc, #20]	; (8002890 <increase_continuous_20ms+0x1c>)
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	2b13      	cmp	r3, #19
 800287e:	dd04      	ble.n	800288a <increase_continuous_20ms+0x16>
	{
		button3.repeating_milisecond = 0;
 8002880:	4b03      	ldr	r3, [pc, #12]	; (8002890 <increase_continuous_20ms+0x1c>)
 8002882:	2200      	movs	r2, #0
 8002884:	609a      	str	r2, [r3, #8]
		increase_once();
 8002886:	f7ff ff03 	bl	8002690 <increase_once>
	}
}
 800288a:	bf00      	nop
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	20000208 	.word	0x20000208

08002894 <decrease_continuous_150ms>:

void decrease_continuous_150ms()
{
 8002894:	b580      	push	{r7, lr}
 8002896:	af00      	add	r7, sp, #0
	if(button4.repeating_milisecond >= 150)
 8002898:	4b05      	ldr	r3, [pc, #20]	; (80028b0 <decrease_continuous_150ms+0x1c>)
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	2b95      	cmp	r3, #149	; 0x95
 800289e:	dd04      	ble.n	80028aa <decrease_continuous_150ms+0x16>
	{
		button4.repeating_milisecond = 0;
 80028a0:	4b03      	ldr	r3, [pc, #12]	; (80028b0 <decrease_continuous_150ms+0x1c>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	609a      	str	r2, [r3, #8]
		decrease_once();
 80028a6:	f7ff ff65 	bl	8002774 <decrease_once>
	}
}
 80028aa:	bf00      	nop
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	20000218 	.word	0x20000218

080028b4 <decrease_continuous_20ms>:

void decrease_continuous_20ms()
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
	if(button4.repeating_milisecond >= 20)
 80028b8:	4b05      	ldr	r3, [pc, #20]	; (80028d0 <decrease_continuous_20ms+0x1c>)
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	2b13      	cmp	r3, #19
 80028be:	dd04      	ble.n	80028ca <decrease_continuous_20ms+0x16>
	{
		button4.repeating_milisecond = 0;
 80028c0:	4b03      	ldr	r3, [pc, #12]	; (80028d0 <decrease_continuous_20ms+0x1c>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	609a      	str	r2, [r3, #8]
		decrease_once();
 80028c6:	f7ff ff55 	bl	8002774 <decrease_once>
	}
}
 80028ca:	bf00      	nop
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	20000218 	.word	0x20000218

080028d4 <adjust_to_max_day>:

void adjust_to_max_day()
{
 80028d4:	b5b0      	push	{r4, r5, r7, lr}
 80028d6:	b08e      	sub	sp, #56	; 0x38
 80028d8:	af00      	add	r7, sp, #0
	int max_day[13] = {-1, 31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31}; // index 1 = month 1
 80028da:	4b15      	ldr	r3, [pc, #84]	; (8002930 <adjust_to_max_day+0x5c>)
 80028dc:	1d3c      	adds	r4, r7, #4
 80028de:	461d      	mov	r5, r3
 80028e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028ec:	682b      	ldr	r3, [r5, #0]
 80028ee:	6023      	str	r3, [r4, #0]

	check_leap_year();
 80028f0:	f7ff fd52 	bl	8002398 <check_leap_year>
	if(clock.leap_year) max_day[2] = 29;
 80028f4:	4b0f      	ldr	r3, [pc, #60]	; (8002934 <adjust_to_max_day+0x60>)
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d001      	beq.n	8002900 <adjust_to_max_day+0x2c>
 80028fc:	231d      	movs	r3, #29
 80028fe:	60fb      	str	r3, [r7, #12]

	if(clock.time.day > max_day[clock.time.month])
 8002900:	4b0c      	ldr	r3, [pc, #48]	; (8002934 <adjust_to_max_day+0x60>)
 8002902:	695a      	ldr	r2, [r3, #20]
 8002904:	4b0b      	ldr	r3, [pc, #44]	; (8002934 <adjust_to_max_day+0x60>)
 8002906:	691b      	ldr	r3, [r3, #16]
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	3338      	adds	r3, #56	; 0x38
 800290c:	443b      	add	r3, r7
 800290e:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8002912:	429a      	cmp	r2, r3
 8002914:	dd08      	ble.n	8002928 <adjust_to_max_day+0x54>
	   clock.time.day = max_day[clock.time.month];
 8002916:	4b07      	ldr	r3, [pc, #28]	; (8002934 <adjust_to_max_day+0x60>)
 8002918:	691b      	ldr	r3, [r3, #16]
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	3338      	adds	r3, #56	; 0x38
 800291e:	443b      	add	r3, r7
 8002920:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8002924:	4a03      	ldr	r2, [pc, #12]	; (8002934 <adjust_to_max_day+0x60>)
 8002926:	6153      	str	r3, [r2, #20]
}
 8002928:	bf00      	nop
 800292a:	3738      	adds	r7, #56	; 0x38
 800292c:	46bd      	mov	sp, r7
 800292e:	bdb0      	pop	{r4, r5, r7, pc}
 8002930:	080061b4 	.word	0x080061b4
 8002934:	20000034 	.word	0x20000034

08002938 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b08c      	sub	sp, #48	; 0x30
 800293c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800293e:	f107 031c 	add.w	r3, r7, #28
 8002942:	2200      	movs	r2, #0
 8002944:	601a      	str	r2, [r3, #0]
 8002946:	605a      	str	r2, [r3, #4]
 8002948:	609a      	str	r2, [r3, #8]
 800294a:	60da      	str	r2, [r3, #12]
 800294c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800294e:	2300      	movs	r3, #0
 8002950:	61bb      	str	r3, [r7, #24]
 8002952:	4b72      	ldr	r3, [pc, #456]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002956:	4a71      	ldr	r2, [pc, #452]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 8002958:	f043 0310 	orr.w	r3, r3, #16
 800295c:	6313      	str	r3, [r2, #48]	; 0x30
 800295e:	4b6f      	ldr	r3, [pc, #444]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002962:	f003 0310 	and.w	r3, r3, #16
 8002966:	61bb      	str	r3, [r7, #24]
 8002968:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800296a:	2300      	movs	r3, #0
 800296c:	617b      	str	r3, [r7, #20]
 800296e:	4b6b      	ldr	r3, [pc, #428]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 8002970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002972:	4a6a      	ldr	r2, [pc, #424]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 8002974:	f043 0304 	orr.w	r3, r3, #4
 8002978:	6313      	str	r3, [r2, #48]	; 0x30
 800297a:	4b68      	ldr	r3, [pc, #416]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297e:	f003 0304 	and.w	r3, r3, #4
 8002982:	617b      	str	r3, [r7, #20]
 8002984:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002986:	2300      	movs	r3, #0
 8002988:	613b      	str	r3, [r7, #16]
 800298a:	4b64      	ldr	r3, [pc, #400]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 800298c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298e:	4a63      	ldr	r2, [pc, #396]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 8002990:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002994:	6313      	str	r3, [r2, #48]	; 0x30
 8002996:	4b61      	ldr	r3, [pc, #388]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800299e:	613b      	str	r3, [r7, #16]
 80029a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80029a2:	2300      	movs	r3, #0
 80029a4:	60fb      	str	r3, [r7, #12]
 80029a6:	4b5d      	ldr	r3, [pc, #372]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029aa:	4a5c      	ldr	r2, [pc, #368]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 80029ac:	f043 0301 	orr.w	r3, r3, #1
 80029b0:	6313      	str	r3, [r2, #48]	; 0x30
 80029b2:	4b5a      	ldr	r3, [pc, #360]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 80029b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	60fb      	str	r3, [r7, #12]
 80029bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029be:	2300      	movs	r3, #0
 80029c0:	60bb      	str	r3, [r7, #8]
 80029c2:	4b56      	ldr	r3, [pc, #344]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 80029c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029c6:	4a55      	ldr	r2, [pc, #340]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 80029c8:	f043 0302 	orr.w	r3, r3, #2
 80029cc:	6313      	str	r3, [r2, #48]	; 0x30
 80029ce:	4b53      	ldr	r3, [pc, #332]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 80029d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029d2:	f003 0302 	and.w	r3, r3, #2
 80029d6:	60bb      	str	r3, [r7, #8]
 80029d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80029da:	2300      	movs	r3, #0
 80029dc:	607b      	str	r3, [r7, #4]
 80029de:	4b4f      	ldr	r3, [pc, #316]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 80029e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029e2:	4a4e      	ldr	r2, [pc, #312]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 80029e4:	f043 0308 	orr.w	r3, r3, #8
 80029e8:	6313      	str	r3, [r2, #48]	; 0x30
 80029ea:	4b4c      	ldr	r3, [pc, #304]	; (8002b1c <MX_GPIO_Init+0x1e4>)
 80029ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029ee:	f003 0308 	and.w	r3, r3, #8
 80029f2:	607b      	str	r3, [r7, #4]
 80029f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80029f6:	2200      	movs	r2, #0
 80029f8:	21f7      	movs	r1, #247	; 0xf7
 80029fa:	4849      	ldr	r0, [pc, #292]	; (8002b20 <MX_GPIO_Init+0x1e8>)
 80029fc:	f001 f984 	bl	8003d08 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_5, GPIO_PIN_RESET);
 8002a00:	2200      	movs	r2, #0
 8002a02:	2121      	movs	r1, #33	; 0x21
 8002a04:	4847      	ldr	r0, [pc, #284]	; (8002b24 <MX_GPIO_Init+0x1ec>)
 8002a06:	f001 f97f 	bl	8003d08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 8002a10:	4845      	ldr	r0, [pc, #276]	; (8002b28 <MX_GPIO_Init+0x1f0>)
 8002a12:	f001 f979 	bl	8003d08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8002a16:	2200      	movs	r2, #0
 8002a18:	2140      	movs	r1, #64	; 0x40
 8002a1a:	4844      	ldr	r0, [pc, #272]	; (8002b2c <MX_GPIO_Init+0x1f4>)
 8002a1c:	f001 f974 	bl	8003d08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE4 PE5 PE6
                           PE7 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 8002a20:	23f7      	movs	r3, #247	; 0xf7
 8002a22:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a24:	2301      	movs	r3, #1
 8002a26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a30:	f107 031c 	add.w	r3, r7, #28
 8002a34:	4619      	mov	r1, r3
 8002a36:	483a      	ldr	r0, [pc, #232]	; (8002b20 <MX_GPIO_Init+0x1e8>)
 8002a38:	f000 ffb2 	bl	80039a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a3c:	2308      	movs	r3, #8
 8002a3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002a40:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002a44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a46:	2300      	movs	r3, #0
 8002a48:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a4a:	f107 031c 	add.w	r3, r7, #28
 8002a4e:	4619      	mov	r1, r3
 8002a50:	4833      	ldr	r0, [pc, #204]	; (8002b20 <MX_GPIO_Init+0x1e8>)
 8002a52:	f000 ffa5 	bl	80039a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002a56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002a5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002a5c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002a60:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a62:	2300      	movs	r3, #0
 8002a64:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a66:	f107 031c 	add.w	r3, r7, #28
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	482f      	ldr	r0, [pc, #188]	; (8002b2c <MX_GPIO_Init+0x1f4>)
 8002a6e:	f000 ff97 	bl	80039a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_5;
 8002a72:	2321      	movs	r3, #33	; 0x21
 8002a74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a76:	2301      	movs	r3, #1
 8002a78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a82:	f107 031c 	add.w	r3, r7, #28
 8002a86:	4619      	mov	r1, r3
 8002a88:	4826      	ldr	r0, [pc, #152]	; (8002b24 <MX_GPIO_Init+0x1ec>)
 8002a8a:	f000 ff89 	bl	80039a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8002a8e:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8002a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002a94:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8002a98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a9e:	f107 031c 	add.w	r3, r7, #28
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	4820      	ldr	r0, [pc, #128]	; (8002b28 <MX_GPIO_Init+0x1f0>)
 8002aa6:	f000 ff7b 	bl	80039a0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002aaa:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002aae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002abc:	f107 031c 	add.w	r3, r7, #28
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	4819      	ldr	r0, [pc, #100]	; (8002b28 <MX_GPIO_Init+0x1f0>)
 8002ac4:	f000 ff6c 	bl	80039a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ac8:	2340      	movs	r3, #64	; 0x40
 8002aca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002acc:	2301      	movs	r3, #1
 8002ace:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ad8:	f107 031c 	add.w	r3, r7, #28
 8002adc:	4619      	mov	r1, r3
 8002ade:	4813      	ldr	r0, [pc, #76]	; (8002b2c <MX_GPIO_Init+0x1f4>)
 8002ae0:	f000 ff5e 	bl	80039a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	2009      	movs	r0, #9
 8002aea:	f000 ff22 	bl	8003932 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002aee:	2009      	movs	r0, #9
 8002af0:	f000 ff3b 	bl	800396a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8002af4:	2200      	movs	r2, #0
 8002af6:	2100      	movs	r1, #0
 8002af8:	200a      	movs	r0, #10
 8002afa:	f000 ff1a 	bl	8003932 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002afe:	200a      	movs	r0, #10
 8002b00:	f000 ff33 	bl	800396a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002b04:	2200      	movs	r2, #0
 8002b06:	2100      	movs	r1, #0
 8002b08:	2028      	movs	r0, #40	; 0x28
 8002b0a:	f000 ff12 	bl	8003932 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002b0e:	2028      	movs	r0, #40	; 0x28
 8002b10:	f000 ff2b 	bl	800396a <HAL_NVIC_EnableIRQ>

}
 8002b14:	bf00      	nop
 8002b16:	3730      	adds	r7, #48	; 0x30
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	40023800 	.word	0x40023800
 8002b20:	40021000 	.word	0x40021000
 8002b24:	40020400 	.word	0x40020400
 8002b28:	40020c00 	.word	0x40020c00
 8002b2c:	40020800 	.word	0x40020800

08002b30 <lap_measure>:
extern Stopwatch stopwatch;
extern CLCD clcd;

/* lap   */
void lap_measure()
{
 8002b30:	b5b0      	push	{r4, r5, r7, lr}
 8002b32:	b084      	sub	sp, #16
 8002b34:	af04      	add	r7, sp, #16
	// lap 9    .
	if(lap.count == 9) sprintf(clcd.str2, "LAP FULL(9/9)   ");
 8002b36:	4b35      	ldr	r3, [pc, #212]	; (8002c0c <lap_measure+0xdc>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2b09      	cmp	r3, #9
 8002b3c:	d104      	bne.n	8002b48 <lap_measure+0x18>
 8002b3e:	4934      	ldr	r1, [pc, #208]	; (8002c10 <lap_measure+0xe0>)
 8002b40:	4834      	ldr	r0, [pc, #208]	; (8002c14 <lap_measure+0xe4>)
 8002b42:	f002 fe55 	bl	80057f0 <siprintf>
 8002b46:	e052      	b.n	8002bee <lap_measure+0xbe>

	// lap 9  lap .
	else
	{
		// lap   stopwatch  .
		lap.record[lap.count].hour = stopwatch.time.hour;
 8002b48:	4b30      	ldr	r3, [pc, #192]	; (8002c0c <lap_measure+0xdc>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a32      	ldr	r2, [pc, #200]	; (8002c18 <lap_measure+0xe8>)
 8002b4e:	6852      	ldr	r2, [r2, #4]
 8002b50:	492e      	ldr	r1, [pc, #184]	; (8002c0c <lap_measure+0xdc>)
 8002b52:	011b      	lsls	r3, r3, #4
 8002b54:	440b      	add	r3, r1
 8002b56:	3308      	adds	r3, #8
 8002b58:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].minute = stopwatch.time.minute;
 8002b5a:	4b2c      	ldr	r3, [pc, #176]	; (8002c0c <lap_measure+0xdc>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a2e      	ldr	r2, [pc, #184]	; (8002c18 <lap_measure+0xe8>)
 8002b60:	6892      	ldr	r2, [r2, #8]
 8002b62:	492a      	ldr	r1, [pc, #168]	; (8002c0c <lap_measure+0xdc>)
 8002b64:	011b      	lsls	r3, r3, #4
 8002b66:	440b      	add	r3, r1
 8002b68:	330c      	adds	r3, #12
 8002b6a:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].second = stopwatch.time.second;
 8002b6c:	4b27      	ldr	r3, [pc, #156]	; (8002c0c <lap_measure+0xdc>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a29      	ldr	r2, [pc, #164]	; (8002c18 <lap_measure+0xe8>)
 8002b72:	68d2      	ldr	r2, [r2, #12]
 8002b74:	4925      	ldr	r1, [pc, #148]	; (8002c0c <lap_measure+0xdc>)
 8002b76:	3301      	adds	r3, #1
 8002b78:	011b      	lsls	r3, r3, #4
 8002b7a:	440b      	add	r3, r1
 8002b7c:	601a      	str	r2, [r3, #0]
		lap.record[lap.count].milisecond = stopwatch.time.milisecond;
 8002b7e:	4b23      	ldr	r3, [pc, #140]	; (8002c0c <lap_measure+0xdc>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a25      	ldr	r2, [pc, #148]	; (8002c18 <lap_measure+0xe8>)
 8002b84:	6912      	ldr	r2, [r2, #16]
 8002b86:	4921      	ldr	r1, [pc, #132]	; (8002c0c <lap_measure+0xdc>)
 8002b88:	3301      	adds	r3, #1
 8002b8a:	011b      	lsls	r3, r3, #4
 8002b8c:	440b      	add	r3, r1
 8002b8e:	3304      	adds	r3, #4
 8002b90:	601a      	str	r2, [r3, #0]

		// lap  string .
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
				lap.count + 1,
 8002b92:	4b1e      	ldr	r3, [pc, #120]	; (8002c0c <lap_measure+0xdc>)
 8002b94:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 8002b96:	1c58      	adds	r0, r3, #1
				lap.record[lap.count].hour,
 8002b98:	4b1c      	ldr	r3, [pc, #112]	; (8002c0c <lap_measure+0xdc>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 8002b9c:	4a1b      	ldr	r2, [pc, #108]	; (8002c0c <lap_measure+0xdc>)
 8002b9e:	011b      	lsls	r3, r3, #4
 8002ba0:	4413      	add	r3, r2
 8002ba2:	3308      	adds	r3, #8
 8002ba4:	681c      	ldr	r4, [r3, #0]
				lap.record[lap.count].minute,
 8002ba6:	4b19      	ldr	r3, [pc, #100]	; (8002c0c <lap_measure+0xdc>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 8002baa:	4a18      	ldr	r2, [pc, #96]	; (8002c0c <lap_measure+0xdc>)
 8002bac:	011b      	lsls	r3, r3, #4
 8002bae:	4413      	add	r3, r2
 8002bb0:	330c      	adds	r3, #12
 8002bb2:	681b      	ldr	r3, [r3, #0]
				lap.record[lap.count].second,
 8002bb4:	4a15      	ldr	r2, [pc, #84]	; (8002c0c <lap_measure+0xdc>)
 8002bb6:	6812      	ldr	r2, [r2, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 8002bb8:	4914      	ldr	r1, [pc, #80]	; (8002c0c <lap_measure+0xdc>)
 8002bba:	3201      	adds	r2, #1
 8002bbc:	0112      	lsls	r2, r2, #4
 8002bbe:	440a      	add	r2, r1
 8002bc0:	6812      	ldr	r2, [r2, #0]
				lap.record[lap.count].milisecond);
 8002bc2:	4912      	ldr	r1, [pc, #72]	; (8002c0c <lap_measure+0xdc>)
 8002bc4:	6809      	ldr	r1, [r1, #0]
		sprintf(clcd.str2, "LP%1d %02d:%02d:%02d.%03d",
 8002bc6:	4d11      	ldr	r5, [pc, #68]	; (8002c0c <lap_measure+0xdc>)
 8002bc8:	3101      	adds	r1, #1
 8002bca:	0109      	lsls	r1, r1, #4
 8002bcc:	4429      	add	r1, r5
 8002bce:	3104      	adds	r1, #4
 8002bd0:	6809      	ldr	r1, [r1, #0]
 8002bd2:	9102      	str	r1, [sp, #8]
 8002bd4:	9201      	str	r2, [sp, #4]
 8002bd6:	9300      	str	r3, [sp, #0]
 8002bd8:	4623      	mov	r3, r4
 8002bda:	4602      	mov	r2, r0
 8002bdc:	490f      	ldr	r1, [pc, #60]	; (8002c1c <lap_measure+0xec>)
 8002bde:	480d      	ldr	r0, [pc, #52]	; (8002c14 <lap_measure+0xe4>)
 8002be0:	f002 fe06 	bl	80057f0 <siprintf>

		// lap  1 .
		lap.count++;
 8002be4:	4b09      	ldr	r3, [pc, #36]	; (8002c0c <lap_measure+0xdc>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	3301      	adds	r3, #1
 8002bea:	4a08      	ldr	r2, [pc, #32]	; (8002c0c <lap_measure+0xdc>)
 8002bec:	6013      	str	r3, [r2, #0]
	}

	// CLCD lap  .
	CLCD_Puts(0, 1, clcd.str2);
 8002bee:	4a09      	ldr	r2, [pc, #36]	; (8002c14 <lap_measure+0xe4>)
 8002bf0:	2101      	movs	r1, #1
 8002bf2:	2000      	movs	r0, #0
 8002bf4:	f7fe fbbe 	bl	8001374 <CLCD_Puts>

	//   lap   ,     .
	lap.show_num = 0;
 8002bf8:	4b04      	ldr	r3, [pc, #16]	; (8002c0c <lap_measure+0xdc>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	605a      	str	r2, [r3, #4]

	//    lap     .
	lap.state = READY;
 8002bfe:	4b03      	ldr	r3, [pc, #12]	; (8002c0c <lap_measure+0xdc>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 8002c06:	bf00      	nop
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bdb0      	pop	{r4, r5, r7, pc}
 8002c0c:	2000014c 	.word	0x2000014c
 8002c10:	080061e8 	.word	0x080061e8
 8002c14:	2000013c 	.word	0x2000013c
 8002c18:	2000000c 	.word	0x2000000c
 8002c1c:	080061fc 	.word	0x080061fc

08002c20 <lap_display_record>:


/*  lap   */
void lap_display_record()
{
 8002c20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af04      	add	r7, sp, #16
	//  lap ,  .
	if(lap.count == 0) sprintf(clcd.str2, "NO LAP          ");
 8002c26:	4b28      	ldr	r3, [pc, #160]	; (8002cc8 <lap_display_record+0xa8>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d104      	bne.n	8002c38 <lap_display_record+0x18>
 8002c2e:	4927      	ldr	r1, [pc, #156]	; (8002ccc <lap_display_record+0xac>)
 8002c30:	4827      	ldr	r0, [pc, #156]	; (8002cd0 <lap_display_record+0xb0>)
 8002c32:	f002 fddd 	bl	80057f0 <siprintf>
 8002c36:	e039      	b.n	8002cac <lap_display_record+0x8c>

	//  lap ,   lap  .
	else
	{
		//  lap  ,   lap .
		if(lap.show_num == lap.count) lap.show_num = 0;
 8002c38:	4b23      	ldr	r3, [pc, #140]	; (8002cc8 <lap_display_record+0xa8>)
 8002c3a:	685a      	ldr	r2, [r3, #4]
 8002c3c:	4b22      	ldr	r3, [pc, #136]	; (8002cc8 <lap_display_record+0xa8>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d102      	bne.n	8002c4a <lap_display_record+0x2a>
 8002c44:	4b20      	ldr	r3, [pc, #128]	; (8002cc8 <lap_display_record+0xa8>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	605a      	str	r2, [r3, #4]

		//  lap  string  .
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
				lap.show_num + 1,
 8002c4a:	4b1f      	ldr	r3, [pc, #124]	; (8002cc8 <lap_display_record+0xa8>)
 8002c4c:	685b      	ldr	r3, [r3, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8002c4e:	1c5c      	adds	r4, r3, #1
 8002c50:	4b1d      	ldr	r3, [pc, #116]	; (8002cc8 <lap_display_record+0xa8>)
 8002c52:	681d      	ldr	r5, [r3, #0]
				lap.count,
				lap.record[lap.show_num].hour,
 8002c54:	4b1c      	ldr	r3, [pc, #112]	; (8002cc8 <lap_display_record+0xa8>)
 8002c56:	685b      	ldr	r3, [r3, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8002c58:	4a1b      	ldr	r2, [pc, #108]	; (8002cc8 <lap_display_record+0xa8>)
 8002c5a:	011b      	lsls	r3, r3, #4
 8002c5c:	4413      	add	r3, r2
 8002c5e:	3308      	adds	r3, #8
 8002c60:	681b      	ldr	r3, [r3, #0]
				lap.record[lap.show_num].minute,
 8002c62:	4a19      	ldr	r2, [pc, #100]	; (8002cc8 <lap_display_record+0xa8>)
 8002c64:	6852      	ldr	r2, [r2, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8002c66:	4918      	ldr	r1, [pc, #96]	; (8002cc8 <lap_display_record+0xa8>)
 8002c68:	0112      	lsls	r2, r2, #4
 8002c6a:	440a      	add	r2, r1
 8002c6c:	320c      	adds	r2, #12
 8002c6e:	6812      	ldr	r2, [r2, #0]
				lap.record[lap.show_num].second,
 8002c70:	4915      	ldr	r1, [pc, #84]	; (8002cc8 <lap_display_record+0xa8>)
 8002c72:	6849      	ldr	r1, [r1, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8002c74:	4814      	ldr	r0, [pc, #80]	; (8002cc8 <lap_display_record+0xa8>)
 8002c76:	3101      	adds	r1, #1
 8002c78:	0109      	lsls	r1, r1, #4
 8002c7a:	4401      	add	r1, r0
 8002c7c:	6809      	ldr	r1, [r1, #0]
				lap.record[lap.show_num].milisecond);
 8002c7e:	4812      	ldr	r0, [pc, #72]	; (8002cc8 <lap_display_record+0xa8>)
 8002c80:	6840      	ldr	r0, [r0, #4]
		sprintf(clcd.str2, "%d/%d %02d:%02d:%02d.%03d",
 8002c82:	4e11      	ldr	r6, [pc, #68]	; (8002cc8 <lap_display_record+0xa8>)
 8002c84:	3001      	adds	r0, #1
 8002c86:	0100      	lsls	r0, r0, #4
 8002c88:	4430      	add	r0, r6
 8002c8a:	3004      	adds	r0, #4
 8002c8c:	6800      	ldr	r0, [r0, #0]
 8002c8e:	9003      	str	r0, [sp, #12]
 8002c90:	9102      	str	r1, [sp, #8]
 8002c92:	9201      	str	r2, [sp, #4]
 8002c94:	9300      	str	r3, [sp, #0]
 8002c96:	462b      	mov	r3, r5
 8002c98:	4622      	mov	r2, r4
 8002c9a:	490e      	ldr	r1, [pc, #56]	; (8002cd4 <lap_display_record+0xb4>)
 8002c9c:	480c      	ldr	r0, [pc, #48]	; (8002cd0 <lap_display_record+0xb0>)
 8002c9e:	f002 fda7 	bl	80057f0 <siprintf>

		//    lap    ,  1 .
		lap.show_num++;
 8002ca2:	4b09      	ldr	r3, [pc, #36]	; (8002cc8 <lap_display_record+0xa8>)
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	4a07      	ldr	r2, [pc, #28]	; (8002cc8 <lap_display_record+0xa8>)
 8002caa:	6053      	str	r3, [r2, #4]
	}

	//  lap  CLCD   ,
	CLCD_Puts(0, 1, clcd.str2);
 8002cac:	4a08      	ldr	r2, [pc, #32]	; (8002cd0 <lap_display_record+0xb0>)
 8002cae:	2101      	movs	r1, #1
 8002cb0:	2000      	movs	r0, #0
 8002cb2:	f7fe fb5f 	bl	8001374 <CLCD_Puts>

	//  lap      .
	lap.state = READY;
 8002cb6:	4b04      	ldr	r3, [pc, #16]	; (8002cc8 <lap_display_record+0xa8>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 8002cbe:	bf00      	nop
 8002cc0:	3704      	adds	r7, #4
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cc6:	bf00      	nop
 8002cc8:	2000014c 	.word	0x2000014c
 8002ccc:	08006218 	.word	0x08006218
 8002cd0:	2000013c 	.word	0x2000013c
 8002cd4:	0800622c 	.word	0x0800622c

08002cd8 <lap_clear>:


/* lap    */
void lap_clear()
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0
	//  lap    .
	lap.count = 0;
 8002cdc:	4b0a      	ldr	r3, [pc, #40]	; (8002d08 <lap_clear+0x30>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	601a      	str	r2, [r3, #0]
	lap.show_num = 0;
 8002ce2:	4b09      	ldr	r3, [pc, #36]	; (8002d08 <lap_clear+0x30>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	605a      	str	r2, [r3, #4]
	sprintf(clcd.str2, "                ");
 8002ce8:	4908      	ldr	r1, [pc, #32]	; (8002d0c <lap_clear+0x34>)
 8002cea:	4809      	ldr	r0, [pc, #36]	; (8002d10 <lap_clear+0x38>)
 8002cec:	f002 fd80 	bl	80057f0 <siprintf>
	CLCD_Puts(0, 1, clcd.str2);
 8002cf0:	4a07      	ldr	r2, [pc, #28]	; (8002d10 <lap_clear+0x38>)
 8002cf2:	2101      	movs	r1, #1
 8002cf4:	2000      	movs	r0, #0
 8002cf6:	f7fe fb3d 	bl	8001374 <CLCD_Puts>

	//    lap      .
	lap.state = READY;
 8002cfa:	4b03      	ldr	r3, [pc, #12]	; (8002d08 <lap_clear+0x30>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
}
 8002d02:	bf00      	nop
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	2000014c 	.word	0x2000014c
 8002d0c:	08006248 	.word	0x08006248
 8002d10:	2000013c 	.word	0x2000013c

08002d14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002d18:	f000 fc9a 	bl	8003650 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002d1c:	f000 f87a 	bl	8002e14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002d20:	f7ff fe0a 	bl	8002938 <MX_GPIO_Init>
  MX_TIM6_Init();
 8002d24:	f000 fbc6 	bl	80034b4 <MX_TIM6_Init>
  MX_TIM2_Init();
 8002d28:	f000 fb4e 	bl	80033c8 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002d2c:	f000 f8dc 	bl	8002ee8 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  L_RED_LED_OFF();
 8002d30:	2201      	movs	r2, #1
 8002d32:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d36:	4831      	ldr	r0, [pc, #196]	; (8002dfc <main+0xe8>)
 8002d38:	f000 ffe6 	bl	8003d08 <HAL_GPIO_WritePin>
  L_GREEN_LED_OFF();
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d42:	482e      	ldr	r0, [pc, #184]	; (8002dfc <main+0xe8>)
 8002d44:	f000 ffe0 	bl	8003d08 <HAL_GPIO_WritePin>
  L_BLUE_LED_OFF();
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d4e:	482b      	ldr	r0, [pc, #172]	; (8002dfc <main+0xe8>)
 8002d50:	f000 ffda 	bl	8003d08 <HAL_GPIO_WritePin>
  R_RED_LED_OFF();
 8002d54:	2201      	movs	r2, #1
 8002d56:	2140      	movs	r1, #64	; 0x40
 8002d58:	4829      	ldr	r0, [pc, #164]	; (8002e00 <main+0xec>)
 8002d5a:	f000 ffd5 	bl	8003d08 <HAL_GPIO_WritePin>
  R_GREEN_LED_OFF();
 8002d5e:	2201      	movs	r2, #1
 8002d60:	2120      	movs	r1, #32
 8002d62:	4828      	ldr	r0, [pc, #160]	; (8002e04 <main+0xf0>)
 8002d64:	f000 ffd0 	bl	8003d08 <HAL_GPIO_WritePin>
  R_BLUE_LED_OFF();
 8002d68:	2201      	movs	r2, #1
 8002d6a:	2101      	movs	r1, #1
 8002d6c:	4825      	ldr	r0, [pc, #148]	; (8002e04 <main+0xf0>)
 8002d6e:	f000 ffcb 	bl	8003d08 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim6);
 8002d72:	4825      	ldr	r0, [pc, #148]	; (8002e08 <main+0xf4>)
 8002d74:	f001 fcae 	bl	80046d4 <HAL_TIM_Base_Start_IT>
  _7SEG_GPIO_Init();
 8002d78:	f7fd fbfc 	bl	8000574 <_7SEG_GPIO_Init>
  CLCD_GPIO_Init();
 8002d7c:	f7fe f8f6 	bl	8000f6c <CLCD_GPIO_Init>
  CLCD_Init();
 8002d80:	f7fe fb1d 	bl	80013be <CLCD_Init>
  CLCD_Clear();
 8002d84:	f7fe fb3d 	bl	8001402 <CLCD_Clear>
  init_clock();
 8002d88:	f7ff f9d4 	bl	8002134 <init_clock>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  switch(system.mode)
 8002d8c:	4b1f      	ldr	r3, [pc, #124]	; (8002e0c <main+0xf8>)
 8002d8e:	791b      	ldrb	r3, [r3, #4]
 8002d90:	2b04      	cmp	r3, #4
 8002d92:	d8fb      	bhi.n	8002d8c <main+0x78>
 8002d94:	a201      	add	r2, pc, #4	; (adr r2, 8002d9c <main+0x88>)
 8002d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d9a:	bf00      	nop
 8002d9c:	08002db1 	.word	0x08002db1
 8002da0:	08002de1 	.word	0x08002de1
 8002da4:	08002de7 	.word	0x08002de7
 8002da8:	08002ded 	.word	0x08002ded
 8002dac:	08002df3 	.word	0x08002df3
	  {
	    case STOPWATCH:
	    	stopwatch_show_time();
 8002db0:	f000 fa3c 	bl	800322c <stopwatch_show_time>

			switch(lap.state)
 8002db4:	4b16      	ldr	r3, [pc, #88]	; (8002e10 <main+0xfc>)
 8002db6:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8002dba:	2b03      	cmp	r3, #3
 8002dbc:	d00c      	beq.n	8002dd8 <main+0xc4>
 8002dbe:	2b03      	cmp	r3, #3
 8002dc0:	dc1a      	bgt.n	8002df8 <main+0xe4>
 8002dc2:	2b01      	cmp	r3, #1
 8002dc4:	d002      	beq.n	8002dcc <main+0xb8>
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d003      	beq.n	8002dd2 <main+0xbe>
			case MEASURE : lap_measure(); break;
			case DISPLAY_RECORD : lap_display_record(); break;
			case CLEAR : lap_clear(); break;
			}

			break;
 8002dca:	e015      	b.n	8002df8 <main+0xe4>
			case MEASURE : lap_measure(); break;
 8002dcc:	f7ff feb0 	bl	8002b30 <lap_measure>
 8002dd0:	e005      	b.n	8002dde <main+0xca>
			case DISPLAY_RECORD : lap_display_record(); break;
 8002dd2:	f7ff ff25 	bl	8002c20 <lap_display_record>
 8002dd6:	e002      	b.n	8002dde <main+0xca>
			case CLEAR : lap_clear(); break;
 8002dd8:	f7ff ff7e 	bl	8002cd8 <lap_clear>
 8002ddc:	bf00      	nop
			break;
 8002dde:	e00b      	b.n	8002df8 <main+0xe4>

		case CLOCK:
			show_clock();
 8002de0:	f7ff f9b0 	bl	8002144 <show_clock>

			break;
 8002de4:	e009      	b.n	8002dfa <main+0xe6>

		case CLOCK_CONFIG:
			show_clock_config();
 8002de6:	f7ff fb7f 	bl	80024e8 <show_clock_config>

			break;
 8002dea:	e006      	b.n	8002dfa <main+0xe6>

		case ALARM:
			show_alarm();
 8002dec:	f7fe fb14 	bl	8001418 <show_alarm>

			break;
 8002df0:	e003      	b.n	8002dfa <main+0xe6>

		case ALARM_TRIGGER:
			trigger_alarm();
 8002df2:	f7fe fbfb 	bl	80015ec <trigger_alarm>

			break;
 8002df6:	e000      	b.n	8002dfa <main+0xe6>
			break;
 8002df8:	bf00      	nop
	  switch(system.mode)
 8002dfa:	e7c7      	b.n	8002d8c <main+0x78>
 8002dfc:	40020c00 	.word	0x40020c00
 8002e00:	40020800 	.word	0x40020800
 8002e04:	40020400 	.word	0x40020400
 8002e08:	20000278 	.word	0x20000278
 8002e0c:	20000000 	.word	0x20000000
 8002e10:	2000014c 	.word	0x2000014c

08002e14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	b094      	sub	sp, #80	; 0x50
 8002e18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002e1a:	f107 0320 	add.w	r3, r7, #32
 8002e1e:	2230      	movs	r2, #48	; 0x30
 8002e20:	2100      	movs	r1, #0
 8002e22:	4618      	mov	r0, r3
 8002e24:	f002 fcdc 	bl	80057e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002e28:	f107 030c 	add.w	r3, r7, #12
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	601a      	str	r2, [r3, #0]
 8002e30:	605a      	str	r2, [r3, #4]
 8002e32:	609a      	str	r2, [r3, #8]
 8002e34:	60da      	str	r2, [r3, #12]
 8002e36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e38:	2300      	movs	r3, #0
 8002e3a:	60bb      	str	r3, [r7, #8]
 8002e3c:	4b28      	ldr	r3, [pc, #160]	; (8002ee0 <SystemClock_Config+0xcc>)
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e40:	4a27      	ldr	r2, [pc, #156]	; (8002ee0 <SystemClock_Config+0xcc>)
 8002e42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e46:	6413      	str	r3, [r2, #64]	; 0x40
 8002e48:	4b25      	ldr	r3, [pc, #148]	; (8002ee0 <SystemClock_Config+0xcc>)
 8002e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e50:	60bb      	str	r3, [r7, #8]
 8002e52:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e54:	2300      	movs	r3, #0
 8002e56:	607b      	str	r3, [r7, #4]
 8002e58:	4b22      	ldr	r3, [pc, #136]	; (8002ee4 <SystemClock_Config+0xd0>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a21      	ldr	r2, [pc, #132]	; (8002ee4 <SystemClock_Config+0xd0>)
 8002e5e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e62:	6013      	str	r3, [r2, #0]
 8002e64:	4b1f      	ldr	r3, [pc, #124]	; (8002ee4 <SystemClock_Config+0xd0>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e6c:	607b      	str	r3, [r7, #4]
 8002e6e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e70:	2302      	movs	r3, #2
 8002e72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e74:	2301      	movs	r3, #1
 8002e76:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e78:	2310      	movs	r3, #16
 8002e7a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e80:	2300      	movs	r3, #0
 8002e82:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002e84:	2308      	movs	r3, #8
 8002e86:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002e88:	23a8      	movs	r3, #168	; 0xa8
 8002e8a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e8c:	2302      	movs	r3, #2
 8002e8e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002e90:	2304      	movs	r3, #4
 8002e92:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e94:	f107 0320 	add.w	r3, r7, #32
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f000 ff67 	bl	8003d6c <HAL_RCC_OscConfig>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d001      	beq.n	8002ea8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002ea4:	f000 f946 	bl	8003134 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ea8:	230f      	movs	r3, #15
 8002eaa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002eac:	2302      	movs	r3, #2
 8002eae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002eb4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002eb8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002eba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ebe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002ec0:	f107 030c 	add.w	r3, r7, #12
 8002ec4:	2105      	movs	r1, #5
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f001 f9c8 	bl	800425c <HAL_RCC_ClockConfig>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d001      	beq.n	8002ed6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002ed2:	f000 f92f 	bl	8003134 <Error_Handler>
  }
}
 8002ed6:	bf00      	nop
 8002ed8:	3750      	adds	r7, #80	; 0x50
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	40023800 	.word	0x40023800
 8002ee4:	40007000 	.word	0x40007000

08002ee8 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
  /* TIM6_DAC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002eec:	2200      	movs	r2, #0
 8002eee:	2100      	movs	r1, #0
 8002ef0:	2036      	movs	r0, #54	; 0x36
 8002ef2:	f000 fd1e 	bl	8003932 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002ef6:	2036      	movs	r0, #54	; 0x36
 8002ef8:	f000 fd37 	bl	800396a <HAL_NVIC_EnableIRQ>
}
 8002efc:	bf00      	nop
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	4a36      	ldr	r2, [pc, #216]	; (8002fe8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d165      	bne.n	8002fde <HAL_TIM_PeriodElapsedCallback+0xde>
	{
		// timers for system
		system.wait_milisecond++;
 8002f12:	4b36      	ldr	r3, [pc, #216]	; (8002fec <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	3301      	adds	r3, #1
 8002f18:	4a34      	ldr	r2, [pc, #208]	; (8002fec <HAL_TIM_PeriodElapsedCallback+0xec>)
 8002f1a:	6013      	str	r3, [r2, #0]
		clock.time.milisecond++;
 8002f1c:	4b34      	ldr	r3, [pc, #208]	; (8002ff0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f20:	3301      	adds	r3, #1
 8002f22:	4a33      	ldr	r2, [pc, #204]	; (8002ff0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002f24:	6253      	str	r3, [r2, #36]	; 0x24
		clock_convert_time_format();
 8002f26:	f7ff f98b 	bl	8002240 <clock_convert_time_format>

		if(stopwatch.state == RUNNING)
 8002f2a:	4b32      	ldr	r3, [pc, #200]	; (8002ff4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8002f2c:	7d1b      	ldrb	r3, [r3, #20]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d106      	bne.n	8002f40 <HAL_TIM_PeriodElapsedCallback+0x40>
		{
			stopwatch.time.milisecond++;
 8002f32:	4b30      	ldr	r3, [pc, #192]	; (8002ff4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8002f34:	691b      	ldr	r3, [r3, #16]
 8002f36:	3301      	adds	r3, #1
 8002f38:	4a2e      	ldr	r2, [pc, #184]	; (8002ff4 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8002f3a:	6113      	str	r3, [r2, #16]
			stopwatch_convert_time_format();
 8002f3c:	f000 f9ce 	bl	80032dc <stopwatch_convert_time_format>
		}
		if(buzzer.state == BEEP)
 8002f40:	4b2d      	ldr	r3, [pc, #180]	; (8002ff8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8002f42:	7b1b      	ldrb	r3, [r3, #12]
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d106      	bne.n	8002f56 <HAL_TIM_PeriodElapsedCallback+0x56>
		{
			buzzer.running_milisecond++;
 8002f48:	4b2b      	ldr	r3, [pc, #172]	; (8002ff8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	4a2a      	ldr	r2, [pc, #168]	; (8002ff8 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8002f50:	6013      	str	r3, [r2, #0]
			beep_buzzer_check();
 8002f52:	f7ff f8af 	bl	80020b4 <beep_buzzer_check>
		}
		if(clock.time.milisecond == 0 && clock.time.second == 0)
 8002f56:	4b26      	ldr	r3, [pc, #152]	; (8002ff0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d105      	bne.n	8002f6a <HAL_TIM_PeriodElapsedCallback+0x6a>
 8002f5e:	4b24      	ldr	r3, [pc, #144]	; (8002ff0 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8002f60:	6a1b      	ldr	r3, [r3, #32]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <HAL_TIM_PeriodElapsedCallback+0x6a>
		{
			check_alarm();
 8002f66:	f7fe fb0d 	bl	8001584 <check_alarm>
		}

		// timers for buttons
		if(CHECK_SW1_PRESSING())
 8002f6a:	2108      	movs	r1, #8
 8002f6c:	4823      	ldr	r0, [pc, #140]	; (8002ffc <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8002f6e:	f000 feb3 	bl	8003cd8 <HAL_GPIO_ReadPin>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d106      	bne.n	8002f86 <HAL_TIM_PeriodElapsedCallback+0x86>
		{
			button1.hold_milisecond++;
 8002f78:	4b21      	ldr	r3, [pc, #132]	; (8003000 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	4a20      	ldr	r2, [pc, #128]	; (8003000 <HAL_TIM_PeriodElapsedCallback+0x100>)
 8002f80:	6053      	str	r3, [r2, #4]
			button1_measure_hold();
 8002f82:	f7fe fc1b 	bl	80017bc <button1_measure_hold>
		}
		if(CHECK_SW2_PRESSING())
 8002f86:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002f8a:	481e      	ldr	r0, [pc, #120]	; (8003004 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8002f8c:	f000 fea4 	bl	8003cd8 <HAL_GPIO_ReadPin>
 8002f90:	4603      	mov	r3, r0
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d106      	bne.n	8002fa4 <HAL_TIM_PeriodElapsedCallback+0xa4>
		{
			button2.hold_milisecond++;
 8002f96:	4b1c      	ldr	r3, [pc, #112]	; (8003008 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	3301      	adds	r3, #1
 8002f9c:	4a1a      	ldr	r2, [pc, #104]	; (8003008 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8002f9e:	6053      	str	r3, [r2, #4]
			button2_measure_hold();
 8002fa0:	f7fe fd30 	bl	8001a04 <button2_measure_hold>
		}
		if(CHECK_SW3_PRESSING())
 8002fa4:	2110      	movs	r1, #16
 8002fa6:	4819      	ldr	r0, [pc, #100]	; (800300c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8002fa8:	f000 fe96 	bl	8003cd8 <HAL_GPIO_ReadPin>
 8002fac:	4603      	mov	r3, r0
 8002fae:	2b01      	cmp	r3, #1
 8002fb0:	d106      	bne.n	8002fc0 <HAL_TIM_PeriodElapsedCallback+0xc0>
		{
			button3.hold_milisecond++;
 8002fb2:	4b17      	ldr	r3, [pc, #92]	; (8003010 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8002fb4:	685b      	ldr	r3, [r3, #4]
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	4a15      	ldr	r2, [pc, #84]	; (8003010 <HAL_TIM_PeriodElapsedCallback+0x110>)
 8002fba:	6053      	str	r3, [r2, #4]
			button3_measure_hold();
 8002fbc:	f7fe fe3a 	bl	8001c34 <button3_measure_hold>
		}
		if(CHECK_SW4_PRESSING())
 8002fc0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002fc4:	4811      	ldr	r0, [pc, #68]	; (800300c <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8002fc6:	f000 fe87 	bl	8003cd8 <HAL_GPIO_ReadPin>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d106      	bne.n	8002fde <HAL_TIM_PeriodElapsedCallback+0xde>
		{
			button4.hold_milisecond++;
 8002fd0:	4b10      	ldr	r3, [pc, #64]	; (8003014 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	3301      	adds	r3, #1
 8002fd6:	4a0f      	ldr	r2, [pc, #60]	; (8003014 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002fd8:	6053      	str	r3, [r2, #4]
			button4_measure_hold();
 8002fda:	f7fe ff5d 	bl	8001e98 <button4_measure_hold>
		}
	}
}
 8002fde:	bf00      	nop
 8002fe0:	3708      	adds	r7, #8
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	40001000 	.word	0x40001000
 8002fec:	20000000 	.word	0x20000000
 8002ff0:	20000034 	.word	0x20000034
 8002ff4:	2000000c 	.word	0x2000000c
 8002ff8:	20000024 	.word	0x20000024
 8002ffc:	40021000 	.word	0x40021000
 8003000:	200001e8 	.word	0x200001e8
 8003004:	40020800 	.word	0x40020800
 8003008:	200001f8 	.word	0x200001f8
 800300c:	40020c00 	.word	0x40020c00
 8003010:	20000208 	.word	0x20000208
 8003014:	20000218 	.word	0x20000218

08003018 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	4603      	mov	r3, r0
 8003020:	80fb      	strh	r3, [r7, #6]
	// SW1 press
	if(GPIO_Pin == SW1 && CHECK_SW1_PRESSING())
 8003022:	88fb      	ldrh	r3, [r7, #6]
 8003024:	2b08      	cmp	r3, #8
 8003026:	d108      	bne.n	800303a <HAL_GPIO_EXTI_Callback+0x22>
 8003028:	2108      	movs	r1, #8
 800302a:	4834      	ldr	r0, [pc, #208]	; (80030fc <HAL_GPIO_EXTI_Callback+0xe4>)
 800302c:	f000 fe54 	bl	8003cd8 <HAL_GPIO_ReadPin>
 8003030:	4603      	mov	r3, r0
 8003032:	2b01      	cmp	r3, #1
 8003034:	d101      	bne.n	800303a <HAL_GPIO_EXTI_Callback+0x22>
	{
		button1_start();
 8003036:	f7fe fb9f 	bl	8001778 <button1_start>
	}

	// SW1 release
	if(GPIO_Pin == SW1 && !CHECK_SW1_PRESSING())
 800303a:	88fb      	ldrh	r3, [r7, #6]
 800303c:	2b08      	cmp	r3, #8
 800303e:	d108      	bne.n	8003052 <HAL_GPIO_EXTI_Callback+0x3a>
 8003040:	2108      	movs	r1, #8
 8003042:	482e      	ldr	r0, [pc, #184]	; (80030fc <HAL_GPIO_EXTI_Callback+0xe4>)
 8003044:	f000 fe48 	bl	8003cd8 <HAL_GPIO_ReadPin>
 8003048:	4603      	mov	r3, r0
 800304a:	2b01      	cmp	r3, #1
 800304c:	d001      	beq.n	8003052 <HAL_GPIO_EXTI_Callback+0x3a>
	{
		button1_finish();
 800304e:	f7fe fc4d 	bl	80018ec <button1_finish>
	}

	// SW2 press
	if(GPIO_Pin == SW2 && CHECK_SW2_PRESSING())
 8003052:	88fb      	ldrh	r3, [r7, #6]
 8003054:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003058:	d109      	bne.n	800306e <HAL_GPIO_EXTI_Callback+0x56>
 800305a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800305e:	4828      	ldr	r0, [pc, #160]	; (8003100 <HAL_GPIO_EXTI_Callback+0xe8>)
 8003060:	f000 fe3a 	bl	8003cd8 <HAL_GPIO_ReadPin>
 8003064:	4603      	mov	r3, r0
 8003066:	2b01      	cmp	r3, #1
 8003068:	d101      	bne.n	800306e <HAL_GPIO_EXTI_Callback+0x56>
	{
		button2_start();
 800306a:	f7fe fca3 	bl	80019b4 <button2_start>
	}

	// SW2 release
	if(GPIO_Pin == SW2 && !CHECK_SW2_PRESSING())
 800306e:	88fb      	ldrh	r3, [r7, #6]
 8003070:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003074:	d109      	bne.n	800308a <HAL_GPIO_EXTI_Callback+0x72>
 8003076:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800307a:	4821      	ldr	r0, [pc, #132]	; (8003100 <HAL_GPIO_EXTI_Callback+0xe8>)
 800307c:	f000 fe2c 	bl	8003cd8 <HAL_GPIO_ReadPin>
 8003080:	4603      	mov	r3, r0
 8003082:	2b01      	cmp	r3, #1
 8003084:	d001      	beq.n	800308a <HAL_GPIO_EXTI_Callback+0x72>
	{
		button2_finish();
 8003086:	f7fe fd41 	bl	8001b0c <button2_finish>
	}

	// SW3 press
	if(GPIO_Pin == SW3 && CHECK_SW3_PRESSING())
 800308a:	88fb      	ldrh	r3, [r7, #6]
 800308c:	2b10      	cmp	r3, #16
 800308e:	d108      	bne.n	80030a2 <HAL_GPIO_EXTI_Callback+0x8a>
 8003090:	2110      	movs	r1, #16
 8003092:	481c      	ldr	r0, [pc, #112]	; (8003104 <HAL_GPIO_EXTI_Callback+0xec>)
 8003094:	f000 fe20 	bl	8003cd8 <HAL_GPIO_ReadPin>
 8003098:	4603      	mov	r3, r0
 800309a:	2b01      	cmp	r3, #1
 800309c:	d101      	bne.n	80030a2 <HAL_GPIO_EXTI_Callback+0x8a>
	{
		button3_start();
 800309e:	f7fe fda1 	bl	8001be4 <button3_start>
	}

	// SW3 release
	if(GPIO_Pin == SW3 && !CHECK_SW3_PRESSING())
 80030a2:	88fb      	ldrh	r3, [r7, #6]
 80030a4:	2b10      	cmp	r3, #16
 80030a6:	d108      	bne.n	80030ba <HAL_GPIO_EXTI_Callback+0xa2>
 80030a8:	2110      	movs	r1, #16
 80030aa:	4816      	ldr	r0, [pc, #88]	; (8003104 <HAL_GPIO_EXTI_Callback+0xec>)
 80030ac:	f000 fe14 	bl	8003cd8 <HAL_GPIO_ReadPin>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d001      	beq.n	80030ba <HAL_GPIO_EXTI_Callback+0xa2>
	{
		button3_finish();
 80030b6:	f7fe fe5b 	bl	8001d70 <button3_finish>
	}

	// SW4 press
	if(GPIO_Pin == SW4 && CHECK_SW4_PRESSING())
 80030ba:	88fb      	ldrh	r3, [r7, #6]
 80030bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030c0:	d109      	bne.n	80030d6 <HAL_GPIO_EXTI_Callback+0xbe>
 80030c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80030c6:	480f      	ldr	r0, [pc, #60]	; (8003104 <HAL_GPIO_EXTI_Callback+0xec>)
 80030c8:	f000 fe06 	bl	8003cd8 <HAL_GPIO_ReadPin>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d101      	bne.n	80030d6 <HAL_GPIO_EXTI_Callback+0xbe>
	{
		button4_start();
 80030d2:	f7fe feb9 	bl	8001e48 <button4_start>
	}

	// SW4 release
	if(GPIO_Pin == SW4 && !CHECK_SW4_PRESSING())
 80030d6:	88fb      	ldrh	r3, [r7, #6]
 80030d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030dc:	d109      	bne.n	80030f2 <HAL_GPIO_EXTI_Callback+0xda>
 80030de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80030e2:	4808      	ldr	r0, [pc, #32]	; (8003104 <HAL_GPIO_EXTI_Callback+0xec>)
 80030e4:	f000 fdf8 	bl	8003cd8 <HAL_GPIO_ReadPin>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d001      	beq.n	80030f2 <HAL_GPIO_EXTI_Callback+0xda>
	{
		button4_finish();
 80030ee:	f7fe ff71 	bl	8001fd4 <button4_finish>
	}
}
 80030f2:	bf00      	nop
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	40021000 	.word	0x40021000
 8003100:	40020800 	.word	0x40020800
 8003104:	40020c00 	.word	0x40020c00

08003108 <change_system_mode>:

void change_system_mode(System_Mode new_mode)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	4603      	mov	r3, r0
 8003110:	71fb      	strb	r3, [r7, #7]
	previous_system_mode = system.mode;
 8003112:	4b06      	ldr	r3, [pc, #24]	; (800312c <change_system_mode+0x24>)
 8003114:	791a      	ldrb	r2, [r3, #4]
 8003116:	4b06      	ldr	r3, [pc, #24]	; (8003130 <change_system_mode+0x28>)
 8003118:	701a      	strb	r2, [r3, #0]
	system.mode = new_mode;
 800311a:	4a04      	ldr	r2, [pc, #16]	; (800312c <change_system_mode+0x24>)
 800311c:	79fb      	ldrb	r3, [r7, #7]
 800311e:	7113      	strb	r3, [r2, #4]
}
 8003120:	bf00      	nop
 8003122:	370c      	adds	r7, #12
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr
 800312c:	20000000 	.word	0x20000000
 8003130:	20000008 	.word	0x20000008

08003134 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003134:	b480      	push	{r7}
 8003136:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003138:	b672      	cpsid	i
}
 800313a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800313c:	e7fe      	b.n	800313c <Error_Handler+0x8>
	...

08003140 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003146:	2300      	movs	r3, #0
 8003148:	607b      	str	r3, [r7, #4]
 800314a:	4b10      	ldr	r3, [pc, #64]	; (800318c <HAL_MspInit+0x4c>)
 800314c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800314e:	4a0f      	ldr	r2, [pc, #60]	; (800318c <HAL_MspInit+0x4c>)
 8003150:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003154:	6453      	str	r3, [r2, #68]	; 0x44
 8003156:	4b0d      	ldr	r3, [pc, #52]	; (800318c <HAL_MspInit+0x4c>)
 8003158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800315a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800315e:	607b      	str	r3, [r7, #4]
 8003160:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003162:	2300      	movs	r3, #0
 8003164:	603b      	str	r3, [r7, #0]
 8003166:	4b09      	ldr	r3, [pc, #36]	; (800318c <HAL_MspInit+0x4c>)
 8003168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316a:	4a08      	ldr	r2, [pc, #32]	; (800318c <HAL_MspInit+0x4c>)
 800316c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003170:	6413      	str	r3, [r2, #64]	; 0x40
 8003172:	4b06      	ldr	r3, [pc, #24]	; (800318c <HAL_MspInit+0x4c>)
 8003174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003176:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800317a:	603b      	str	r3, [r7, #0]
 800317c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800317e:	bf00      	nop
 8003180:	370c      	adds	r7, #12
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr
 800318a:	bf00      	nop
 800318c:	40023800 	.word	0x40023800

08003190 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003194:	e7fe      	b.n	8003194 <NMI_Handler+0x4>

08003196 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003196:	b480      	push	{r7}
 8003198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800319a:	e7fe      	b.n	800319a <HardFault_Handler+0x4>

0800319c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80031a0:	e7fe      	b.n	80031a0 <MemManage_Handler+0x4>

080031a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80031a2:	b480      	push	{r7}
 80031a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031a6:	e7fe      	b.n	80031a6 <BusFault_Handler+0x4>

080031a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031ac:	e7fe      	b.n	80031ac <UsageFault_Handler+0x4>

080031ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031ae:	b480      	push	{r7}
 80031b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031b2:	bf00      	nop
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031bc:	b480      	push	{r7}
 80031be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031c0:	bf00      	nop
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr

080031ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031ca:	b480      	push	{r7}
 80031cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031ce:	bf00      	nop
 80031d0:	46bd      	mov	sp, r7
 80031d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d6:	4770      	bx	lr

080031d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031dc:	f000 fa8a 	bl	80036f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031e0:	bf00      	nop
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80031e8:	2008      	movs	r0, #8
 80031ea:	f000 fda7 	bl	8003d3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80031ee:	bf00      	nop
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80031f6:	2010      	movs	r0, #16
 80031f8:	f000 fda0 	bl	8003d3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80031fc:	bf00      	nop
 80031fe:	bd80      	pop	{r7, pc}

08003200 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8003204:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003208:	f000 fd98 	bl	8003d3c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800320c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003210:	f000 fd94 	bl	8003d3c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003214:	bf00      	nop
 8003216:	bd80      	pop	{r7, pc}

08003218 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800321c:	4802      	ldr	r0, [pc, #8]	; (8003228 <TIM6_DAC_IRQHandler+0x10>)
 800321e:	f001 fc5b 	bl	8004ad8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003222:	bf00      	nop
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	20000278 	.word	0x20000278

0800322c <stopwatch_show_time>:
extern Lap lap;
extern Stopwatch stopwatch;
extern CLCD clcd;

void stopwatch_show_time()
{
 800322c:	b590      	push	{r4, r7, lr}
 800322e:	b085      	sub	sp, #20
 8003230:	af04      	add	r7, sp, #16
  	// 0.5    
	if(stopwatch.time.milisecond < 500) stopwatch.point = ON;
 8003232:	4b25      	ldr	r3, [pc, #148]	; (80032c8 <stopwatch_show_time+0x9c>)
 8003234:	691b      	ldr	r3, [r3, #16]
 8003236:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800323a:	d203      	bcs.n	8003244 <stopwatch_show_time+0x18>
 800323c:	4b22      	ldr	r3, [pc, #136]	; (80032c8 <stopwatch_show_time+0x9c>)
 800323e:	2201      	movs	r2, #1
 8003240:	601a      	str	r2, [r3, #0]
 8003242:	e002      	b.n	800324a <stopwatch_show_time+0x1e>
	else stopwatch.point = OFF;
 8003244:	4b20      	ldr	r3, [pc, #128]	; (80032c8 <stopwatch_show_time+0x9c>)
 8003246:	2200      	movs	r2, #0
 8003248:	601a      	str	r2, [r3, #0]

	// 7-Seg  
	_7SEG_SetNumber(DGT1, stopwatch.time.second % 10, stopwatch.point);
 800324a:	4b1f      	ldr	r3, [pc, #124]	; (80032c8 <stopwatch_show_time+0x9c>)
 800324c:	68d9      	ldr	r1, [r3, #12]
 800324e:	4b1f      	ldr	r3, [pc, #124]	; (80032cc <stopwatch_show_time+0xa0>)
 8003250:	fba3 2301 	umull	r2, r3, r3, r1
 8003254:	08da      	lsrs	r2, r3, #3
 8003256:	4613      	mov	r3, r2
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	4413      	add	r3, r2
 800325c:	005b      	lsls	r3, r3, #1
 800325e:	1aca      	subs	r2, r1, r3
 8003260:	4611      	mov	r1, r2
 8003262:	4b19      	ldr	r3, [pc, #100]	; (80032c8 <stopwatch_show_time+0x9c>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	461a      	mov	r2, r3
 8003268:	2000      	movs	r0, #0
 800326a:	f7fd fa69 	bl	8000740 <_7SEG_SetNumber>
	_7SEG_SetNumber(DGT2, stopwatch.time.milisecond / 100, OFF);
 800326e:	4b16      	ldr	r3, [pc, #88]	; (80032c8 <stopwatch_show_time+0x9c>)
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	4a17      	ldr	r2, [pc, #92]	; (80032d0 <stopwatch_show_time+0xa4>)
 8003274:	fba2 2303 	umull	r2, r3, r2, r3
 8003278:	095b      	lsrs	r3, r3, #5
 800327a:	2200      	movs	r2, #0
 800327c:	4619      	mov	r1, r3
 800327e:	2001      	movs	r0, #1
 8003280:	f7fd fa5e 	bl	8000740 <_7SEG_SetNumber>

	// CLCD  
	sprintf(clcd.str1, "STW %02d:%02d:%02d%c%03d",
 8003284:	4b10      	ldr	r3, [pc, #64]	; (80032c8 <stopwatch_show_time+0x9c>)
 8003286:	6858      	ldr	r0, [r3, #4]
 8003288:	4b0f      	ldr	r3, [pc, #60]	; (80032c8 <stopwatch_show_time+0x9c>)
 800328a:	689c      	ldr	r4, [r3, #8]
 800328c:	4b0e      	ldr	r3, [pc, #56]	; (80032c8 <stopwatch_show_time+0x9c>)
 800328e:	68db      	ldr	r3, [r3, #12]
			stopwatch.time.hour,
			stopwatch.time.minute,
			stopwatch.time.second,
			stopwatch.point ? '.' : ' ',
 8003290:	4a0d      	ldr	r2, [pc, #52]	; (80032c8 <stopwatch_show_time+0x9c>)
 8003292:	6812      	ldr	r2, [r2, #0]
	sprintf(clcd.str1, "STW %02d:%02d:%02d%c%03d",
 8003294:	2a00      	cmp	r2, #0
 8003296:	d001      	beq.n	800329c <stopwatch_show_time+0x70>
 8003298:	222e      	movs	r2, #46	; 0x2e
 800329a:	e000      	b.n	800329e <stopwatch_show_time+0x72>
 800329c:	2220      	movs	r2, #32
 800329e:	490a      	ldr	r1, [pc, #40]	; (80032c8 <stopwatch_show_time+0x9c>)
 80032a0:	6909      	ldr	r1, [r1, #16]
 80032a2:	9102      	str	r1, [sp, #8]
 80032a4:	9201      	str	r2, [sp, #4]
 80032a6:	9300      	str	r3, [sp, #0]
 80032a8:	4623      	mov	r3, r4
 80032aa:	4602      	mov	r2, r0
 80032ac:	4909      	ldr	r1, [pc, #36]	; (80032d4 <stopwatch_show_time+0xa8>)
 80032ae:	480a      	ldr	r0, [pc, #40]	; (80032d8 <stopwatch_show_time+0xac>)
 80032b0:	f002 fa9e 	bl	80057f0 <siprintf>
			stopwatch.time.milisecond);
	CLCD_Puts(0, 0, clcd.str1);
 80032b4:	4a08      	ldr	r2, [pc, #32]	; (80032d8 <stopwatch_show_time+0xac>)
 80032b6:	2100      	movs	r1, #0
 80032b8:	2000      	movs	r0, #0
 80032ba:	f7fe f85b 	bl	8001374 <CLCD_Puts>
}
 80032be:	bf00      	nop
 80032c0:	3704      	adds	r7, #4
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd90      	pop	{r4, r7, pc}
 80032c6:	bf00      	nop
 80032c8:	2000000c 	.word	0x2000000c
 80032cc:	cccccccd 	.word	0xcccccccd
 80032d0:	51eb851f 	.word	0x51eb851f
 80032d4:	0800625c 	.word	0x0800625c
 80032d8:	2000012c 	.word	0x2000012c

080032dc <stopwatch_convert_time_format>:
{
	lap.state = DISPLAY_RECORD;
}

void stopwatch_convert_time_format()
{
 80032dc:	b480      	push	{r7}
 80032de:	af00      	add	r7, sp, #0
	if(stopwatch.time.milisecond == 1000)
 80032e0:	4b14      	ldr	r3, [pc, #80]	; (8003334 <stopwatch_convert_time_format+0x58>)
 80032e2:	691b      	ldr	r3, [r3, #16]
 80032e4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80032e8:	d107      	bne.n	80032fa <stopwatch_convert_time_format+0x1e>
	{
		stopwatch.time.milisecond = 0;
 80032ea:	4b12      	ldr	r3, [pc, #72]	; (8003334 <stopwatch_convert_time_format+0x58>)
 80032ec:	2200      	movs	r2, #0
 80032ee:	611a      	str	r2, [r3, #16]
		stopwatch.time.second++;
 80032f0:	4b10      	ldr	r3, [pc, #64]	; (8003334 <stopwatch_convert_time_format+0x58>)
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	3301      	adds	r3, #1
 80032f6:	4a0f      	ldr	r2, [pc, #60]	; (8003334 <stopwatch_convert_time_format+0x58>)
 80032f8:	60d3      	str	r3, [r2, #12]
	}
	if(stopwatch.time.second == 60)
 80032fa:	4b0e      	ldr	r3, [pc, #56]	; (8003334 <stopwatch_convert_time_format+0x58>)
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	2b3c      	cmp	r3, #60	; 0x3c
 8003300:	d107      	bne.n	8003312 <stopwatch_convert_time_format+0x36>
	{
		stopwatch.time.second = 0;
 8003302:	4b0c      	ldr	r3, [pc, #48]	; (8003334 <stopwatch_convert_time_format+0x58>)
 8003304:	2200      	movs	r2, #0
 8003306:	60da      	str	r2, [r3, #12]
		stopwatch.time.minute++;
 8003308:	4b0a      	ldr	r3, [pc, #40]	; (8003334 <stopwatch_convert_time_format+0x58>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	3301      	adds	r3, #1
 800330e:	4a09      	ldr	r2, [pc, #36]	; (8003334 <stopwatch_convert_time_format+0x58>)
 8003310:	6093      	str	r3, [r2, #8]
	}
	if(stopwatch.time.minute == 60)
 8003312:	4b08      	ldr	r3, [pc, #32]	; (8003334 <stopwatch_convert_time_format+0x58>)
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	2b3c      	cmp	r3, #60	; 0x3c
 8003318:	d107      	bne.n	800332a <stopwatch_convert_time_format+0x4e>
	{
		stopwatch.time.minute = 0;
 800331a:	4b06      	ldr	r3, [pc, #24]	; (8003334 <stopwatch_convert_time_format+0x58>)
 800331c:	2200      	movs	r2, #0
 800331e:	609a      	str	r2, [r3, #8]
		stopwatch.time.hour++;
 8003320:	4b04      	ldr	r3, [pc, #16]	; (8003334 <stopwatch_convert_time_format+0x58>)
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	3301      	adds	r3, #1
 8003326:	4a03      	ldr	r2, [pc, #12]	; (8003334 <stopwatch_convert_time_format+0x58>)
 8003328:	6053      	str	r3, [r2, #4]
	}
}
 800332a:	bf00      	nop
 800332c:	46bd      	mov	sp, r7
 800332e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003332:	4770      	bx	lr
 8003334:	2000000c 	.word	0x2000000c

08003338 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b086      	sub	sp, #24
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003340:	4a14      	ldr	r2, [pc, #80]	; (8003394 <_sbrk+0x5c>)
 8003342:	4b15      	ldr	r3, [pc, #84]	; (8003398 <_sbrk+0x60>)
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800334c:	4b13      	ldr	r3, [pc, #76]	; (800339c <_sbrk+0x64>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d102      	bne.n	800335a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003354:	4b11      	ldr	r3, [pc, #68]	; (800339c <_sbrk+0x64>)
 8003356:	4a12      	ldr	r2, [pc, #72]	; (80033a0 <_sbrk+0x68>)
 8003358:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800335a:	4b10      	ldr	r3, [pc, #64]	; (800339c <_sbrk+0x64>)
 800335c:	681a      	ldr	r2, [r3, #0]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	4413      	add	r3, r2
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	429a      	cmp	r2, r3
 8003366:	d207      	bcs.n	8003378 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003368:	f002 fa10 	bl	800578c <__errno>
 800336c:	4603      	mov	r3, r0
 800336e:	220c      	movs	r2, #12
 8003370:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003372:	f04f 33ff 	mov.w	r3, #4294967295
 8003376:	e009      	b.n	800338c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003378:	4b08      	ldr	r3, [pc, #32]	; (800339c <_sbrk+0x64>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800337e:	4b07      	ldr	r3, [pc, #28]	; (800339c <_sbrk+0x64>)
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4413      	add	r3, r2
 8003386:	4a05      	ldr	r2, [pc, #20]	; (800339c <_sbrk+0x64>)
 8003388:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800338a:	68fb      	ldr	r3, [r7, #12]
}
 800338c:	4618      	mov	r0, r3
 800338e:	3718      	adds	r7, #24
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	20020000 	.word	0x20020000
 8003398:	00000400 	.word	0x00000400
 800339c:	2000022c 	.word	0x2000022c
 80033a0:	200002d8 	.word	0x200002d8

080033a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80033a8:	4b06      	ldr	r3, [pc, #24]	; (80033c4 <SystemInit+0x20>)
 80033aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033ae:	4a05      	ldr	r2, [pc, #20]	; (80033c4 <SystemInit+0x20>)
 80033b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80033b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80033b8:	bf00      	nop
 80033ba:	46bd      	mov	sp, r7
 80033bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	e000ed00 	.word	0xe000ed00

080033c8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b08e      	sub	sp, #56	; 0x38
 80033cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80033d2:	2200      	movs	r2, #0
 80033d4:	601a      	str	r2, [r3, #0]
 80033d6:	605a      	str	r2, [r3, #4]
 80033d8:	609a      	str	r2, [r3, #8]
 80033da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033dc:	f107 0320 	add.w	r3, r7, #32
 80033e0:	2200      	movs	r2, #0
 80033e2:	601a      	str	r2, [r3, #0]
 80033e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80033e6:	1d3b      	adds	r3, r7, #4
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]
 80033ec:	605a      	str	r2, [r3, #4]
 80033ee:	609a      	str	r2, [r3, #8]
 80033f0:	60da      	str	r2, [r3, #12]
 80033f2:	611a      	str	r2, [r3, #16]
 80033f4:	615a      	str	r2, [r3, #20]
 80033f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80033f8:	4b2d      	ldr	r3, [pc, #180]	; (80034b0 <MX_TIM2_Init+0xe8>)
 80033fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80033fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 41999;
 8003400:	4b2b      	ldr	r3, [pc, #172]	; (80034b0 <MX_TIM2_Init+0xe8>)
 8003402:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8003406:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003408:	4b29      	ldr	r3, [pc, #164]	; (80034b0 <MX_TIM2_Init+0xe8>)
 800340a:	2200      	movs	r2, #0
 800340c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800340e:	4b28      	ldr	r3, [pc, #160]	; (80034b0 <MX_TIM2_Init+0xe8>)
 8003410:	2209      	movs	r2, #9
 8003412:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003414:	4b26      	ldr	r3, [pc, #152]	; (80034b0 <MX_TIM2_Init+0xe8>)
 8003416:	2200      	movs	r2, #0
 8003418:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800341a:	4b25      	ldr	r3, [pc, #148]	; (80034b0 <MX_TIM2_Init+0xe8>)
 800341c:	2200      	movs	r2, #0
 800341e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003420:	4823      	ldr	r0, [pc, #140]	; (80034b0 <MX_TIM2_Init+0xe8>)
 8003422:	f001 f907 	bl	8004634 <HAL_TIM_Base_Init>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d001      	beq.n	8003430 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800342c:	f7ff fe82 	bl	8003134 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003430:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003434:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003436:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800343a:	4619      	mov	r1, r3
 800343c:	481c      	ldr	r0, [pc, #112]	; (80034b0 <MX_TIM2_Init+0xe8>)
 800343e:	f001 fd15 	bl	8004e6c <HAL_TIM_ConfigClockSource>
 8003442:	4603      	mov	r3, r0
 8003444:	2b00      	cmp	r3, #0
 8003446:	d001      	beq.n	800344c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003448:	f7ff fe74 	bl	8003134 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800344c:	4818      	ldr	r0, [pc, #96]	; (80034b0 <MX_TIM2_Init+0xe8>)
 800344e:	f001 f9b1 	bl	80047b4 <HAL_TIM_PWM_Init>
 8003452:	4603      	mov	r3, r0
 8003454:	2b00      	cmp	r3, #0
 8003456:	d001      	beq.n	800345c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8003458:	f7ff fe6c 	bl	8003134 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800345c:	2300      	movs	r3, #0
 800345e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003460:	2300      	movs	r3, #0
 8003462:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003464:	f107 0320 	add.w	r3, r7, #32
 8003468:	4619      	mov	r1, r3
 800346a:	4811      	ldr	r0, [pc, #68]	; (80034b0 <MX_TIM2_Init+0xe8>)
 800346c:	f002 f8fe 	bl	800566c <HAL_TIMEx_MasterConfigSynchronization>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8003476:	f7ff fe5d 	bl	8003134 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800347a:	2360      	movs	r3, #96	; 0x60
 800347c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 4;
 800347e:	2304      	movs	r3, #4
 8003480:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003482:	2300      	movs	r3, #0
 8003484:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003486:	2300      	movs	r3, #0
 8003488:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800348a:	1d3b      	adds	r3, r7, #4
 800348c:	2200      	movs	r2, #0
 800348e:	4619      	mov	r1, r3
 8003490:	4807      	ldr	r0, [pc, #28]	; (80034b0 <MX_TIM2_Init+0xe8>)
 8003492:	f001 fc29 	bl	8004ce8 <HAL_TIM_PWM_ConfigChannel>
 8003496:	4603      	mov	r3, r0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d001      	beq.n	80034a0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800349c:	f7ff fe4a 	bl	8003134 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80034a0:	4803      	ldr	r0, [pc, #12]	; (80034b0 <MX_TIM2_Init+0xe8>)
 80034a2:	f000 f873 	bl	800358c <HAL_TIM_MspPostInit>

}
 80034a6:	bf00      	nop
 80034a8:	3738      	adds	r7, #56	; 0x38
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	20000230 	.word	0x20000230

080034b4 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b082      	sub	sp, #8
 80034b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034ba:	463b      	mov	r3, r7
 80034bc:	2200      	movs	r2, #0
 80034be:	601a      	str	r2, [r3, #0]
 80034c0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80034c2:	4b15      	ldr	r3, [pc, #84]	; (8003518 <MX_TIM6_Init+0x64>)
 80034c4:	4a15      	ldr	r2, [pc, #84]	; (800351c <MX_TIM6_Init+0x68>)
 80034c6:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 99;
 80034c8:	4b13      	ldr	r3, [pc, #76]	; (8003518 <MX_TIM6_Init+0x64>)
 80034ca:	2263      	movs	r2, #99	; 0x63
 80034cc:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034ce:	4b12      	ldr	r3, [pc, #72]	; (8003518 <MX_TIM6_Init+0x64>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 839;
 80034d4:	4b10      	ldr	r3, [pc, #64]	; (8003518 <MX_TIM6_Init+0x64>)
 80034d6:	f240 3247 	movw	r2, #839	; 0x347
 80034da:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034dc:	4b0e      	ldr	r3, [pc, #56]	; (8003518 <MX_TIM6_Init+0x64>)
 80034de:	2200      	movs	r2, #0
 80034e0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80034e2:	480d      	ldr	r0, [pc, #52]	; (8003518 <MX_TIM6_Init+0x64>)
 80034e4:	f001 f8a6 	bl	8004634 <HAL_TIM_Base_Init>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d001      	beq.n	80034f2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80034ee:	f7ff fe21 	bl	8003134 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034f2:	2300      	movs	r3, #0
 80034f4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034f6:	2300      	movs	r3, #0
 80034f8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80034fa:	463b      	mov	r3, r7
 80034fc:	4619      	mov	r1, r3
 80034fe:	4806      	ldr	r0, [pc, #24]	; (8003518 <MX_TIM6_Init+0x64>)
 8003500:	f002 f8b4 	bl	800566c <HAL_TIMEx_MasterConfigSynchronization>
 8003504:	4603      	mov	r3, r0
 8003506:	2b00      	cmp	r3, #0
 8003508:	d001      	beq.n	800350e <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 800350a:	f7ff fe13 	bl	8003134 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800350e:	bf00      	nop
 8003510:	3708      	adds	r7, #8
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}
 8003516:	bf00      	nop
 8003518:	20000278 	.word	0x20000278
 800351c:	40001000 	.word	0x40001000

08003520 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003530:	d10e      	bne.n	8003550 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003532:	2300      	movs	r3, #0
 8003534:	60fb      	str	r3, [r7, #12]
 8003536:	4b13      	ldr	r3, [pc, #76]	; (8003584 <HAL_TIM_Base_MspInit+0x64>)
 8003538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800353a:	4a12      	ldr	r2, [pc, #72]	; (8003584 <HAL_TIM_Base_MspInit+0x64>)
 800353c:	f043 0301 	orr.w	r3, r3, #1
 8003540:	6413      	str	r3, [r2, #64]	; 0x40
 8003542:	4b10      	ldr	r3, [pc, #64]	; (8003584 <HAL_TIM_Base_MspInit+0x64>)
 8003544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	60fb      	str	r3, [r7, #12]
 800354c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 800354e:	e012      	b.n	8003576 <HAL_TIM_Base_MspInit+0x56>
  else if(tim_baseHandle->Instance==TIM6)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a0c      	ldr	r2, [pc, #48]	; (8003588 <HAL_TIM_Base_MspInit+0x68>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d10d      	bne.n	8003576 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800355a:	2300      	movs	r3, #0
 800355c:	60bb      	str	r3, [r7, #8]
 800355e:	4b09      	ldr	r3, [pc, #36]	; (8003584 <HAL_TIM_Base_MspInit+0x64>)
 8003560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003562:	4a08      	ldr	r2, [pc, #32]	; (8003584 <HAL_TIM_Base_MspInit+0x64>)
 8003564:	f043 0310 	orr.w	r3, r3, #16
 8003568:	6413      	str	r3, [r2, #64]	; 0x40
 800356a:	4b06      	ldr	r3, [pc, #24]	; (8003584 <HAL_TIM_Base_MspInit+0x64>)
 800356c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356e:	f003 0310 	and.w	r3, r3, #16
 8003572:	60bb      	str	r3, [r7, #8]
 8003574:	68bb      	ldr	r3, [r7, #8]
}
 8003576:	bf00      	nop
 8003578:	3714      	adds	r7, #20
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop
 8003584:	40023800 	.word	0x40023800
 8003588:	40001000 	.word	0x40001000

0800358c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b088      	sub	sp, #32
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003594:	f107 030c 	add.w	r3, r7, #12
 8003598:	2200      	movs	r2, #0
 800359a:	601a      	str	r2, [r3, #0]
 800359c:	605a      	str	r2, [r3, #4]
 800359e:	609a      	str	r2, [r3, #8]
 80035a0:	60da      	str	r2, [r3, #12]
 80035a2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035ac:	d11d      	bne.n	80035ea <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035ae:	2300      	movs	r3, #0
 80035b0:	60bb      	str	r3, [r7, #8]
 80035b2:	4b10      	ldr	r3, [pc, #64]	; (80035f4 <HAL_TIM_MspPostInit+0x68>)
 80035b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b6:	4a0f      	ldr	r2, [pc, #60]	; (80035f4 <HAL_TIM_MspPostInit+0x68>)
 80035b8:	f043 0301 	orr.w	r3, r3, #1
 80035bc:	6313      	str	r3, [r2, #48]	; 0x30
 80035be:	4b0d      	ldr	r3, [pc, #52]	; (80035f4 <HAL_TIM_MspPostInit+0x68>)
 80035c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	60bb      	str	r3, [r7, #8]
 80035c8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80035ca:	2320      	movs	r3, #32
 80035cc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035ce:	2302      	movs	r3, #2
 80035d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035d2:	2300      	movs	r3, #0
 80035d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035d6:	2300      	movs	r3, #0
 80035d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80035da:	2301      	movs	r3, #1
 80035dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035de:	f107 030c 	add.w	r3, r7, #12
 80035e2:	4619      	mov	r1, r3
 80035e4:	4804      	ldr	r0, [pc, #16]	; (80035f8 <HAL_TIM_MspPostInit+0x6c>)
 80035e6:	f000 f9db 	bl	80039a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80035ea:	bf00      	nop
 80035ec:	3720      	adds	r7, #32
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	40023800 	.word	0x40023800
 80035f8:	40020000 	.word	0x40020000

080035fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80035fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003634 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003600:	480d      	ldr	r0, [pc, #52]	; (8003638 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003602:	490e      	ldr	r1, [pc, #56]	; (800363c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003604:	4a0e      	ldr	r2, [pc, #56]	; (8003640 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003606:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003608:	e002      	b.n	8003610 <LoopCopyDataInit>

0800360a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800360a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800360c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800360e:	3304      	adds	r3, #4

08003610 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003610:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003612:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003614:	d3f9      	bcc.n	800360a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003616:	4a0b      	ldr	r2, [pc, #44]	; (8003644 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003618:	4c0b      	ldr	r4, [pc, #44]	; (8003648 <LoopFillZerobss+0x26>)
  movs r3, #0
 800361a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800361c:	e001      	b.n	8003622 <LoopFillZerobss>

0800361e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800361e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003620:	3204      	adds	r2, #4

08003622 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003622:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003624:	d3fb      	bcc.n	800361e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003626:	f7ff febd 	bl	80033a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800362a:	f002 f8b5 	bl	8005798 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800362e:	f7ff fb71 	bl	8002d14 <main>
  bx  lr    
 8003632:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003634:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003638:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800363c:	20000110 	.word	0x20000110
  ldr r2, =_sidata
 8003640:	080062cc 	.word	0x080062cc
  ldr r2, =_sbss
 8003644:	20000110 	.word	0x20000110
  ldr r4, =_ebss
 8003648:	200002d4 	.word	0x200002d4

0800364c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800364c:	e7fe      	b.n	800364c <ADC_IRQHandler>
	...

08003650 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003654:	4b0e      	ldr	r3, [pc, #56]	; (8003690 <HAL_Init+0x40>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4a0d      	ldr	r2, [pc, #52]	; (8003690 <HAL_Init+0x40>)
 800365a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800365e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003660:	4b0b      	ldr	r3, [pc, #44]	; (8003690 <HAL_Init+0x40>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a0a      	ldr	r2, [pc, #40]	; (8003690 <HAL_Init+0x40>)
 8003666:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800366a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800366c:	4b08      	ldr	r3, [pc, #32]	; (8003690 <HAL_Init+0x40>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a07      	ldr	r2, [pc, #28]	; (8003690 <HAL_Init+0x40>)
 8003672:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003676:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003678:	2003      	movs	r0, #3
 800367a:	f000 f94f 	bl	800391c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800367e:	200f      	movs	r0, #15
 8003680:	f000 f808 	bl	8003694 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003684:	f7ff fd5c 	bl	8003140 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003688:	2300      	movs	r3, #0
}
 800368a:	4618      	mov	r0, r3
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	40023c00 	.word	0x40023c00

08003694 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b082      	sub	sp, #8
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800369c:	4b12      	ldr	r3, [pc, #72]	; (80036e8 <HAL_InitTick+0x54>)
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	4b12      	ldr	r3, [pc, #72]	; (80036ec <HAL_InitTick+0x58>)
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	4619      	mov	r1, r3
 80036a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80036ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80036b2:	4618      	mov	r0, r3
 80036b4:	f000 f967 	bl	8003986 <HAL_SYSTICK_Config>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d001      	beq.n	80036c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e00e      	b.n	80036e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	2b0f      	cmp	r3, #15
 80036c6:	d80a      	bhi.n	80036de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80036c8:	2200      	movs	r2, #0
 80036ca:	6879      	ldr	r1, [r7, #4]
 80036cc:	f04f 30ff 	mov.w	r0, #4294967295
 80036d0:	f000 f92f 	bl	8003932 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80036d4:	4a06      	ldr	r2, [pc, #24]	; (80036f0 <HAL_InitTick+0x5c>)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80036da:	2300      	movs	r3, #0
 80036dc:	e000      	b.n	80036e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
}
 80036e0:	4618      	mov	r0, r3
 80036e2:	3708      	adds	r7, #8
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	200000a0 	.word	0x200000a0
 80036ec:	200000a8 	.word	0x200000a8
 80036f0:	200000a4 	.word	0x200000a4

080036f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80036f8:	4b06      	ldr	r3, [pc, #24]	; (8003714 <HAL_IncTick+0x20>)
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	461a      	mov	r2, r3
 80036fe:	4b06      	ldr	r3, [pc, #24]	; (8003718 <HAL_IncTick+0x24>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4413      	add	r3, r2
 8003704:	4a04      	ldr	r2, [pc, #16]	; (8003718 <HAL_IncTick+0x24>)
 8003706:	6013      	str	r3, [r2, #0]
}
 8003708:	bf00      	nop
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	200000a8 	.word	0x200000a8
 8003718:	200002c0 	.word	0x200002c0

0800371c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800371c:	b480      	push	{r7}
 800371e:	af00      	add	r7, sp, #0
  return uwTick;
 8003720:	4b03      	ldr	r3, [pc, #12]	; (8003730 <HAL_GetTick+0x14>)
 8003722:	681b      	ldr	r3, [r3, #0]
}
 8003724:	4618      	mov	r0, r3
 8003726:	46bd      	mov	sp, r7
 8003728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	200002c0 	.word	0x200002c0

08003734 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800373c:	f7ff ffee 	bl	800371c <HAL_GetTick>
 8003740:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800374c:	d005      	beq.n	800375a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800374e:	4b0a      	ldr	r3, [pc, #40]	; (8003778 <HAL_Delay+0x44>)
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	461a      	mov	r2, r3
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	4413      	add	r3, r2
 8003758:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800375a:	bf00      	nop
 800375c:	f7ff ffde 	bl	800371c <HAL_GetTick>
 8003760:	4602      	mov	r2, r0
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	1ad3      	subs	r3, r2, r3
 8003766:	68fa      	ldr	r2, [r7, #12]
 8003768:	429a      	cmp	r2, r3
 800376a:	d8f7      	bhi.n	800375c <HAL_Delay+0x28>
  {
  }
}
 800376c:	bf00      	nop
 800376e:	bf00      	nop
 8003770:	3710      	adds	r7, #16
 8003772:	46bd      	mov	sp, r7
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	200000a8 	.word	0x200000a8

0800377c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800377c:	b480      	push	{r7}
 800377e:	b085      	sub	sp, #20
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f003 0307 	and.w	r3, r3, #7
 800378a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800378c:	4b0c      	ldr	r3, [pc, #48]	; (80037c0 <__NVIC_SetPriorityGrouping+0x44>)
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003792:	68ba      	ldr	r2, [r7, #8]
 8003794:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003798:	4013      	ands	r3, r2
 800379a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80037a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80037a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80037ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80037ae:	4a04      	ldr	r2, [pc, #16]	; (80037c0 <__NVIC_SetPriorityGrouping+0x44>)
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	60d3      	str	r3, [r2, #12]
}
 80037b4:	bf00      	nop
 80037b6:	3714      	adds	r7, #20
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr
 80037c0:	e000ed00 	.word	0xe000ed00

080037c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80037c4:	b480      	push	{r7}
 80037c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80037c8:	4b04      	ldr	r3, [pc, #16]	; (80037dc <__NVIC_GetPriorityGrouping+0x18>)
 80037ca:	68db      	ldr	r3, [r3, #12]
 80037cc:	0a1b      	lsrs	r3, r3, #8
 80037ce:	f003 0307 	and.w	r3, r3, #7
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr
 80037dc:	e000ed00 	.word	0xe000ed00

080037e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	4603      	mov	r3, r0
 80037e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	db0b      	blt.n	800380a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037f2:	79fb      	ldrb	r3, [r7, #7]
 80037f4:	f003 021f 	and.w	r2, r3, #31
 80037f8:	4907      	ldr	r1, [pc, #28]	; (8003818 <__NVIC_EnableIRQ+0x38>)
 80037fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037fe:	095b      	lsrs	r3, r3, #5
 8003800:	2001      	movs	r0, #1
 8003802:	fa00 f202 	lsl.w	r2, r0, r2
 8003806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800380a:	bf00      	nop
 800380c:	370c      	adds	r7, #12
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	e000e100 	.word	0xe000e100

0800381c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	4603      	mov	r3, r0
 8003824:	6039      	str	r1, [r7, #0]
 8003826:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800382c:	2b00      	cmp	r3, #0
 800382e:	db0a      	blt.n	8003846 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	b2da      	uxtb	r2, r3
 8003834:	490c      	ldr	r1, [pc, #48]	; (8003868 <__NVIC_SetPriority+0x4c>)
 8003836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800383a:	0112      	lsls	r2, r2, #4
 800383c:	b2d2      	uxtb	r2, r2
 800383e:	440b      	add	r3, r1
 8003840:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003844:	e00a      	b.n	800385c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	b2da      	uxtb	r2, r3
 800384a:	4908      	ldr	r1, [pc, #32]	; (800386c <__NVIC_SetPriority+0x50>)
 800384c:	79fb      	ldrb	r3, [r7, #7]
 800384e:	f003 030f 	and.w	r3, r3, #15
 8003852:	3b04      	subs	r3, #4
 8003854:	0112      	lsls	r2, r2, #4
 8003856:	b2d2      	uxtb	r2, r2
 8003858:	440b      	add	r3, r1
 800385a:	761a      	strb	r2, [r3, #24]
}
 800385c:	bf00      	nop
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr
 8003868:	e000e100 	.word	0xe000e100
 800386c:	e000ed00 	.word	0xe000ed00

08003870 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003870:	b480      	push	{r7}
 8003872:	b089      	sub	sp, #36	; 0x24
 8003874:	af00      	add	r7, sp, #0
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f003 0307 	and.w	r3, r3, #7
 8003882:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003884:	69fb      	ldr	r3, [r7, #28]
 8003886:	f1c3 0307 	rsb	r3, r3, #7
 800388a:	2b04      	cmp	r3, #4
 800388c:	bf28      	it	cs
 800388e:	2304      	movcs	r3, #4
 8003890:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	3304      	adds	r3, #4
 8003896:	2b06      	cmp	r3, #6
 8003898:	d902      	bls.n	80038a0 <NVIC_EncodePriority+0x30>
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	3b03      	subs	r3, #3
 800389e:	e000      	b.n	80038a2 <NVIC_EncodePriority+0x32>
 80038a0:	2300      	movs	r3, #0
 80038a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038a4:	f04f 32ff 	mov.w	r2, #4294967295
 80038a8:	69bb      	ldr	r3, [r7, #24]
 80038aa:	fa02 f303 	lsl.w	r3, r2, r3
 80038ae:	43da      	mvns	r2, r3
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	401a      	ands	r2, r3
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80038b8:	f04f 31ff 	mov.w	r1, #4294967295
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	fa01 f303 	lsl.w	r3, r1, r3
 80038c2:	43d9      	mvns	r1, r3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80038c8:	4313      	orrs	r3, r2
         );
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	3724      	adds	r7, #36	; 0x24
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
	...

080038d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b082      	sub	sp, #8
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	3b01      	subs	r3, #1
 80038e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80038e8:	d301      	bcc.n	80038ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80038ea:	2301      	movs	r3, #1
 80038ec:	e00f      	b.n	800390e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038ee:	4a0a      	ldr	r2, [pc, #40]	; (8003918 <SysTick_Config+0x40>)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	3b01      	subs	r3, #1
 80038f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038f6:	210f      	movs	r1, #15
 80038f8:	f04f 30ff 	mov.w	r0, #4294967295
 80038fc:	f7ff ff8e 	bl	800381c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003900:	4b05      	ldr	r3, [pc, #20]	; (8003918 <SysTick_Config+0x40>)
 8003902:	2200      	movs	r2, #0
 8003904:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003906:	4b04      	ldr	r3, [pc, #16]	; (8003918 <SysTick_Config+0x40>)
 8003908:	2207      	movs	r2, #7
 800390a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800390c:	2300      	movs	r3, #0
}
 800390e:	4618      	mov	r0, r3
 8003910:	3708      	adds	r7, #8
 8003912:	46bd      	mov	sp, r7
 8003914:	bd80      	pop	{r7, pc}
 8003916:	bf00      	nop
 8003918:	e000e010 	.word	0xe000e010

0800391c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b082      	sub	sp, #8
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	f7ff ff29 	bl	800377c <__NVIC_SetPriorityGrouping>
}
 800392a:	bf00      	nop
 800392c:	3708      	adds	r7, #8
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}

08003932 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003932:	b580      	push	{r7, lr}
 8003934:	b086      	sub	sp, #24
 8003936:	af00      	add	r7, sp, #0
 8003938:	4603      	mov	r3, r0
 800393a:	60b9      	str	r1, [r7, #8]
 800393c:	607a      	str	r2, [r7, #4]
 800393e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003940:	2300      	movs	r3, #0
 8003942:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003944:	f7ff ff3e 	bl	80037c4 <__NVIC_GetPriorityGrouping>
 8003948:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800394a:	687a      	ldr	r2, [r7, #4]
 800394c:	68b9      	ldr	r1, [r7, #8]
 800394e:	6978      	ldr	r0, [r7, #20]
 8003950:	f7ff ff8e 	bl	8003870 <NVIC_EncodePriority>
 8003954:	4602      	mov	r2, r0
 8003956:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800395a:	4611      	mov	r1, r2
 800395c:	4618      	mov	r0, r3
 800395e:	f7ff ff5d 	bl	800381c <__NVIC_SetPriority>
}
 8003962:	bf00      	nop
 8003964:	3718      	adds	r7, #24
 8003966:	46bd      	mov	sp, r7
 8003968:	bd80      	pop	{r7, pc}

0800396a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800396a:	b580      	push	{r7, lr}
 800396c:	b082      	sub	sp, #8
 800396e:	af00      	add	r7, sp, #0
 8003970:	4603      	mov	r3, r0
 8003972:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003978:	4618      	mov	r0, r3
 800397a:	f7ff ff31 	bl	80037e0 <__NVIC_EnableIRQ>
}
 800397e:	bf00      	nop
 8003980:	3708      	adds	r7, #8
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}

08003986 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003986:	b580      	push	{r7, lr}
 8003988:	b082      	sub	sp, #8
 800398a:	af00      	add	r7, sp, #0
 800398c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800398e:	6878      	ldr	r0, [r7, #4]
 8003990:	f7ff ffa2 	bl	80038d8 <SysTick_Config>
 8003994:	4603      	mov	r3, r0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3708      	adds	r7, #8
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
	...

080039a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b089      	sub	sp, #36	; 0x24
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80039aa:	2300      	movs	r3, #0
 80039ac:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80039ae:	2300      	movs	r3, #0
 80039b0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80039b2:	2300      	movs	r3, #0
 80039b4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039b6:	2300      	movs	r3, #0
 80039b8:	61fb      	str	r3, [r7, #28]
 80039ba:	e16b      	b.n	8003c94 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80039bc:	2201      	movs	r2, #1
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	fa02 f303 	lsl.w	r3, r2, r3
 80039c4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	697a      	ldr	r2, [r7, #20]
 80039cc:	4013      	ands	r3, r2
 80039ce:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80039d0:	693a      	ldr	r2, [r7, #16]
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	429a      	cmp	r2, r3
 80039d6:	f040 815a 	bne.w	8003c8e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f003 0303 	and.w	r3, r3, #3
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d005      	beq.n	80039f2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d130      	bne.n	8003a54 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	005b      	lsls	r3, r3, #1
 80039fc:	2203      	movs	r2, #3
 80039fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003a02:	43db      	mvns	r3, r3
 8003a04:	69ba      	ldr	r2, [r7, #24]
 8003a06:	4013      	ands	r3, r2
 8003a08:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	68da      	ldr	r2, [r3, #12]
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	005b      	lsls	r3, r3, #1
 8003a12:	fa02 f303 	lsl.w	r3, r2, r3
 8003a16:	69ba      	ldr	r2, [r7, #24]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	69ba      	ldr	r2, [r7, #24]
 8003a20:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003a28:	2201      	movs	r2, #1
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a30:	43db      	mvns	r3, r3
 8003a32:	69ba      	ldr	r2, [r7, #24]
 8003a34:	4013      	ands	r3, r2
 8003a36:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	091b      	lsrs	r3, r3, #4
 8003a3e:	f003 0201 	and.w	r2, r3, #1
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	fa02 f303 	lsl.w	r3, r2, r3
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f003 0303 	and.w	r3, r3, #3
 8003a5c:	2b03      	cmp	r3, #3
 8003a5e:	d017      	beq.n	8003a90 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	005b      	lsls	r3, r3, #1
 8003a6a:	2203      	movs	r2, #3
 8003a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a70:	43db      	mvns	r3, r3
 8003a72:	69ba      	ldr	r2, [r7, #24]
 8003a74:	4013      	ands	r3, r2
 8003a76:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	689a      	ldr	r2, [r3, #8]
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	005b      	lsls	r3, r3, #1
 8003a80:	fa02 f303 	lsl.w	r3, r2, r3
 8003a84:	69ba      	ldr	r2, [r7, #24]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	69ba      	ldr	r2, [r7, #24]
 8003a8e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	685b      	ldr	r3, [r3, #4]
 8003a94:	f003 0303 	and.w	r3, r3, #3
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d123      	bne.n	8003ae4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a9c:	69fb      	ldr	r3, [r7, #28]
 8003a9e:	08da      	lsrs	r2, r3, #3
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	3208      	adds	r2, #8
 8003aa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003aa8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003aaa:	69fb      	ldr	r3, [r7, #28]
 8003aac:	f003 0307 	and.w	r3, r3, #7
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	220f      	movs	r2, #15
 8003ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab8:	43db      	mvns	r3, r3
 8003aba:	69ba      	ldr	r2, [r7, #24]
 8003abc:	4013      	ands	r3, r2
 8003abe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	691a      	ldr	r2, [r3, #16]
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	f003 0307 	and.w	r3, r3, #7
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad0:	69ba      	ldr	r2, [r7, #24]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	08da      	lsrs	r2, r3, #3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	3208      	adds	r2, #8
 8003ade:	69b9      	ldr	r1, [r7, #24]
 8003ae0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003aea:	69fb      	ldr	r3, [r7, #28]
 8003aec:	005b      	lsls	r3, r3, #1
 8003aee:	2203      	movs	r2, #3
 8003af0:	fa02 f303 	lsl.w	r3, r2, r3
 8003af4:	43db      	mvns	r3, r3
 8003af6:	69ba      	ldr	r2, [r7, #24]
 8003af8:	4013      	ands	r3, r2
 8003afa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	f003 0203 	and.w	r2, r3, #3
 8003b04:	69fb      	ldr	r3, [r7, #28]
 8003b06:	005b      	lsls	r3, r3, #1
 8003b08:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0c:	69ba      	ldr	r2, [r7, #24]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	69ba      	ldr	r2, [r7, #24]
 8003b16:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	685b      	ldr	r3, [r3, #4]
 8003b1c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	f000 80b4 	beq.w	8003c8e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b26:	2300      	movs	r3, #0
 8003b28:	60fb      	str	r3, [r7, #12]
 8003b2a:	4b60      	ldr	r3, [pc, #384]	; (8003cac <HAL_GPIO_Init+0x30c>)
 8003b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b2e:	4a5f      	ldr	r2, [pc, #380]	; (8003cac <HAL_GPIO_Init+0x30c>)
 8003b30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b34:	6453      	str	r3, [r2, #68]	; 0x44
 8003b36:	4b5d      	ldr	r3, [pc, #372]	; (8003cac <HAL_GPIO_Init+0x30c>)
 8003b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b3e:	60fb      	str	r3, [r7, #12]
 8003b40:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b42:	4a5b      	ldr	r2, [pc, #364]	; (8003cb0 <HAL_GPIO_Init+0x310>)
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	089b      	lsrs	r3, r3, #2
 8003b48:	3302      	adds	r3, #2
 8003b4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	f003 0303 	and.w	r3, r3, #3
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	220f      	movs	r2, #15
 8003b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b5e:	43db      	mvns	r3, r3
 8003b60:	69ba      	ldr	r2, [r7, #24]
 8003b62:	4013      	ands	r3, r2
 8003b64:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a52      	ldr	r2, [pc, #328]	; (8003cb4 <HAL_GPIO_Init+0x314>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d02b      	beq.n	8003bc6 <HAL_GPIO_Init+0x226>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	4a51      	ldr	r2, [pc, #324]	; (8003cb8 <HAL_GPIO_Init+0x318>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d025      	beq.n	8003bc2 <HAL_GPIO_Init+0x222>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	4a50      	ldr	r2, [pc, #320]	; (8003cbc <HAL_GPIO_Init+0x31c>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d01f      	beq.n	8003bbe <HAL_GPIO_Init+0x21e>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	4a4f      	ldr	r2, [pc, #316]	; (8003cc0 <HAL_GPIO_Init+0x320>)
 8003b82:	4293      	cmp	r3, r2
 8003b84:	d019      	beq.n	8003bba <HAL_GPIO_Init+0x21a>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	4a4e      	ldr	r2, [pc, #312]	; (8003cc4 <HAL_GPIO_Init+0x324>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d013      	beq.n	8003bb6 <HAL_GPIO_Init+0x216>
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a4d      	ldr	r2, [pc, #308]	; (8003cc8 <HAL_GPIO_Init+0x328>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d00d      	beq.n	8003bb2 <HAL_GPIO_Init+0x212>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a4c      	ldr	r2, [pc, #304]	; (8003ccc <HAL_GPIO_Init+0x32c>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d007      	beq.n	8003bae <HAL_GPIO_Init+0x20e>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a4b      	ldr	r2, [pc, #300]	; (8003cd0 <HAL_GPIO_Init+0x330>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d101      	bne.n	8003baa <HAL_GPIO_Init+0x20a>
 8003ba6:	2307      	movs	r3, #7
 8003ba8:	e00e      	b.n	8003bc8 <HAL_GPIO_Init+0x228>
 8003baa:	2308      	movs	r3, #8
 8003bac:	e00c      	b.n	8003bc8 <HAL_GPIO_Init+0x228>
 8003bae:	2306      	movs	r3, #6
 8003bb0:	e00a      	b.n	8003bc8 <HAL_GPIO_Init+0x228>
 8003bb2:	2305      	movs	r3, #5
 8003bb4:	e008      	b.n	8003bc8 <HAL_GPIO_Init+0x228>
 8003bb6:	2304      	movs	r3, #4
 8003bb8:	e006      	b.n	8003bc8 <HAL_GPIO_Init+0x228>
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e004      	b.n	8003bc8 <HAL_GPIO_Init+0x228>
 8003bbe:	2302      	movs	r3, #2
 8003bc0:	e002      	b.n	8003bc8 <HAL_GPIO_Init+0x228>
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e000      	b.n	8003bc8 <HAL_GPIO_Init+0x228>
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	69fa      	ldr	r2, [r7, #28]
 8003bca:	f002 0203 	and.w	r2, r2, #3
 8003bce:	0092      	lsls	r2, r2, #2
 8003bd0:	4093      	lsls	r3, r2
 8003bd2:	69ba      	ldr	r2, [r7, #24]
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003bd8:	4935      	ldr	r1, [pc, #212]	; (8003cb0 <HAL_GPIO_Init+0x310>)
 8003bda:	69fb      	ldr	r3, [r7, #28]
 8003bdc:	089b      	lsrs	r3, r3, #2
 8003bde:	3302      	adds	r3, #2
 8003be0:	69ba      	ldr	r2, [r7, #24]
 8003be2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003be6:	4b3b      	ldr	r3, [pc, #236]	; (8003cd4 <HAL_GPIO_Init+0x334>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	43db      	mvns	r3, r3
 8003bf0:	69ba      	ldr	r2, [r7, #24]
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d003      	beq.n	8003c0a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003c02:	69ba      	ldr	r2, [r7, #24]
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	4313      	orrs	r3, r2
 8003c08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c0a:	4a32      	ldr	r2, [pc, #200]	; (8003cd4 <HAL_GPIO_Init+0x334>)
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c10:	4b30      	ldr	r3, [pc, #192]	; (8003cd4 <HAL_GPIO_Init+0x334>)
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	43db      	mvns	r3, r3
 8003c1a:	69ba      	ldr	r2, [r7, #24]
 8003c1c:	4013      	ands	r3, r2
 8003c1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d003      	beq.n	8003c34 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003c2c:	69ba      	ldr	r2, [r7, #24]
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c34:	4a27      	ldr	r2, [pc, #156]	; (8003cd4 <HAL_GPIO_Init+0x334>)
 8003c36:	69bb      	ldr	r3, [r7, #24]
 8003c38:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003c3a:	4b26      	ldr	r3, [pc, #152]	; (8003cd4 <HAL_GPIO_Init+0x334>)
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c40:	693b      	ldr	r3, [r7, #16]
 8003c42:	43db      	mvns	r3, r3
 8003c44:	69ba      	ldr	r2, [r7, #24]
 8003c46:	4013      	ands	r3, r2
 8003c48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	685b      	ldr	r3, [r3, #4]
 8003c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d003      	beq.n	8003c5e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003c56:	69ba      	ldr	r2, [r7, #24]
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003c5e:	4a1d      	ldr	r2, [pc, #116]	; (8003cd4 <HAL_GPIO_Init+0x334>)
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c64:	4b1b      	ldr	r3, [pc, #108]	; (8003cd4 <HAL_GPIO_Init+0x334>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	43db      	mvns	r3, r3
 8003c6e:	69ba      	ldr	r2, [r7, #24]
 8003c70:	4013      	ands	r3, r2
 8003c72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d003      	beq.n	8003c88 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003c80:	69ba      	ldr	r2, [r7, #24]
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	4313      	orrs	r3, r2
 8003c86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003c88:	4a12      	ldr	r2, [pc, #72]	; (8003cd4 <HAL_GPIO_Init+0x334>)
 8003c8a:	69bb      	ldr	r3, [r7, #24]
 8003c8c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	3301      	adds	r3, #1
 8003c92:	61fb      	str	r3, [r7, #28]
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	2b0f      	cmp	r3, #15
 8003c98:	f67f ae90 	bls.w	80039bc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c9c:	bf00      	nop
 8003c9e:	bf00      	nop
 8003ca0:	3724      	adds	r7, #36	; 0x24
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	40023800 	.word	0x40023800
 8003cb0:	40013800 	.word	0x40013800
 8003cb4:	40020000 	.word	0x40020000
 8003cb8:	40020400 	.word	0x40020400
 8003cbc:	40020800 	.word	0x40020800
 8003cc0:	40020c00 	.word	0x40020c00
 8003cc4:	40021000 	.word	0x40021000
 8003cc8:	40021400 	.word	0x40021400
 8003ccc:	40021800 	.word	0x40021800
 8003cd0:	40021c00 	.word	0x40021c00
 8003cd4:	40013c00 	.word	0x40013c00

08003cd8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	691a      	ldr	r2, [r3, #16]
 8003ce8:	887b      	ldrh	r3, [r7, #2]
 8003cea:	4013      	ands	r3, r2
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d002      	beq.n	8003cf6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	73fb      	strb	r3, [r7, #15]
 8003cf4:	e001      	b.n	8003cfa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003cfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3714      	adds	r7, #20
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	460b      	mov	r3, r1
 8003d12:	807b      	strh	r3, [r7, #2]
 8003d14:	4613      	mov	r3, r2
 8003d16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003d18:	787b      	ldrb	r3, [r7, #1]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d003      	beq.n	8003d26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d1e:	887a      	ldrh	r2, [r7, #2]
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003d24:	e003      	b.n	8003d2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003d26:	887b      	ldrh	r3, [r7, #2]
 8003d28:	041a      	lsls	r2, r3, #16
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	619a      	str	r2, [r3, #24]
}
 8003d2e:	bf00      	nop
 8003d30:	370c      	adds	r7, #12
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
	...

08003d3c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b082      	sub	sp, #8
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	4603      	mov	r3, r0
 8003d44:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003d46:	4b08      	ldr	r3, [pc, #32]	; (8003d68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d48:	695a      	ldr	r2, [r3, #20]
 8003d4a:	88fb      	ldrh	r3, [r7, #6]
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d006      	beq.n	8003d60 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d52:	4a05      	ldr	r2, [pc, #20]	; (8003d68 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d54:	88fb      	ldrh	r3, [r7, #6]
 8003d56:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d58:	88fb      	ldrh	r3, [r7, #6]
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7ff f95c 	bl	8003018 <HAL_GPIO_EXTI_Callback>
  }
}
 8003d60:	bf00      	nop
 8003d62:	3708      	adds	r7, #8
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}
 8003d68:	40013c00 	.word	0x40013c00

08003d6c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b086      	sub	sp, #24
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d101      	bne.n	8003d7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e267      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0301 	and.w	r3, r3, #1
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d075      	beq.n	8003e76 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d8a:	4b88      	ldr	r3, [pc, #544]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	f003 030c 	and.w	r3, r3, #12
 8003d92:	2b04      	cmp	r3, #4
 8003d94:	d00c      	beq.n	8003db0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d96:	4b85      	ldr	r3, [pc, #532]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003d9e:	2b08      	cmp	r3, #8
 8003da0:	d112      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003da2:	4b82      	ldr	r3, [pc, #520]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003daa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dae:	d10b      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003db0:	4b7e      	ldr	r3, [pc, #504]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d05b      	beq.n	8003e74 <HAL_RCC_OscConfig+0x108>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685b      	ldr	r3, [r3, #4]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d157      	bne.n	8003e74 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e242      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	685b      	ldr	r3, [r3, #4]
 8003dcc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003dd0:	d106      	bne.n	8003de0 <HAL_RCC_OscConfig+0x74>
 8003dd2:	4b76      	ldr	r3, [pc, #472]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a75      	ldr	r2, [pc, #468]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003dd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ddc:	6013      	str	r3, [r2, #0]
 8003dde:	e01d      	b.n	8003e1c <HAL_RCC_OscConfig+0xb0>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	685b      	ldr	r3, [r3, #4]
 8003de4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003de8:	d10c      	bne.n	8003e04 <HAL_RCC_OscConfig+0x98>
 8003dea:	4b70      	ldr	r3, [pc, #448]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a6f      	ldr	r2, [pc, #444]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003df0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003df4:	6013      	str	r3, [r2, #0]
 8003df6:	4b6d      	ldr	r3, [pc, #436]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4a6c      	ldr	r2, [pc, #432]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003dfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e00:	6013      	str	r3, [r2, #0]
 8003e02:	e00b      	b.n	8003e1c <HAL_RCC_OscConfig+0xb0>
 8003e04:	4b69      	ldr	r3, [pc, #420]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a68      	ldr	r2, [pc, #416]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003e0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e0e:	6013      	str	r3, [r2, #0]
 8003e10:	4b66      	ldr	r3, [pc, #408]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	4a65      	ldr	r2, [pc, #404]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003e16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d013      	beq.n	8003e4c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e24:	f7ff fc7a 	bl	800371c <HAL_GetTick>
 8003e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e2a:	e008      	b.n	8003e3e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e2c:	f7ff fc76 	bl	800371c <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	2b64      	cmp	r3, #100	; 0x64
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e207      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e3e:	4b5b      	ldr	r3, [pc, #364]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d0f0      	beq.n	8003e2c <HAL_RCC_OscConfig+0xc0>
 8003e4a:	e014      	b.n	8003e76 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e4c:	f7ff fc66 	bl	800371c <HAL_GetTick>
 8003e50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e52:	e008      	b.n	8003e66 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e54:	f7ff fc62 	bl	800371c <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	2b64      	cmp	r3, #100	; 0x64
 8003e60:	d901      	bls.n	8003e66 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e62:	2303      	movs	r3, #3
 8003e64:	e1f3      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e66:	4b51      	ldr	r3, [pc, #324]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1f0      	bne.n	8003e54 <HAL_RCC_OscConfig+0xe8>
 8003e72:	e000      	b.n	8003e76 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d063      	beq.n	8003f4a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e82:	4b4a      	ldr	r3, [pc, #296]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	f003 030c 	and.w	r3, r3, #12
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00b      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e8e:	4b47      	ldr	r3, [pc, #284]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003e96:	2b08      	cmp	r3, #8
 8003e98:	d11c      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e9a:	4b44      	ldr	r3, [pc, #272]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d116      	bne.n	8003ed4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ea6:	4b41      	ldr	r3, [pc, #260]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d005      	beq.n	8003ebe <HAL_RCC_OscConfig+0x152>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d001      	beq.n	8003ebe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e1c7      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ebe:	4b3b      	ldr	r3, [pc, #236]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	691b      	ldr	r3, [r3, #16]
 8003eca:	00db      	lsls	r3, r3, #3
 8003ecc:	4937      	ldr	r1, [pc, #220]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ed2:	e03a      	b.n	8003f4a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d020      	beq.n	8003f1e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003edc:	4b34      	ldr	r3, [pc, #208]	; (8003fb0 <HAL_RCC_OscConfig+0x244>)
 8003ede:	2201      	movs	r2, #1
 8003ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee2:	f7ff fc1b 	bl	800371c <HAL_GetTick>
 8003ee6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ee8:	e008      	b.n	8003efc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003eea:	f7ff fc17 	bl	800371c <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d901      	bls.n	8003efc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e1a8      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003efc:	4b2b      	ldr	r3, [pc, #172]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 0302 	and.w	r3, r3, #2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d0f0      	beq.n	8003eea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f08:	4b28      	ldr	r3, [pc, #160]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	691b      	ldr	r3, [r3, #16]
 8003f14:	00db      	lsls	r3, r3, #3
 8003f16:	4925      	ldr	r1, [pc, #148]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	600b      	str	r3, [r1, #0]
 8003f1c:	e015      	b.n	8003f4a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f1e:	4b24      	ldr	r3, [pc, #144]	; (8003fb0 <HAL_RCC_OscConfig+0x244>)
 8003f20:	2200      	movs	r2, #0
 8003f22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f24:	f7ff fbfa 	bl	800371c <HAL_GetTick>
 8003f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f2a:	e008      	b.n	8003f3e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f2c:	f7ff fbf6 	bl	800371c <HAL_GetTick>
 8003f30:	4602      	mov	r2, r0
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	1ad3      	subs	r3, r2, r3
 8003f36:	2b02      	cmp	r3, #2
 8003f38:	d901      	bls.n	8003f3e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003f3a:	2303      	movs	r3, #3
 8003f3c:	e187      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f3e:	4b1b      	ldr	r3, [pc, #108]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d1f0      	bne.n	8003f2c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0308 	and.w	r3, r3, #8
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d036      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	695b      	ldr	r3, [r3, #20]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d016      	beq.n	8003f8c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f5e:	4b15      	ldr	r3, [pc, #84]	; (8003fb4 <HAL_RCC_OscConfig+0x248>)
 8003f60:	2201      	movs	r2, #1
 8003f62:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f64:	f7ff fbda 	bl	800371c <HAL_GetTick>
 8003f68:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f6a:	e008      	b.n	8003f7e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f6c:	f7ff fbd6 	bl	800371c <HAL_GetTick>
 8003f70:	4602      	mov	r2, r0
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	1ad3      	subs	r3, r2, r3
 8003f76:	2b02      	cmp	r3, #2
 8003f78:	d901      	bls.n	8003f7e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003f7a:	2303      	movs	r3, #3
 8003f7c:	e167      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f7e:	4b0b      	ldr	r3, [pc, #44]	; (8003fac <HAL_RCC_OscConfig+0x240>)
 8003f80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003f82:	f003 0302 	and.w	r3, r3, #2
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d0f0      	beq.n	8003f6c <HAL_RCC_OscConfig+0x200>
 8003f8a:	e01b      	b.n	8003fc4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f8c:	4b09      	ldr	r3, [pc, #36]	; (8003fb4 <HAL_RCC_OscConfig+0x248>)
 8003f8e:	2200      	movs	r2, #0
 8003f90:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f92:	f7ff fbc3 	bl	800371c <HAL_GetTick>
 8003f96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f98:	e00e      	b.n	8003fb8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003f9a:	f7ff fbbf 	bl	800371c <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	2b02      	cmp	r3, #2
 8003fa6:	d907      	bls.n	8003fb8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e150      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
 8003fac:	40023800 	.word	0x40023800
 8003fb0:	42470000 	.word	0x42470000
 8003fb4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fb8:	4b88      	ldr	r3, [pc, #544]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 8003fba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fbc:	f003 0302 	and.w	r3, r3, #2
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d1ea      	bne.n	8003f9a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0304 	and.w	r3, r3, #4
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	f000 8097 	beq.w	8004100 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fd6:	4b81      	ldr	r3, [pc, #516]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 8003fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d10f      	bne.n	8004002 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	60bb      	str	r3, [r7, #8]
 8003fe6:	4b7d      	ldr	r3, [pc, #500]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 8003fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fea:	4a7c      	ldr	r2, [pc, #496]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 8003fec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ff0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ff2:	4b7a      	ldr	r3, [pc, #488]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 8003ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ffa:	60bb      	str	r3, [r7, #8]
 8003ffc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ffe:	2301      	movs	r3, #1
 8004000:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004002:	4b77      	ldr	r3, [pc, #476]	; (80041e0 <HAL_RCC_OscConfig+0x474>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800400a:	2b00      	cmp	r3, #0
 800400c:	d118      	bne.n	8004040 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800400e:	4b74      	ldr	r3, [pc, #464]	; (80041e0 <HAL_RCC_OscConfig+0x474>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a73      	ldr	r2, [pc, #460]	; (80041e0 <HAL_RCC_OscConfig+0x474>)
 8004014:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004018:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800401a:	f7ff fb7f 	bl	800371c <HAL_GetTick>
 800401e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004020:	e008      	b.n	8004034 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004022:	f7ff fb7b 	bl	800371c <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	2b02      	cmp	r3, #2
 800402e:	d901      	bls.n	8004034 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e10c      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004034:	4b6a      	ldr	r3, [pc, #424]	; (80041e0 <HAL_RCC_OscConfig+0x474>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800403c:	2b00      	cmp	r3, #0
 800403e:	d0f0      	beq.n	8004022 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	2b01      	cmp	r3, #1
 8004046:	d106      	bne.n	8004056 <HAL_RCC_OscConfig+0x2ea>
 8004048:	4b64      	ldr	r3, [pc, #400]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 800404a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800404c:	4a63      	ldr	r2, [pc, #396]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 800404e:	f043 0301 	orr.w	r3, r3, #1
 8004052:	6713      	str	r3, [r2, #112]	; 0x70
 8004054:	e01c      	b.n	8004090 <HAL_RCC_OscConfig+0x324>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	2b05      	cmp	r3, #5
 800405c:	d10c      	bne.n	8004078 <HAL_RCC_OscConfig+0x30c>
 800405e:	4b5f      	ldr	r3, [pc, #380]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 8004060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004062:	4a5e      	ldr	r2, [pc, #376]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 8004064:	f043 0304 	orr.w	r3, r3, #4
 8004068:	6713      	str	r3, [r2, #112]	; 0x70
 800406a:	4b5c      	ldr	r3, [pc, #368]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 800406c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800406e:	4a5b      	ldr	r2, [pc, #364]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 8004070:	f043 0301 	orr.w	r3, r3, #1
 8004074:	6713      	str	r3, [r2, #112]	; 0x70
 8004076:	e00b      	b.n	8004090 <HAL_RCC_OscConfig+0x324>
 8004078:	4b58      	ldr	r3, [pc, #352]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 800407a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800407c:	4a57      	ldr	r2, [pc, #348]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 800407e:	f023 0301 	bic.w	r3, r3, #1
 8004082:	6713      	str	r3, [r2, #112]	; 0x70
 8004084:	4b55      	ldr	r3, [pc, #340]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 8004086:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004088:	4a54      	ldr	r2, [pc, #336]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 800408a:	f023 0304 	bic.w	r3, r3, #4
 800408e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d015      	beq.n	80040c4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004098:	f7ff fb40 	bl	800371c <HAL_GetTick>
 800409c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800409e:	e00a      	b.n	80040b6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040a0:	f7ff fb3c 	bl	800371c <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d901      	bls.n	80040b6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80040b2:	2303      	movs	r3, #3
 80040b4:	e0cb      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040b6:	4b49      	ldr	r3, [pc, #292]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 80040b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d0ee      	beq.n	80040a0 <HAL_RCC_OscConfig+0x334>
 80040c2:	e014      	b.n	80040ee <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040c4:	f7ff fb2a 	bl	800371c <HAL_GetTick>
 80040c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040ca:	e00a      	b.n	80040e2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040cc:	f7ff fb26 	bl	800371c <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80040da:	4293      	cmp	r3, r2
 80040dc:	d901      	bls.n	80040e2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e0b5      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040e2:	4b3e      	ldr	r3, [pc, #248]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 80040e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040e6:	f003 0302 	and.w	r3, r3, #2
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d1ee      	bne.n	80040cc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80040ee:	7dfb      	ldrb	r3, [r7, #23]
 80040f0:	2b01      	cmp	r3, #1
 80040f2:	d105      	bne.n	8004100 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040f4:	4b39      	ldr	r3, [pc, #228]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 80040f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f8:	4a38      	ldr	r2, [pc, #224]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 80040fa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040fe:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	2b00      	cmp	r3, #0
 8004106:	f000 80a1 	beq.w	800424c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800410a:	4b34      	ldr	r3, [pc, #208]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f003 030c 	and.w	r3, r3, #12
 8004112:	2b08      	cmp	r3, #8
 8004114:	d05c      	beq.n	80041d0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	699b      	ldr	r3, [r3, #24]
 800411a:	2b02      	cmp	r3, #2
 800411c:	d141      	bne.n	80041a2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800411e:	4b31      	ldr	r3, [pc, #196]	; (80041e4 <HAL_RCC_OscConfig+0x478>)
 8004120:	2200      	movs	r2, #0
 8004122:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004124:	f7ff fafa 	bl	800371c <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800412a:	e008      	b.n	800413e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800412c:	f7ff faf6 	bl	800371c <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b02      	cmp	r3, #2
 8004138:	d901      	bls.n	800413e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e087      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800413e:	4b27      	ldr	r3, [pc, #156]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1f0      	bne.n	800412c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	69da      	ldr	r2, [r3, #28]
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a1b      	ldr	r3, [r3, #32]
 8004152:	431a      	orrs	r2, r3
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004158:	019b      	lsls	r3, r3, #6
 800415a:	431a      	orrs	r2, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004160:	085b      	lsrs	r3, r3, #1
 8004162:	3b01      	subs	r3, #1
 8004164:	041b      	lsls	r3, r3, #16
 8004166:	431a      	orrs	r2, r3
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800416c:	061b      	lsls	r3, r3, #24
 800416e:	491b      	ldr	r1, [pc, #108]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 8004170:	4313      	orrs	r3, r2
 8004172:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004174:	4b1b      	ldr	r3, [pc, #108]	; (80041e4 <HAL_RCC_OscConfig+0x478>)
 8004176:	2201      	movs	r2, #1
 8004178:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800417a:	f7ff facf 	bl	800371c <HAL_GetTick>
 800417e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004180:	e008      	b.n	8004194 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004182:	f7ff facb 	bl	800371c <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d901      	bls.n	8004194 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e05c      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004194:	4b11      	ldr	r3, [pc, #68]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d0f0      	beq.n	8004182 <HAL_RCC_OscConfig+0x416>
 80041a0:	e054      	b.n	800424c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041a2:	4b10      	ldr	r3, [pc, #64]	; (80041e4 <HAL_RCC_OscConfig+0x478>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041a8:	f7ff fab8 	bl	800371c <HAL_GetTick>
 80041ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041ae:	e008      	b.n	80041c2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041b0:	f7ff fab4 	bl	800371c <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d901      	bls.n	80041c2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e045      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041c2:	4b06      	ldr	r3, [pc, #24]	; (80041dc <HAL_RCC_OscConfig+0x470>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d1f0      	bne.n	80041b0 <HAL_RCC_OscConfig+0x444>
 80041ce:	e03d      	b.n	800424c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	699b      	ldr	r3, [r3, #24]
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d107      	bne.n	80041e8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e038      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
 80041dc:	40023800 	.word	0x40023800
 80041e0:	40007000 	.word	0x40007000
 80041e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80041e8:	4b1b      	ldr	r3, [pc, #108]	; (8004258 <HAL_RCC_OscConfig+0x4ec>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	699b      	ldr	r3, [r3, #24]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d028      	beq.n	8004248 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004200:	429a      	cmp	r2, r3
 8004202:	d121      	bne.n	8004248 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800420e:	429a      	cmp	r2, r3
 8004210:	d11a      	bne.n	8004248 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004212:	68fa      	ldr	r2, [r7, #12]
 8004214:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004218:	4013      	ands	r3, r2
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800421e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004220:	4293      	cmp	r3, r2
 8004222:	d111      	bne.n	8004248 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800422e:	085b      	lsrs	r3, r3, #1
 8004230:	3b01      	subs	r3, #1
 8004232:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004234:	429a      	cmp	r2, r3
 8004236:	d107      	bne.n	8004248 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004242:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004244:	429a      	cmp	r2, r3
 8004246:	d001      	beq.n	800424c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e000      	b.n	800424e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800424c:	2300      	movs	r3, #0
}
 800424e:	4618      	mov	r0, r3
 8004250:	3718      	adds	r7, #24
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	40023800 	.word	0x40023800

0800425c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b084      	sub	sp, #16
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d101      	bne.n	8004270 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800426c:	2301      	movs	r3, #1
 800426e:	e0cc      	b.n	800440a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004270:	4b68      	ldr	r3, [pc, #416]	; (8004414 <HAL_RCC_ClockConfig+0x1b8>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0307 	and.w	r3, r3, #7
 8004278:	683a      	ldr	r2, [r7, #0]
 800427a:	429a      	cmp	r2, r3
 800427c:	d90c      	bls.n	8004298 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800427e:	4b65      	ldr	r3, [pc, #404]	; (8004414 <HAL_RCC_ClockConfig+0x1b8>)
 8004280:	683a      	ldr	r2, [r7, #0]
 8004282:	b2d2      	uxtb	r2, r2
 8004284:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004286:	4b63      	ldr	r3, [pc, #396]	; (8004414 <HAL_RCC_ClockConfig+0x1b8>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0307 	and.w	r3, r3, #7
 800428e:	683a      	ldr	r2, [r7, #0]
 8004290:	429a      	cmp	r2, r3
 8004292:	d001      	beq.n	8004298 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	e0b8      	b.n	800440a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f003 0302 	and.w	r3, r3, #2
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d020      	beq.n	80042e6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 0304 	and.w	r3, r3, #4
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d005      	beq.n	80042bc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80042b0:	4b59      	ldr	r3, [pc, #356]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	4a58      	ldr	r2, [pc, #352]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 80042b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80042ba:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0308 	and.w	r3, r3, #8
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d005      	beq.n	80042d4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80042c8:	4b53      	ldr	r3, [pc, #332]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	4a52      	ldr	r2, [pc, #328]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 80042ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80042d2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80042d4:	4b50      	ldr	r3, [pc, #320]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	689b      	ldr	r3, [r3, #8]
 80042e0:	494d      	ldr	r1, [pc, #308]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 80042e2:	4313      	orrs	r3, r2
 80042e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d044      	beq.n	800437c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	685b      	ldr	r3, [r3, #4]
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d107      	bne.n	800430a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042fa:	4b47      	ldr	r3, [pc, #284]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004302:	2b00      	cmp	r3, #0
 8004304:	d119      	bne.n	800433a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e07f      	b.n	800440a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	685b      	ldr	r3, [r3, #4]
 800430e:	2b02      	cmp	r3, #2
 8004310:	d003      	beq.n	800431a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004316:	2b03      	cmp	r3, #3
 8004318:	d107      	bne.n	800432a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800431a:	4b3f      	ldr	r3, [pc, #252]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d109      	bne.n	800433a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e06f      	b.n	800440a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800432a:	4b3b      	ldr	r3, [pc, #236]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0302 	and.w	r3, r3, #2
 8004332:	2b00      	cmp	r3, #0
 8004334:	d101      	bne.n	800433a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004336:	2301      	movs	r3, #1
 8004338:	e067      	b.n	800440a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800433a:	4b37      	ldr	r3, [pc, #220]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	f023 0203 	bic.w	r2, r3, #3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	4934      	ldr	r1, [pc, #208]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 8004348:	4313      	orrs	r3, r2
 800434a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800434c:	f7ff f9e6 	bl	800371c <HAL_GetTick>
 8004350:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004352:	e00a      	b.n	800436a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004354:	f7ff f9e2 	bl	800371c <HAL_GetTick>
 8004358:	4602      	mov	r2, r0
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	1ad3      	subs	r3, r2, r3
 800435e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004362:	4293      	cmp	r3, r2
 8004364:	d901      	bls.n	800436a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004366:	2303      	movs	r3, #3
 8004368:	e04f      	b.n	800440a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800436a:	4b2b      	ldr	r3, [pc, #172]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f003 020c 	and.w	r2, r3, #12
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	429a      	cmp	r2, r3
 800437a:	d1eb      	bne.n	8004354 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800437c:	4b25      	ldr	r3, [pc, #148]	; (8004414 <HAL_RCC_ClockConfig+0x1b8>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0307 	and.w	r3, r3, #7
 8004384:	683a      	ldr	r2, [r7, #0]
 8004386:	429a      	cmp	r2, r3
 8004388:	d20c      	bcs.n	80043a4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800438a:	4b22      	ldr	r3, [pc, #136]	; (8004414 <HAL_RCC_ClockConfig+0x1b8>)
 800438c:	683a      	ldr	r2, [r7, #0]
 800438e:	b2d2      	uxtb	r2, r2
 8004390:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004392:	4b20      	ldr	r3, [pc, #128]	; (8004414 <HAL_RCC_ClockConfig+0x1b8>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f003 0307 	and.w	r3, r3, #7
 800439a:	683a      	ldr	r2, [r7, #0]
 800439c:	429a      	cmp	r2, r3
 800439e:	d001      	beq.n	80043a4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e032      	b.n	800440a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0304 	and.w	r3, r3, #4
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d008      	beq.n	80043c2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80043b0:	4b19      	ldr	r3, [pc, #100]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	4916      	ldr	r1, [pc, #88]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 80043be:	4313      	orrs	r3, r2
 80043c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0308 	and.w	r3, r3, #8
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d009      	beq.n	80043e2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80043ce:	4b12      	ldr	r3, [pc, #72]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	691b      	ldr	r3, [r3, #16]
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	490e      	ldr	r1, [pc, #56]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80043e2:	f000 f821 	bl	8004428 <HAL_RCC_GetSysClockFreq>
 80043e6:	4602      	mov	r2, r0
 80043e8:	4b0b      	ldr	r3, [pc, #44]	; (8004418 <HAL_RCC_ClockConfig+0x1bc>)
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	091b      	lsrs	r3, r3, #4
 80043ee:	f003 030f 	and.w	r3, r3, #15
 80043f2:	490a      	ldr	r1, [pc, #40]	; (800441c <HAL_RCC_ClockConfig+0x1c0>)
 80043f4:	5ccb      	ldrb	r3, [r1, r3]
 80043f6:	fa22 f303 	lsr.w	r3, r2, r3
 80043fa:	4a09      	ldr	r2, [pc, #36]	; (8004420 <HAL_RCC_ClockConfig+0x1c4>)
 80043fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80043fe:	4b09      	ldr	r3, [pc, #36]	; (8004424 <HAL_RCC_ClockConfig+0x1c8>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4618      	mov	r0, r3
 8004404:	f7ff f946 	bl	8003694 <HAL_InitTick>

  return HAL_OK;
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	3710      	adds	r7, #16
 800440e:	46bd      	mov	sp, r7
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	40023c00 	.word	0x40023c00
 8004418:	40023800 	.word	0x40023800
 800441c:	08006278 	.word	0x08006278
 8004420:	200000a0 	.word	0x200000a0
 8004424:	200000a4 	.word	0x200000a4

08004428 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004428:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800442c:	b094      	sub	sp, #80	; 0x50
 800442e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004430:	2300      	movs	r3, #0
 8004432:	647b      	str	r3, [r7, #68]	; 0x44
 8004434:	2300      	movs	r3, #0
 8004436:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004438:	2300      	movs	r3, #0
 800443a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800443c:	2300      	movs	r3, #0
 800443e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004440:	4b79      	ldr	r3, [pc, #484]	; (8004628 <HAL_RCC_GetSysClockFreq+0x200>)
 8004442:	689b      	ldr	r3, [r3, #8]
 8004444:	f003 030c 	and.w	r3, r3, #12
 8004448:	2b08      	cmp	r3, #8
 800444a:	d00d      	beq.n	8004468 <HAL_RCC_GetSysClockFreq+0x40>
 800444c:	2b08      	cmp	r3, #8
 800444e:	f200 80e1 	bhi.w	8004614 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004452:	2b00      	cmp	r3, #0
 8004454:	d002      	beq.n	800445c <HAL_RCC_GetSysClockFreq+0x34>
 8004456:	2b04      	cmp	r3, #4
 8004458:	d003      	beq.n	8004462 <HAL_RCC_GetSysClockFreq+0x3a>
 800445a:	e0db      	b.n	8004614 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800445c:	4b73      	ldr	r3, [pc, #460]	; (800462c <HAL_RCC_GetSysClockFreq+0x204>)
 800445e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004460:	e0db      	b.n	800461a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004462:	4b73      	ldr	r3, [pc, #460]	; (8004630 <HAL_RCC_GetSysClockFreq+0x208>)
 8004464:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004466:	e0d8      	b.n	800461a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004468:	4b6f      	ldr	r3, [pc, #444]	; (8004628 <HAL_RCC_GetSysClockFreq+0x200>)
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004470:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004472:	4b6d      	ldr	r3, [pc, #436]	; (8004628 <HAL_RCC_GetSysClockFreq+0x200>)
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800447a:	2b00      	cmp	r3, #0
 800447c:	d063      	beq.n	8004546 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800447e:	4b6a      	ldr	r3, [pc, #424]	; (8004628 <HAL_RCC_GetSysClockFreq+0x200>)
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	099b      	lsrs	r3, r3, #6
 8004484:	2200      	movs	r2, #0
 8004486:	63bb      	str	r3, [r7, #56]	; 0x38
 8004488:	63fa      	str	r2, [r7, #60]	; 0x3c
 800448a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800448c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004490:	633b      	str	r3, [r7, #48]	; 0x30
 8004492:	2300      	movs	r3, #0
 8004494:	637b      	str	r3, [r7, #52]	; 0x34
 8004496:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800449a:	4622      	mov	r2, r4
 800449c:	462b      	mov	r3, r5
 800449e:	f04f 0000 	mov.w	r0, #0
 80044a2:	f04f 0100 	mov.w	r1, #0
 80044a6:	0159      	lsls	r1, r3, #5
 80044a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044ac:	0150      	lsls	r0, r2, #5
 80044ae:	4602      	mov	r2, r0
 80044b0:	460b      	mov	r3, r1
 80044b2:	4621      	mov	r1, r4
 80044b4:	1a51      	subs	r1, r2, r1
 80044b6:	6139      	str	r1, [r7, #16]
 80044b8:	4629      	mov	r1, r5
 80044ba:	eb63 0301 	sbc.w	r3, r3, r1
 80044be:	617b      	str	r3, [r7, #20]
 80044c0:	f04f 0200 	mov.w	r2, #0
 80044c4:	f04f 0300 	mov.w	r3, #0
 80044c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80044cc:	4659      	mov	r1, fp
 80044ce:	018b      	lsls	r3, r1, #6
 80044d0:	4651      	mov	r1, sl
 80044d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80044d6:	4651      	mov	r1, sl
 80044d8:	018a      	lsls	r2, r1, #6
 80044da:	4651      	mov	r1, sl
 80044dc:	ebb2 0801 	subs.w	r8, r2, r1
 80044e0:	4659      	mov	r1, fp
 80044e2:	eb63 0901 	sbc.w	r9, r3, r1
 80044e6:	f04f 0200 	mov.w	r2, #0
 80044ea:	f04f 0300 	mov.w	r3, #0
 80044ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80044f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80044f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80044fa:	4690      	mov	r8, r2
 80044fc:	4699      	mov	r9, r3
 80044fe:	4623      	mov	r3, r4
 8004500:	eb18 0303 	adds.w	r3, r8, r3
 8004504:	60bb      	str	r3, [r7, #8]
 8004506:	462b      	mov	r3, r5
 8004508:	eb49 0303 	adc.w	r3, r9, r3
 800450c:	60fb      	str	r3, [r7, #12]
 800450e:	f04f 0200 	mov.w	r2, #0
 8004512:	f04f 0300 	mov.w	r3, #0
 8004516:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800451a:	4629      	mov	r1, r5
 800451c:	024b      	lsls	r3, r1, #9
 800451e:	4621      	mov	r1, r4
 8004520:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004524:	4621      	mov	r1, r4
 8004526:	024a      	lsls	r2, r1, #9
 8004528:	4610      	mov	r0, r2
 800452a:	4619      	mov	r1, r3
 800452c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800452e:	2200      	movs	r2, #0
 8004530:	62bb      	str	r3, [r7, #40]	; 0x28
 8004532:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004534:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004538:	f7fb fe9a 	bl	8000270 <__aeabi_uldivmod>
 800453c:	4602      	mov	r2, r0
 800453e:	460b      	mov	r3, r1
 8004540:	4613      	mov	r3, r2
 8004542:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004544:	e058      	b.n	80045f8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004546:	4b38      	ldr	r3, [pc, #224]	; (8004628 <HAL_RCC_GetSysClockFreq+0x200>)
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	099b      	lsrs	r3, r3, #6
 800454c:	2200      	movs	r2, #0
 800454e:	4618      	mov	r0, r3
 8004550:	4611      	mov	r1, r2
 8004552:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004556:	623b      	str	r3, [r7, #32]
 8004558:	2300      	movs	r3, #0
 800455a:	627b      	str	r3, [r7, #36]	; 0x24
 800455c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004560:	4642      	mov	r2, r8
 8004562:	464b      	mov	r3, r9
 8004564:	f04f 0000 	mov.w	r0, #0
 8004568:	f04f 0100 	mov.w	r1, #0
 800456c:	0159      	lsls	r1, r3, #5
 800456e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004572:	0150      	lsls	r0, r2, #5
 8004574:	4602      	mov	r2, r0
 8004576:	460b      	mov	r3, r1
 8004578:	4641      	mov	r1, r8
 800457a:	ebb2 0a01 	subs.w	sl, r2, r1
 800457e:	4649      	mov	r1, r9
 8004580:	eb63 0b01 	sbc.w	fp, r3, r1
 8004584:	f04f 0200 	mov.w	r2, #0
 8004588:	f04f 0300 	mov.w	r3, #0
 800458c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004590:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004594:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004598:	ebb2 040a 	subs.w	r4, r2, sl
 800459c:	eb63 050b 	sbc.w	r5, r3, fp
 80045a0:	f04f 0200 	mov.w	r2, #0
 80045a4:	f04f 0300 	mov.w	r3, #0
 80045a8:	00eb      	lsls	r3, r5, #3
 80045aa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80045ae:	00e2      	lsls	r2, r4, #3
 80045b0:	4614      	mov	r4, r2
 80045b2:	461d      	mov	r5, r3
 80045b4:	4643      	mov	r3, r8
 80045b6:	18e3      	adds	r3, r4, r3
 80045b8:	603b      	str	r3, [r7, #0]
 80045ba:	464b      	mov	r3, r9
 80045bc:	eb45 0303 	adc.w	r3, r5, r3
 80045c0:	607b      	str	r3, [r7, #4]
 80045c2:	f04f 0200 	mov.w	r2, #0
 80045c6:	f04f 0300 	mov.w	r3, #0
 80045ca:	e9d7 4500 	ldrd	r4, r5, [r7]
 80045ce:	4629      	mov	r1, r5
 80045d0:	028b      	lsls	r3, r1, #10
 80045d2:	4621      	mov	r1, r4
 80045d4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80045d8:	4621      	mov	r1, r4
 80045da:	028a      	lsls	r2, r1, #10
 80045dc:	4610      	mov	r0, r2
 80045de:	4619      	mov	r1, r3
 80045e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045e2:	2200      	movs	r2, #0
 80045e4:	61bb      	str	r3, [r7, #24]
 80045e6:	61fa      	str	r2, [r7, #28]
 80045e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80045ec:	f7fb fe40 	bl	8000270 <__aeabi_uldivmod>
 80045f0:	4602      	mov	r2, r0
 80045f2:	460b      	mov	r3, r1
 80045f4:	4613      	mov	r3, r2
 80045f6:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80045f8:	4b0b      	ldr	r3, [pc, #44]	; (8004628 <HAL_RCC_GetSysClockFreq+0x200>)
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	0c1b      	lsrs	r3, r3, #16
 80045fe:	f003 0303 	and.w	r3, r3, #3
 8004602:	3301      	adds	r3, #1
 8004604:	005b      	lsls	r3, r3, #1
 8004606:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004608:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800460a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800460c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004610:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004612:	e002      	b.n	800461a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004614:	4b05      	ldr	r3, [pc, #20]	; (800462c <HAL_RCC_GetSysClockFreq+0x204>)
 8004616:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004618:	bf00      	nop
    }
  }
  return sysclockfreq;
 800461a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800461c:	4618      	mov	r0, r3
 800461e:	3750      	adds	r7, #80	; 0x50
 8004620:	46bd      	mov	sp, r7
 8004622:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004626:	bf00      	nop
 8004628:	40023800 	.word	0x40023800
 800462c:	00f42400 	.word	0x00f42400
 8004630:	007a1200 	.word	0x007a1200

08004634 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d101      	bne.n	8004646 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004642:	2301      	movs	r3, #1
 8004644:	e041      	b.n	80046ca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800464c:	b2db      	uxtb	r3, r3
 800464e:	2b00      	cmp	r3, #0
 8004650:	d106      	bne.n	8004660 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f7fe ff60 	bl	8003520 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2202      	movs	r2, #2
 8004664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	3304      	adds	r3, #4
 8004670:	4619      	mov	r1, r3
 8004672:	4610      	mov	r0, r2
 8004674:	f000 fcea 	bl	800504c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2201      	movs	r2, #1
 8004684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2201      	movs	r2, #1
 800468c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2201      	movs	r2, #1
 8004694:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046c8:	2300      	movs	r3, #0
}
 80046ca:	4618      	mov	r0, r3
 80046cc:	3708      	adds	r7, #8
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}
	...

080046d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	2b01      	cmp	r3, #1
 80046e6:	d001      	beq.n	80046ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	e04e      	b.n	800478a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2202      	movs	r2, #2
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	68da      	ldr	r2, [r3, #12]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f042 0201 	orr.w	r2, r2, #1
 8004702:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a23      	ldr	r2, [pc, #140]	; (8004798 <HAL_TIM_Base_Start_IT+0xc4>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d022      	beq.n	8004754 <HAL_TIM_Base_Start_IT+0x80>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004716:	d01d      	beq.n	8004754 <HAL_TIM_Base_Start_IT+0x80>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	4a1f      	ldr	r2, [pc, #124]	; (800479c <HAL_TIM_Base_Start_IT+0xc8>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d018      	beq.n	8004754 <HAL_TIM_Base_Start_IT+0x80>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a1e      	ldr	r2, [pc, #120]	; (80047a0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d013      	beq.n	8004754 <HAL_TIM_Base_Start_IT+0x80>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a1c      	ldr	r2, [pc, #112]	; (80047a4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d00e      	beq.n	8004754 <HAL_TIM_Base_Start_IT+0x80>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a1b      	ldr	r2, [pc, #108]	; (80047a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d009      	beq.n	8004754 <HAL_TIM_Base_Start_IT+0x80>
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a19      	ldr	r2, [pc, #100]	; (80047ac <HAL_TIM_Base_Start_IT+0xd8>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d004      	beq.n	8004754 <HAL_TIM_Base_Start_IT+0x80>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a18      	ldr	r2, [pc, #96]	; (80047b0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d111      	bne.n	8004778 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	f003 0307 	and.w	r3, r3, #7
 800475e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2b06      	cmp	r3, #6
 8004764:	d010      	beq.n	8004788 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f042 0201 	orr.w	r2, r2, #1
 8004774:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004776:	e007      	b.n	8004788 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681a      	ldr	r2, [r3, #0]
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f042 0201 	orr.w	r2, r2, #1
 8004786:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004788:	2300      	movs	r3, #0
}
 800478a:	4618      	mov	r0, r3
 800478c:	3714      	adds	r7, #20
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr
 8004796:	bf00      	nop
 8004798:	40010000 	.word	0x40010000
 800479c:	40000400 	.word	0x40000400
 80047a0:	40000800 	.word	0x40000800
 80047a4:	40000c00 	.word	0x40000c00
 80047a8:	40010400 	.word	0x40010400
 80047ac:	40014000 	.word	0x40014000
 80047b0:	40001800 	.word	0x40001800

080047b4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d101      	bne.n	80047c6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e041      	b.n	800484a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d106      	bne.n	80047e0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2200      	movs	r2, #0
 80047d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f000 f839 	bl	8004852 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2202      	movs	r2, #2
 80047e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	3304      	adds	r3, #4
 80047f0:	4619      	mov	r1, r3
 80047f2:	4610      	mov	r0, r2
 80047f4:	f000 fc2a 	bl	800504c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2201      	movs	r2, #1
 80047fc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004848:	2300      	movs	r3, #0
}
 800484a:	4618      	mov	r0, r3
 800484c:	3708      	adds	r7, #8
 800484e:	46bd      	mov	sp, r7
 8004850:	bd80      	pop	{r7, pc}

08004852 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004852:	b480      	push	{r7}
 8004854:	b083      	sub	sp, #12
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800485a:	bf00      	nop
 800485c:	370c      	adds	r7, #12
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
	...

08004868 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d109      	bne.n	800488c <HAL_TIM_PWM_Start+0x24>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800487e:	b2db      	uxtb	r3, r3
 8004880:	2b01      	cmp	r3, #1
 8004882:	bf14      	ite	ne
 8004884:	2301      	movne	r3, #1
 8004886:	2300      	moveq	r3, #0
 8004888:	b2db      	uxtb	r3, r3
 800488a:	e022      	b.n	80048d2 <HAL_TIM_PWM_Start+0x6a>
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	2b04      	cmp	r3, #4
 8004890:	d109      	bne.n	80048a6 <HAL_TIM_PWM_Start+0x3e>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b01      	cmp	r3, #1
 800489c:	bf14      	ite	ne
 800489e:	2301      	movne	r3, #1
 80048a0:	2300      	moveq	r3, #0
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	e015      	b.n	80048d2 <HAL_TIM_PWM_Start+0x6a>
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	2b08      	cmp	r3, #8
 80048aa:	d109      	bne.n	80048c0 <HAL_TIM_PWM_Start+0x58>
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	bf14      	ite	ne
 80048b8:	2301      	movne	r3, #1
 80048ba:	2300      	moveq	r3, #0
 80048bc:	b2db      	uxtb	r3, r3
 80048be:	e008      	b.n	80048d2 <HAL_TIM_PWM_Start+0x6a>
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	bf14      	ite	ne
 80048cc:	2301      	movne	r3, #1
 80048ce:	2300      	moveq	r3, #0
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d001      	beq.n	80048da <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e07c      	b.n	80049d4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d104      	bne.n	80048ea <HAL_TIM_PWM_Start+0x82>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2202      	movs	r2, #2
 80048e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048e8:	e013      	b.n	8004912 <HAL_TIM_PWM_Start+0xaa>
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	2b04      	cmp	r3, #4
 80048ee:	d104      	bne.n	80048fa <HAL_TIM_PWM_Start+0x92>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2202      	movs	r2, #2
 80048f4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048f8:	e00b      	b.n	8004912 <HAL_TIM_PWM_Start+0xaa>
 80048fa:	683b      	ldr	r3, [r7, #0]
 80048fc:	2b08      	cmp	r3, #8
 80048fe:	d104      	bne.n	800490a <HAL_TIM_PWM_Start+0xa2>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2202      	movs	r2, #2
 8004904:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004908:	e003      	b.n	8004912 <HAL_TIM_PWM_Start+0xaa>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2202      	movs	r2, #2
 800490e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	2201      	movs	r2, #1
 8004918:	6839      	ldr	r1, [r7, #0]
 800491a:	4618      	mov	r0, r3
 800491c:	f000 fe80 	bl	8005620 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a2d      	ldr	r2, [pc, #180]	; (80049dc <HAL_TIM_PWM_Start+0x174>)
 8004926:	4293      	cmp	r3, r2
 8004928:	d004      	beq.n	8004934 <HAL_TIM_PWM_Start+0xcc>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4a2c      	ldr	r2, [pc, #176]	; (80049e0 <HAL_TIM_PWM_Start+0x178>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d101      	bne.n	8004938 <HAL_TIM_PWM_Start+0xd0>
 8004934:	2301      	movs	r3, #1
 8004936:	e000      	b.n	800493a <HAL_TIM_PWM_Start+0xd2>
 8004938:	2300      	movs	r3, #0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d007      	beq.n	800494e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800494c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a22      	ldr	r2, [pc, #136]	; (80049dc <HAL_TIM_PWM_Start+0x174>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d022      	beq.n	800499e <HAL_TIM_PWM_Start+0x136>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004960:	d01d      	beq.n	800499e <HAL_TIM_PWM_Start+0x136>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a1f      	ldr	r2, [pc, #124]	; (80049e4 <HAL_TIM_PWM_Start+0x17c>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d018      	beq.n	800499e <HAL_TIM_PWM_Start+0x136>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a1d      	ldr	r2, [pc, #116]	; (80049e8 <HAL_TIM_PWM_Start+0x180>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d013      	beq.n	800499e <HAL_TIM_PWM_Start+0x136>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a1c      	ldr	r2, [pc, #112]	; (80049ec <HAL_TIM_PWM_Start+0x184>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d00e      	beq.n	800499e <HAL_TIM_PWM_Start+0x136>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a16      	ldr	r2, [pc, #88]	; (80049e0 <HAL_TIM_PWM_Start+0x178>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d009      	beq.n	800499e <HAL_TIM_PWM_Start+0x136>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	4a18      	ldr	r2, [pc, #96]	; (80049f0 <HAL_TIM_PWM_Start+0x188>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d004      	beq.n	800499e <HAL_TIM_PWM_Start+0x136>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a16      	ldr	r2, [pc, #88]	; (80049f4 <HAL_TIM_PWM_Start+0x18c>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d111      	bne.n	80049c2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f003 0307 	and.w	r3, r3, #7
 80049a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2b06      	cmp	r3, #6
 80049ae:	d010      	beq.n	80049d2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	681a      	ldr	r2, [r3, #0]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f042 0201 	orr.w	r2, r2, #1
 80049be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049c0:	e007      	b.n	80049d2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f042 0201 	orr.w	r2, r2, #1
 80049d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80049d2:	2300      	movs	r3, #0
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3710      	adds	r7, #16
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	40010000 	.word	0x40010000
 80049e0:	40010400 	.word	0x40010400
 80049e4:	40000400 	.word	0x40000400
 80049e8:	40000800 	.word	0x40000800
 80049ec:	40000c00 	.word	0x40000c00
 80049f0:	40014000 	.word	0x40014000
 80049f4:	40001800 	.word	0x40001800

080049f8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b082      	sub	sp, #8
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
 8004a00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	2200      	movs	r2, #0
 8004a08:	6839      	ldr	r1, [r7, #0]
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f000 fe08 	bl	8005620 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a2e      	ldr	r2, [pc, #184]	; (8004ad0 <HAL_TIM_PWM_Stop+0xd8>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d004      	beq.n	8004a24 <HAL_TIM_PWM_Stop+0x2c>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a2d      	ldr	r2, [pc, #180]	; (8004ad4 <HAL_TIM_PWM_Stop+0xdc>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d101      	bne.n	8004a28 <HAL_TIM_PWM_Stop+0x30>
 8004a24:	2301      	movs	r3, #1
 8004a26:	e000      	b.n	8004a2a <HAL_TIM_PWM_Stop+0x32>
 8004a28:	2300      	movs	r3, #0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d017      	beq.n	8004a5e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	6a1a      	ldr	r2, [r3, #32]
 8004a34:	f241 1311 	movw	r3, #4369	; 0x1111
 8004a38:	4013      	ands	r3, r2
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d10f      	bne.n	8004a5e <HAL_TIM_PWM_Stop+0x66>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	6a1a      	ldr	r2, [r3, #32]
 8004a44:	f240 4344 	movw	r3, #1092	; 0x444
 8004a48:	4013      	ands	r3, r2
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d107      	bne.n	8004a5e <HAL_TIM_PWM_Stop+0x66>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a5c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	6a1a      	ldr	r2, [r3, #32]
 8004a64:	f241 1311 	movw	r3, #4369	; 0x1111
 8004a68:	4013      	ands	r3, r2
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d10f      	bne.n	8004a8e <HAL_TIM_PWM_Stop+0x96>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	6a1a      	ldr	r2, [r3, #32]
 8004a74:	f240 4344 	movw	r3, #1092	; 0x444
 8004a78:	4013      	ands	r3, r2
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d107      	bne.n	8004a8e <HAL_TIM_PWM_Stop+0x96>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 0201 	bic.w	r2, r2, #1
 8004a8c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d104      	bne.n	8004a9e <HAL_TIM_PWM_Stop+0xa6>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a9c:	e013      	b.n	8004ac6 <HAL_TIM_PWM_Stop+0xce>
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	2b04      	cmp	r3, #4
 8004aa2:	d104      	bne.n	8004aae <HAL_TIM_PWM_Stop+0xb6>
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004aac:	e00b      	b.n	8004ac6 <HAL_TIM_PWM_Stop+0xce>
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	2b08      	cmp	r3, #8
 8004ab2:	d104      	bne.n	8004abe <HAL_TIM_PWM_Stop+0xc6>
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2201      	movs	r2, #1
 8004ab8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004abc:	e003      	b.n	8004ac6 <HAL_TIM_PWM_Stop+0xce>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3708      	adds	r7, #8
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	40010000 	.word	0x40010000
 8004ad4:	40010400 	.word	0x40010400

08004ad8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b082      	sub	sp, #8
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	691b      	ldr	r3, [r3, #16]
 8004ae6:	f003 0302 	and.w	r3, r3, #2
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d122      	bne.n	8004b34 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68db      	ldr	r3, [r3, #12]
 8004af4:	f003 0302 	and.w	r3, r3, #2
 8004af8:	2b02      	cmp	r3, #2
 8004afa:	d11b      	bne.n	8004b34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f06f 0202 	mvn.w	r2, #2
 8004b04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2201      	movs	r2, #1
 8004b0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	699b      	ldr	r3, [r3, #24]
 8004b12:	f003 0303 	and.w	r3, r3, #3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d003      	beq.n	8004b22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f000 fa77 	bl	800500e <HAL_TIM_IC_CaptureCallback>
 8004b20:	e005      	b.n	8004b2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b22:	6878      	ldr	r0, [r7, #4]
 8004b24:	f000 fa69 	bl	8004ffa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b28:	6878      	ldr	r0, [r7, #4]
 8004b2a:	f000 fa7a 	bl	8005022 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	f003 0304 	and.w	r3, r3, #4
 8004b3e:	2b04      	cmp	r3, #4
 8004b40:	d122      	bne.n	8004b88 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	68db      	ldr	r3, [r3, #12]
 8004b48:	f003 0304 	and.w	r3, r3, #4
 8004b4c:	2b04      	cmp	r3, #4
 8004b4e:	d11b      	bne.n	8004b88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f06f 0204 	mvn.w	r2, #4
 8004b58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2202      	movs	r2, #2
 8004b5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	699b      	ldr	r3, [r3, #24]
 8004b66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d003      	beq.n	8004b76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 fa4d 	bl	800500e <HAL_TIM_IC_CaptureCallback>
 8004b74:	e005      	b.n	8004b82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 fa3f 	bl	8004ffa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b7c:	6878      	ldr	r0, [r7, #4]
 8004b7e:	f000 fa50 	bl	8005022 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	f003 0308 	and.w	r3, r3, #8
 8004b92:	2b08      	cmp	r3, #8
 8004b94:	d122      	bne.n	8004bdc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	f003 0308 	and.w	r3, r3, #8
 8004ba0:	2b08      	cmp	r3, #8
 8004ba2:	d11b      	bne.n	8004bdc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f06f 0208 	mvn.w	r2, #8
 8004bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2204      	movs	r2, #4
 8004bb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	69db      	ldr	r3, [r3, #28]
 8004bba:	f003 0303 	and.w	r3, r3, #3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d003      	beq.n	8004bca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f000 fa23 	bl	800500e <HAL_TIM_IC_CaptureCallback>
 8004bc8:	e005      	b.n	8004bd6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f000 fa15 	bl	8004ffa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f000 fa26 	bl	8005022 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	691b      	ldr	r3, [r3, #16]
 8004be2:	f003 0310 	and.w	r3, r3, #16
 8004be6:	2b10      	cmp	r3, #16
 8004be8:	d122      	bne.n	8004c30 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	f003 0310 	and.w	r3, r3, #16
 8004bf4:	2b10      	cmp	r3, #16
 8004bf6:	d11b      	bne.n	8004c30 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f06f 0210 	mvn.w	r2, #16
 8004c00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2208      	movs	r2, #8
 8004c06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	69db      	ldr	r3, [r3, #28]
 8004c0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d003      	beq.n	8004c1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c16:	6878      	ldr	r0, [r7, #4]
 8004c18:	f000 f9f9 	bl	800500e <HAL_TIM_IC_CaptureCallback>
 8004c1c:	e005      	b.n	8004c2a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 f9eb 	bl	8004ffa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f000 f9fc 	bl	8005022 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	691b      	ldr	r3, [r3, #16]
 8004c36:	f003 0301 	and.w	r3, r3, #1
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d10e      	bne.n	8004c5c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	f003 0301 	and.w	r3, r3, #1
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d107      	bne.n	8004c5c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f06f 0201 	mvn.w	r2, #1
 8004c54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7fe f952 	bl	8002f00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c66:	2b80      	cmp	r3, #128	; 0x80
 8004c68:	d10e      	bne.n	8004c88 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c74:	2b80      	cmp	r3, #128	; 0x80
 8004c76:	d107      	bne.n	8004c88 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f000 fd78 	bl	8005778 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	691b      	ldr	r3, [r3, #16]
 8004c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c92:	2b40      	cmp	r3, #64	; 0x40
 8004c94:	d10e      	bne.n	8004cb4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ca0:	2b40      	cmp	r3, #64	; 0x40
 8004ca2:	d107      	bne.n	8004cb4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004cac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 f9c1 	bl	8005036 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	691b      	ldr	r3, [r3, #16]
 8004cba:	f003 0320 	and.w	r3, r3, #32
 8004cbe:	2b20      	cmp	r3, #32
 8004cc0:	d10e      	bne.n	8004ce0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	f003 0320 	and.w	r3, r3, #32
 8004ccc:	2b20      	cmp	r3, #32
 8004cce:	d107      	bne.n	8004ce0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f06f 0220 	mvn.w	r2, #32
 8004cd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 fd42 	bl	8005764 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ce0:	bf00      	nop
 8004ce2:	3708      	adds	r7, #8
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b086      	sub	sp, #24
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	60f8      	str	r0, [r7, #12]
 8004cf0:	60b9      	str	r1, [r7, #8]
 8004cf2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d101      	bne.n	8004d06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004d02:	2302      	movs	r3, #2
 8004d04:	e0ae      	b.n	8004e64 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2201      	movs	r2, #1
 8004d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	2b0c      	cmp	r3, #12
 8004d12:	f200 809f 	bhi.w	8004e54 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004d16:	a201      	add	r2, pc, #4	; (adr r2, 8004d1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d1c:	08004d51 	.word	0x08004d51
 8004d20:	08004e55 	.word	0x08004e55
 8004d24:	08004e55 	.word	0x08004e55
 8004d28:	08004e55 	.word	0x08004e55
 8004d2c:	08004d91 	.word	0x08004d91
 8004d30:	08004e55 	.word	0x08004e55
 8004d34:	08004e55 	.word	0x08004e55
 8004d38:	08004e55 	.word	0x08004e55
 8004d3c:	08004dd3 	.word	0x08004dd3
 8004d40:	08004e55 	.word	0x08004e55
 8004d44:	08004e55 	.word	0x08004e55
 8004d48:	08004e55 	.word	0x08004e55
 8004d4c:	08004e13 	.word	0x08004e13
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	68b9      	ldr	r1, [r7, #8]
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 fa18 	bl	800518c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	699a      	ldr	r2, [r3, #24]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f042 0208 	orr.w	r2, r2, #8
 8004d6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	699a      	ldr	r2, [r3, #24]
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f022 0204 	bic.w	r2, r2, #4
 8004d7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	6999      	ldr	r1, [r3, #24]
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	691a      	ldr	r2, [r3, #16]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	430a      	orrs	r2, r1
 8004d8c:	619a      	str	r2, [r3, #24]
      break;
 8004d8e:	e064      	b.n	8004e5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	68b9      	ldr	r1, [r7, #8]
 8004d96:	4618      	mov	r0, r3
 8004d98:	f000 fa68 	bl	800526c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	699a      	ldr	r2, [r3, #24]
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004daa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	699a      	ldr	r2, [r3, #24]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	6999      	ldr	r1, [r3, #24]
 8004dc2:	68bb      	ldr	r3, [r7, #8]
 8004dc4:	691b      	ldr	r3, [r3, #16]
 8004dc6:	021a      	lsls	r2, r3, #8
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	430a      	orrs	r2, r1
 8004dce:	619a      	str	r2, [r3, #24]
      break;
 8004dd0:	e043      	b.n	8004e5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	68b9      	ldr	r1, [r7, #8]
 8004dd8:	4618      	mov	r0, r3
 8004dda:	f000 fabd 	bl	8005358 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	69da      	ldr	r2, [r3, #28]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f042 0208 	orr.w	r2, r2, #8
 8004dec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	69da      	ldr	r2, [r3, #28]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f022 0204 	bic.w	r2, r2, #4
 8004dfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	69d9      	ldr	r1, [r3, #28]
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	691a      	ldr	r2, [r3, #16]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	430a      	orrs	r2, r1
 8004e0e:	61da      	str	r2, [r3, #28]
      break;
 8004e10:	e023      	b.n	8004e5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68b9      	ldr	r1, [r7, #8]
 8004e18:	4618      	mov	r0, r3
 8004e1a:	f000 fb11 	bl	8005440 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	69da      	ldr	r2, [r3, #28]
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	69da      	ldr	r2, [r3, #28]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	69d9      	ldr	r1, [r3, #28]
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	691b      	ldr	r3, [r3, #16]
 8004e48:	021a      	lsls	r2, r3, #8
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	430a      	orrs	r2, r1
 8004e50:	61da      	str	r2, [r3, #28]
      break;
 8004e52:	e002      	b.n	8004e5a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004e54:	2301      	movs	r3, #1
 8004e56:	75fb      	strb	r3, [r7, #23]
      break;
 8004e58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2200      	movs	r2, #0
 8004e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e62:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3718      	adds	r7, #24
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
 8004e74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e76:	2300      	movs	r3, #0
 8004e78:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e80:	2b01      	cmp	r3, #1
 8004e82:	d101      	bne.n	8004e88 <HAL_TIM_ConfigClockSource+0x1c>
 8004e84:	2302      	movs	r3, #2
 8004e86:	e0b4      	b.n	8004ff2 <HAL_TIM_ConfigClockSource+0x186>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2202      	movs	r2, #2
 8004e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ea6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004eae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	68ba      	ldr	r2, [r7, #8]
 8004eb6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ec0:	d03e      	beq.n	8004f40 <HAL_TIM_ConfigClockSource+0xd4>
 8004ec2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ec6:	f200 8087 	bhi.w	8004fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004eca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ece:	f000 8086 	beq.w	8004fde <HAL_TIM_ConfigClockSource+0x172>
 8004ed2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ed6:	d87f      	bhi.n	8004fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ed8:	2b70      	cmp	r3, #112	; 0x70
 8004eda:	d01a      	beq.n	8004f12 <HAL_TIM_ConfigClockSource+0xa6>
 8004edc:	2b70      	cmp	r3, #112	; 0x70
 8004ede:	d87b      	bhi.n	8004fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ee0:	2b60      	cmp	r3, #96	; 0x60
 8004ee2:	d050      	beq.n	8004f86 <HAL_TIM_ConfigClockSource+0x11a>
 8004ee4:	2b60      	cmp	r3, #96	; 0x60
 8004ee6:	d877      	bhi.n	8004fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ee8:	2b50      	cmp	r3, #80	; 0x50
 8004eea:	d03c      	beq.n	8004f66 <HAL_TIM_ConfigClockSource+0xfa>
 8004eec:	2b50      	cmp	r3, #80	; 0x50
 8004eee:	d873      	bhi.n	8004fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ef0:	2b40      	cmp	r3, #64	; 0x40
 8004ef2:	d058      	beq.n	8004fa6 <HAL_TIM_ConfigClockSource+0x13a>
 8004ef4:	2b40      	cmp	r3, #64	; 0x40
 8004ef6:	d86f      	bhi.n	8004fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004ef8:	2b30      	cmp	r3, #48	; 0x30
 8004efa:	d064      	beq.n	8004fc6 <HAL_TIM_ConfigClockSource+0x15a>
 8004efc:	2b30      	cmp	r3, #48	; 0x30
 8004efe:	d86b      	bhi.n	8004fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004f00:	2b20      	cmp	r3, #32
 8004f02:	d060      	beq.n	8004fc6 <HAL_TIM_ConfigClockSource+0x15a>
 8004f04:	2b20      	cmp	r3, #32
 8004f06:	d867      	bhi.n	8004fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d05c      	beq.n	8004fc6 <HAL_TIM_ConfigClockSource+0x15a>
 8004f0c:	2b10      	cmp	r3, #16
 8004f0e:	d05a      	beq.n	8004fc6 <HAL_TIM_ConfigClockSource+0x15a>
 8004f10:	e062      	b.n	8004fd8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6818      	ldr	r0, [r3, #0]
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	6899      	ldr	r1, [r3, #8]
 8004f1a:	683b      	ldr	r3, [r7, #0]
 8004f1c:	685a      	ldr	r2, [r3, #4]
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	68db      	ldr	r3, [r3, #12]
 8004f22:	f000 fb5d 	bl	80055e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004f34:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	68ba      	ldr	r2, [r7, #8]
 8004f3c:	609a      	str	r2, [r3, #8]
      break;
 8004f3e:	e04f      	b.n	8004fe0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6818      	ldr	r0, [r3, #0]
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	6899      	ldr	r1, [r3, #8]
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	685a      	ldr	r2, [r3, #4]
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	68db      	ldr	r3, [r3, #12]
 8004f50:	f000 fb46 	bl	80055e0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	689a      	ldr	r2, [r3, #8]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004f62:	609a      	str	r2, [r3, #8]
      break;
 8004f64:	e03c      	b.n	8004fe0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6818      	ldr	r0, [r3, #0]
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	6859      	ldr	r1, [r3, #4]
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	68db      	ldr	r3, [r3, #12]
 8004f72:	461a      	mov	r2, r3
 8004f74:	f000 faba 	bl	80054ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	2150      	movs	r1, #80	; 0x50
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f000 fb13 	bl	80055aa <TIM_ITRx_SetConfig>
      break;
 8004f84:	e02c      	b.n	8004fe0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6818      	ldr	r0, [r3, #0]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	6859      	ldr	r1, [r3, #4]
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	461a      	mov	r2, r3
 8004f94:	f000 fad9 	bl	800554a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	2160      	movs	r1, #96	; 0x60
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f000 fb03 	bl	80055aa <TIM_ITRx_SetConfig>
      break;
 8004fa4:	e01c      	b.n	8004fe0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6818      	ldr	r0, [r3, #0]
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	6859      	ldr	r1, [r3, #4]
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	f000 fa9a 	bl	80054ec <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2140      	movs	r1, #64	; 0x40
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f000 faf3 	bl	80055aa <TIM_ITRx_SetConfig>
      break;
 8004fc4:	e00c      	b.n	8004fe0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4619      	mov	r1, r3
 8004fd0:	4610      	mov	r0, r2
 8004fd2:	f000 faea 	bl	80055aa <TIM_ITRx_SetConfig>
      break;
 8004fd6:	e003      	b.n	8004fe0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	73fb      	strb	r3, [r7, #15]
      break;
 8004fdc:	e000      	b.n	8004fe0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004fde:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3710      	adds	r7, #16
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}

08004ffa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ffa:	b480      	push	{r7}
 8004ffc:	b083      	sub	sp, #12
 8004ffe:	af00      	add	r7, sp, #0
 8005000:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005002:	bf00      	nop
 8005004:	370c      	adds	r7, #12
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr

0800500e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800500e:	b480      	push	{r7}
 8005010:	b083      	sub	sp, #12
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005016:	bf00      	nop
 8005018:	370c      	adds	r7, #12
 800501a:	46bd      	mov	sp, r7
 800501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005020:	4770      	bx	lr

08005022 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005022:	b480      	push	{r7}
 8005024:	b083      	sub	sp, #12
 8005026:	af00      	add	r7, sp, #0
 8005028:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800502a:	bf00      	nop
 800502c:	370c      	adds	r7, #12
 800502e:	46bd      	mov	sp, r7
 8005030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005034:	4770      	bx	lr

08005036 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005036:	b480      	push	{r7}
 8005038:	b083      	sub	sp, #12
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800503e:	bf00      	nop
 8005040:	370c      	adds	r7, #12
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr
	...

0800504c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800504c:	b480      	push	{r7}
 800504e:	b085      	sub	sp, #20
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
 8005054:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	4a40      	ldr	r2, [pc, #256]	; (8005160 <TIM_Base_SetConfig+0x114>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d013      	beq.n	800508c <TIM_Base_SetConfig+0x40>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800506a:	d00f      	beq.n	800508c <TIM_Base_SetConfig+0x40>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a3d      	ldr	r2, [pc, #244]	; (8005164 <TIM_Base_SetConfig+0x118>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d00b      	beq.n	800508c <TIM_Base_SetConfig+0x40>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	4a3c      	ldr	r2, [pc, #240]	; (8005168 <TIM_Base_SetConfig+0x11c>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d007      	beq.n	800508c <TIM_Base_SetConfig+0x40>
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	4a3b      	ldr	r2, [pc, #236]	; (800516c <TIM_Base_SetConfig+0x120>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d003      	beq.n	800508c <TIM_Base_SetConfig+0x40>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a3a      	ldr	r2, [pc, #232]	; (8005170 <TIM_Base_SetConfig+0x124>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d108      	bne.n	800509e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005092:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	68fa      	ldr	r2, [r7, #12]
 800509a:	4313      	orrs	r3, r2
 800509c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a2f      	ldr	r2, [pc, #188]	; (8005160 <TIM_Base_SetConfig+0x114>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d02b      	beq.n	80050fe <TIM_Base_SetConfig+0xb2>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050ac:	d027      	beq.n	80050fe <TIM_Base_SetConfig+0xb2>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4a2c      	ldr	r2, [pc, #176]	; (8005164 <TIM_Base_SetConfig+0x118>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d023      	beq.n	80050fe <TIM_Base_SetConfig+0xb2>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a2b      	ldr	r2, [pc, #172]	; (8005168 <TIM_Base_SetConfig+0x11c>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d01f      	beq.n	80050fe <TIM_Base_SetConfig+0xb2>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a2a      	ldr	r2, [pc, #168]	; (800516c <TIM_Base_SetConfig+0x120>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d01b      	beq.n	80050fe <TIM_Base_SetConfig+0xb2>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	4a29      	ldr	r2, [pc, #164]	; (8005170 <TIM_Base_SetConfig+0x124>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d017      	beq.n	80050fe <TIM_Base_SetConfig+0xb2>
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	4a28      	ldr	r2, [pc, #160]	; (8005174 <TIM_Base_SetConfig+0x128>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d013      	beq.n	80050fe <TIM_Base_SetConfig+0xb2>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	4a27      	ldr	r2, [pc, #156]	; (8005178 <TIM_Base_SetConfig+0x12c>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d00f      	beq.n	80050fe <TIM_Base_SetConfig+0xb2>
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	4a26      	ldr	r2, [pc, #152]	; (800517c <TIM_Base_SetConfig+0x130>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d00b      	beq.n	80050fe <TIM_Base_SetConfig+0xb2>
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	4a25      	ldr	r2, [pc, #148]	; (8005180 <TIM_Base_SetConfig+0x134>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d007      	beq.n	80050fe <TIM_Base_SetConfig+0xb2>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	4a24      	ldr	r2, [pc, #144]	; (8005184 <TIM_Base_SetConfig+0x138>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d003      	beq.n	80050fe <TIM_Base_SetConfig+0xb2>
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	4a23      	ldr	r2, [pc, #140]	; (8005188 <TIM_Base_SetConfig+0x13c>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d108      	bne.n	8005110 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005104:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	68db      	ldr	r3, [r3, #12]
 800510a:	68fa      	ldr	r2, [r7, #12]
 800510c:	4313      	orrs	r3, r2
 800510e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	695b      	ldr	r3, [r3, #20]
 800511a:	4313      	orrs	r3, r2
 800511c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	68fa      	ldr	r2, [r7, #12]
 8005122:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	689a      	ldr	r2, [r3, #8]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	4a0a      	ldr	r2, [pc, #40]	; (8005160 <TIM_Base_SetConfig+0x114>)
 8005138:	4293      	cmp	r3, r2
 800513a:	d003      	beq.n	8005144 <TIM_Base_SetConfig+0xf8>
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	4a0c      	ldr	r2, [pc, #48]	; (8005170 <TIM_Base_SetConfig+0x124>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d103      	bne.n	800514c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	691a      	ldr	r2, [r3, #16]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	615a      	str	r2, [r3, #20]
}
 8005152:	bf00      	nop
 8005154:	3714      	adds	r7, #20
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	40010000 	.word	0x40010000
 8005164:	40000400 	.word	0x40000400
 8005168:	40000800 	.word	0x40000800
 800516c:	40000c00 	.word	0x40000c00
 8005170:	40010400 	.word	0x40010400
 8005174:	40014000 	.word	0x40014000
 8005178:	40014400 	.word	0x40014400
 800517c:	40014800 	.word	0x40014800
 8005180:	40001800 	.word	0x40001800
 8005184:	40001c00 	.word	0x40001c00
 8005188:	40002000 	.word	0x40002000

0800518c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800518c:	b480      	push	{r7}
 800518e:	b087      	sub	sp, #28
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
 8005194:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6a1b      	ldr	r3, [r3, #32]
 800519a:	f023 0201 	bic.w	r2, r3, #1
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6a1b      	ldr	r3, [r3, #32]
 80051a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	699b      	ldr	r3, [r3, #24]
 80051b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f023 0303 	bic.w	r3, r3, #3
 80051c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	f023 0302 	bic.w	r3, r3, #2
 80051d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	697a      	ldr	r2, [r7, #20]
 80051dc:	4313      	orrs	r3, r2
 80051de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	4a20      	ldr	r2, [pc, #128]	; (8005264 <TIM_OC1_SetConfig+0xd8>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d003      	beq.n	80051f0 <TIM_OC1_SetConfig+0x64>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4a1f      	ldr	r2, [pc, #124]	; (8005268 <TIM_OC1_SetConfig+0xdc>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d10c      	bne.n	800520a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	f023 0308 	bic.w	r3, r3, #8
 80051f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	697a      	ldr	r2, [r7, #20]
 80051fe:	4313      	orrs	r3, r2
 8005200:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	f023 0304 	bic.w	r3, r3, #4
 8005208:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	4a15      	ldr	r2, [pc, #84]	; (8005264 <TIM_OC1_SetConfig+0xd8>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d003      	beq.n	800521a <TIM_OC1_SetConfig+0x8e>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	4a14      	ldr	r2, [pc, #80]	; (8005268 <TIM_OC1_SetConfig+0xdc>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d111      	bne.n	800523e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005220:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005228:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	695b      	ldr	r3, [r3, #20]
 800522e:	693a      	ldr	r2, [r7, #16]
 8005230:	4313      	orrs	r3, r2
 8005232:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	699b      	ldr	r3, [r3, #24]
 8005238:	693a      	ldr	r2, [r7, #16]
 800523a:	4313      	orrs	r3, r2
 800523c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	693a      	ldr	r2, [r7, #16]
 8005242:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	685a      	ldr	r2, [r3, #4]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	697a      	ldr	r2, [r7, #20]
 8005256:	621a      	str	r2, [r3, #32]
}
 8005258:	bf00      	nop
 800525a:	371c      	adds	r7, #28
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr
 8005264:	40010000 	.word	0x40010000
 8005268:	40010400 	.word	0x40010400

0800526c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800526c:	b480      	push	{r7}
 800526e:	b087      	sub	sp, #28
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
 8005274:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	f023 0210 	bic.w	r2, r3, #16
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6a1b      	ldr	r3, [r3, #32]
 8005286:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	699b      	ldr	r3, [r3, #24]
 8005292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800529a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	021b      	lsls	r3, r3, #8
 80052aa:	68fa      	ldr	r2, [r7, #12]
 80052ac:	4313      	orrs	r3, r2
 80052ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80052b0:	697b      	ldr	r3, [r7, #20]
 80052b2:	f023 0320 	bic.w	r3, r3, #32
 80052b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	689b      	ldr	r3, [r3, #8]
 80052bc:	011b      	lsls	r3, r3, #4
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	4313      	orrs	r3, r2
 80052c2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a22      	ldr	r2, [pc, #136]	; (8005350 <TIM_OC2_SetConfig+0xe4>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d003      	beq.n	80052d4 <TIM_OC2_SetConfig+0x68>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a21      	ldr	r2, [pc, #132]	; (8005354 <TIM_OC2_SetConfig+0xe8>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d10d      	bne.n	80052f0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	68db      	ldr	r3, [r3, #12]
 80052e0:	011b      	lsls	r3, r3, #4
 80052e2:	697a      	ldr	r2, [r7, #20]
 80052e4:	4313      	orrs	r3, r2
 80052e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	4a17      	ldr	r2, [pc, #92]	; (8005350 <TIM_OC2_SetConfig+0xe4>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d003      	beq.n	8005300 <TIM_OC2_SetConfig+0x94>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	4a16      	ldr	r2, [pc, #88]	; (8005354 <TIM_OC2_SetConfig+0xe8>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d113      	bne.n	8005328 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005306:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800530e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	695b      	ldr	r3, [r3, #20]
 8005314:	009b      	lsls	r3, r3, #2
 8005316:	693a      	ldr	r2, [r7, #16]
 8005318:	4313      	orrs	r3, r2
 800531a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	699b      	ldr	r3, [r3, #24]
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	693a      	ldr	r2, [r7, #16]
 8005324:	4313      	orrs	r3, r2
 8005326:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	693a      	ldr	r2, [r7, #16]
 800532c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68fa      	ldr	r2, [r7, #12]
 8005332:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	685a      	ldr	r2, [r3, #4]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	697a      	ldr	r2, [r7, #20]
 8005340:	621a      	str	r2, [r3, #32]
}
 8005342:	bf00      	nop
 8005344:	371c      	adds	r7, #28
 8005346:	46bd      	mov	sp, r7
 8005348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800534c:	4770      	bx	lr
 800534e:	bf00      	nop
 8005350:	40010000 	.word	0x40010000
 8005354:	40010400 	.word	0x40010400

08005358 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005358:	b480      	push	{r7}
 800535a:	b087      	sub	sp, #28
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
 8005360:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6a1b      	ldr	r3, [r3, #32]
 8005366:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6a1b      	ldr	r3, [r3, #32]
 8005372:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005386:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	f023 0303 	bic.w	r3, r3, #3
 800538e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	68fa      	ldr	r2, [r7, #12]
 8005396:	4313      	orrs	r3, r2
 8005398:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80053a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	021b      	lsls	r3, r3, #8
 80053a8:	697a      	ldr	r2, [r7, #20]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a21      	ldr	r2, [pc, #132]	; (8005438 <TIM_OC3_SetConfig+0xe0>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d003      	beq.n	80053be <TIM_OC3_SetConfig+0x66>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	4a20      	ldr	r2, [pc, #128]	; (800543c <TIM_OC3_SetConfig+0xe4>)
 80053ba:	4293      	cmp	r3, r2
 80053bc:	d10d      	bne.n	80053da <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80053c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	021b      	lsls	r3, r3, #8
 80053cc:	697a      	ldr	r2, [r7, #20]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80053d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a16      	ldr	r2, [pc, #88]	; (8005438 <TIM_OC3_SetConfig+0xe0>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d003      	beq.n	80053ea <TIM_OC3_SetConfig+0x92>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4a15      	ldr	r2, [pc, #84]	; (800543c <TIM_OC3_SetConfig+0xe4>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d113      	bne.n	8005412 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80053f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	695b      	ldr	r3, [r3, #20]
 80053fe:	011b      	lsls	r3, r3, #4
 8005400:	693a      	ldr	r2, [r7, #16]
 8005402:	4313      	orrs	r3, r2
 8005404:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	699b      	ldr	r3, [r3, #24]
 800540a:	011b      	lsls	r3, r3, #4
 800540c:	693a      	ldr	r2, [r7, #16]
 800540e:	4313      	orrs	r3, r2
 8005410:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	693a      	ldr	r2, [r7, #16]
 8005416:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800541e:	683b      	ldr	r3, [r7, #0]
 8005420:	685a      	ldr	r2, [r3, #4]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	697a      	ldr	r2, [r7, #20]
 800542a:	621a      	str	r2, [r3, #32]
}
 800542c:	bf00      	nop
 800542e:	371c      	adds	r7, #28
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr
 8005438:	40010000 	.word	0x40010000
 800543c:	40010400 	.word	0x40010400

08005440 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005440:	b480      	push	{r7}
 8005442:	b087      	sub	sp, #28
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a1b      	ldr	r3, [r3, #32]
 800544e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	69db      	ldr	r3, [r3, #28]
 8005466:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800546e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005476:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	021b      	lsls	r3, r3, #8
 800547e:	68fa      	ldr	r2, [r7, #12]
 8005480:	4313      	orrs	r3, r2
 8005482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005484:	693b      	ldr	r3, [r7, #16]
 8005486:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800548a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	689b      	ldr	r3, [r3, #8]
 8005490:	031b      	lsls	r3, r3, #12
 8005492:	693a      	ldr	r2, [r7, #16]
 8005494:	4313      	orrs	r3, r2
 8005496:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	4a12      	ldr	r2, [pc, #72]	; (80054e4 <TIM_OC4_SetConfig+0xa4>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d003      	beq.n	80054a8 <TIM_OC4_SetConfig+0x68>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	4a11      	ldr	r2, [pc, #68]	; (80054e8 <TIM_OC4_SetConfig+0xa8>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d109      	bne.n	80054bc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80054ae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	019b      	lsls	r3, r3, #6
 80054b6:	697a      	ldr	r2, [r7, #20]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	697a      	ldr	r2, [r7, #20]
 80054c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	68fa      	ldr	r2, [r7, #12]
 80054c6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	685a      	ldr	r2, [r3, #4]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	693a      	ldr	r2, [r7, #16]
 80054d4:	621a      	str	r2, [r3, #32]
}
 80054d6:	bf00      	nop
 80054d8:	371c      	adds	r7, #28
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	40010000 	.word	0x40010000
 80054e8:	40010400 	.word	0x40010400

080054ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b087      	sub	sp, #28
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6a1b      	ldr	r3, [r3, #32]
 80054fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6a1b      	ldr	r3, [r3, #32]
 8005502:	f023 0201 	bic.w	r2, r3, #1
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005510:	693b      	ldr	r3, [r7, #16]
 8005512:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005516:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	011b      	lsls	r3, r3, #4
 800551c:	693a      	ldr	r2, [r7, #16]
 800551e:	4313      	orrs	r3, r2
 8005520:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	f023 030a 	bic.w	r3, r3, #10
 8005528:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800552a:	697a      	ldr	r2, [r7, #20]
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	4313      	orrs	r3, r2
 8005530:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	693a      	ldr	r2, [r7, #16]
 8005536:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	621a      	str	r2, [r3, #32]
}
 800553e:	bf00      	nop
 8005540:	371c      	adds	r7, #28
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr

0800554a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800554a:	b480      	push	{r7}
 800554c:	b087      	sub	sp, #28
 800554e:	af00      	add	r7, sp, #0
 8005550:	60f8      	str	r0, [r7, #12]
 8005552:	60b9      	str	r1, [r7, #8]
 8005554:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6a1b      	ldr	r3, [r3, #32]
 800555a:	f023 0210 	bic.w	r2, r3, #16
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	699b      	ldr	r3, [r3, #24]
 8005566:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	6a1b      	ldr	r3, [r3, #32]
 800556c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005574:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	031b      	lsls	r3, r3, #12
 800557a:	697a      	ldr	r2, [r7, #20]
 800557c:	4313      	orrs	r3, r2
 800557e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005586:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	011b      	lsls	r3, r3, #4
 800558c:	693a      	ldr	r2, [r7, #16]
 800558e:	4313      	orrs	r3, r2
 8005590:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	693a      	ldr	r2, [r7, #16]
 800559c:	621a      	str	r2, [r3, #32]
}
 800559e:	bf00      	nop
 80055a0:	371c      	adds	r7, #28
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr

080055aa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055aa:	b480      	push	{r7}
 80055ac:	b085      	sub	sp, #20
 80055ae:	af00      	add	r7, sp, #0
 80055b0:	6078      	str	r0, [r7, #4]
 80055b2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055c0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055c2:	683a      	ldr	r2, [r7, #0]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	f043 0307 	orr.w	r3, r3, #7
 80055cc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	68fa      	ldr	r2, [r7, #12]
 80055d2:	609a      	str	r2, [r3, #8]
}
 80055d4:	bf00      	nop
 80055d6:	3714      	adds	r7, #20
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr

080055e0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055e0:	b480      	push	{r7}
 80055e2:	b087      	sub	sp, #28
 80055e4:	af00      	add	r7, sp, #0
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	60b9      	str	r1, [r7, #8]
 80055ea:	607a      	str	r2, [r7, #4]
 80055ec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	689b      	ldr	r3, [r3, #8]
 80055f2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80055fa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	021a      	lsls	r2, r3, #8
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	431a      	orrs	r2, r3
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	4313      	orrs	r3, r2
 8005608:	697a      	ldr	r2, [r7, #20]
 800560a:	4313      	orrs	r3, r2
 800560c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	609a      	str	r2, [r3, #8]
}
 8005614:	bf00      	nop
 8005616:	371c      	adds	r7, #28
 8005618:	46bd      	mov	sp, r7
 800561a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561e:	4770      	bx	lr

08005620 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005620:	b480      	push	{r7}
 8005622:	b087      	sub	sp, #28
 8005624:	af00      	add	r7, sp, #0
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	60b9      	str	r1, [r7, #8]
 800562a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800562c:	68bb      	ldr	r3, [r7, #8]
 800562e:	f003 031f 	and.w	r3, r3, #31
 8005632:	2201      	movs	r2, #1
 8005634:	fa02 f303 	lsl.w	r3, r2, r3
 8005638:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	6a1a      	ldr	r2, [r3, #32]
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	43db      	mvns	r3, r3
 8005642:	401a      	ands	r2, r3
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6a1a      	ldr	r2, [r3, #32]
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	f003 031f 	and.w	r3, r3, #31
 8005652:	6879      	ldr	r1, [r7, #4]
 8005654:	fa01 f303 	lsl.w	r3, r1, r3
 8005658:	431a      	orrs	r2, r3
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	621a      	str	r2, [r3, #32]
}
 800565e:	bf00      	nop
 8005660:	371c      	adds	r7, #28
 8005662:	46bd      	mov	sp, r7
 8005664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005668:	4770      	bx	lr
	...

0800566c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800566c:	b480      	push	{r7}
 800566e:	b085      	sub	sp, #20
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800567c:	2b01      	cmp	r3, #1
 800567e:	d101      	bne.n	8005684 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005680:	2302      	movs	r3, #2
 8005682:	e05a      	b.n	800573a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2202      	movs	r2, #2
 8005690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68fa      	ldr	r2, [r7, #12]
 80056bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a21      	ldr	r2, [pc, #132]	; (8005748 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d022      	beq.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80056d0:	d01d      	beq.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a1d      	ldr	r2, [pc, #116]	; (800574c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d018      	beq.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a1b      	ldr	r2, [pc, #108]	; (8005750 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d013      	beq.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a1a      	ldr	r2, [pc, #104]	; (8005754 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80056ec:	4293      	cmp	r3, r2
 80056ee:	d00e      	beq.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4a18      	ldr	r2, [pc, #96]	; (8005758 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d009      	beq.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a17      	ldr	r2, [pc, #92]	; (800575c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d004      	beq.n	800570e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4a15      	ldr	r2, [pc, #84]	; (8005760 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d10c      	bne.n	8005728 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005714:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	68ba      	ldr	r2, [r7, #8]
 800571c:	4313      	orrs	r3, r2
 800571e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005738:	2300      	movs	r3, #0
}
 800573a:	4618      	mov	r0, r3
 800573c:	3714      	adds	r7, #20
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	40010000 	.word	0x40010000
 800574c:	40000400 	.word	0x40000400
 8005750:	40000800 	.word	0x40000800
 8005754:	40000c00 	.word	0x40000c00
 8005758:	40010400 	.word	0x40010400
 800575c:	40014000 	.word	0x40014000
 8005760:	40001800 	.word	0x40001800

08005764 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005764:	b480      	push	{r7}
 8005766:	b083      	sub	sp, #12
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800576c:	bf00      	nop
 800576e:	370c      	adds	r7, #12
 8005770:	46bd      	mov	sp, r7
 8005772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005776:	4770      	bx	lr

08005778 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005778:	b480      	push	{r7}
 800577a:	b083      	sub	sp, #12
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005780:	bf00      	nop
 8005782:	370c      	adds	r7, #12
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr

0800578c <__errno>:
 800578c:	4b01      	ldr	r3, [pc, #4]	; (8005794 <__errno+0x8>)
 800578e:	6818      	ldr	r0, [r3, #0]
 8005790:	4770      	bx	lr
 8005792:	bf00      	nop
 8005794:	200000ac 	.word	0x200000ac

08005798 <__libc_init_array>:
 8005798:	b570      	push	{r4, r5, r6, lr}
 800579a:	4d0d      	ldr	r5, [pc, #52]	; (80057d0 <__libc_init_array+0x38>)
 800579c:	4c0d      	ldr	r4, [pc, #52]	; (80057d4 <__libc_init_array+0x3c>)
 800579e:	1b64      	subs	r4, r4, r5
 80057a0:	10a4      	asrs	r4, r4, #2
 80057a2:	2600      	movs	r6, #0
 80057a4:	42a6      	cmp	r6, r4
 80057a6:	d109      	bne.n	80057bc <__libc_init_array+0x24>
 80057a8:	4d0b      	ldr	r5, [pc, #44]	; (80057d8 <__libc_init_array+0x40>)
 80057aa:	4c0c      	ldr	r4, [pc, #48]	; (80057dc <__libc_init_array+0x44>)
 80057ac:	f000 fc8e 	bl	80060cc <_init>
 80057b0:	1b64      	subs	r4, r4, r5
 80057b2:	10a4      	asrs	r4, r4, #2
 80057b4:	2600      	movs	r6, #0
 80057b6:	42a6      	cmp	r6, r4
 80057b8:	d105      	bne.n	80057c6 <__libc_init_array+0x2e>
 80057ba:	bd70      	pop	{r4, r5, r6, pc}
 80057bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80057c0:	4798      	blx	r3
 80057c2:	3601      	adds	r6, #1
 80057c4:	e7ee      	b.n	80057a4 <__libc_init_array+0xc>
 80057c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80057ca:	4798      	blx	r3
 80057cc:	3601      	adds	r6, #1
 80057ce:	e7f2      	b.n	80057b6 <__libc_init_array+0x1e>
 80057d0:	080062c4 	.word	0x080062c4
 80057d4:	080062c4 	.word	0x080062c4
 80057d8:	080062c4 	.word	0x080062c4
 80057dc:	080062c8 	.word	0x080062c8

080057e0 <memset>:
 80057e0:	4402      	add	r2, r0
 80057e2:	4603      	mov	r3, r0
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d100      	bne.n	80057ea <memset+0xa>
 80057e8:	4770      	bx	lr
 80057ea:	f803 1b01 	strb.w	r1, [r3], #1
 80057ee:	e7f9      	b.n	80057e4 <memset+0x4>

080057f0 <siprintf>:
 80057f0:	b40e      	push	{r1, r2, r3}
 80057f2:	b500      	push	{lr}
 80057f4:	b09c      	sub	sp, #112	; 0x70
 80057f6:	ab1d      	add	r3, sp, #116	; 0x74
 80057f8:	9002      	str	r0, [sp, #8]
 80057fa:	9006      	str	r0, [sp, #24]
 80057fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005800:	4809      	ldr	r0, [pc, #36]	; (8005828 <siprintf+0x38>)
 8005802:	9107      	str	r1, [sp, #28]
 8005804:	9104      	str	r1, [sp, #16]
 8005806:	4909      	ldr	r1, [pc, #36]	; (800582c <siprintf+0x3c>)
 8005808:	f853 2b04 	ldr.w	r2, [r3], #4
 800580c:	9105      	str	r1, [sp, #20]
 800580e:	6800      	ldr	r0, [r0, #0]
 8005810:	9301      	str	r3, [sp, #4]
 8005812:	a902      	add	r1, sp, #8
 8005814:	f000 f868 	bl	80058e8 <_svfiprintf_r>
 8005818:	9b02      	ldr	r3, [sp, #8]
 800581a:	2200      	movs	r2, #0
 800581c:	701a      	strb	r2, [r3, #0]
 800581e:	b01c      	add	sp, #112	; 0x70
 8005820:	f85d eb04 	ldr.w	lr, [sp], #4
 8005824:	b003      	add	sp, #12
 8005826:	4770      	bx	lr
 8005828:	200000ac 	.word	0x200000ac
 800582c:	ffff0208 	.word	0xffff0208

08005830 <__ssputs_r>:
 8005830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005834:	688e      	ldr	r6, [r1, #8]
 8005836:	429e      	cmp	r6, r3
 8005838:	4682      	mov	sl, r0
 800583a:	460c      	mov	r4, r1
 800583c:	4690      	mov	r8, r2
 800583e:	461f      	mov	r7, r3
 8005840:	d838      	bhi.n	80058b4 <__ssputs_r+0x84>
 8005842:	898a      	ldrh	r2, [r1, #12]
 8005844:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005848:	d032      	beq.n	80058b0 <__ssputs_r+0x80>
 800584a:	6825      	ldr	r5, [r4, #0]
 800584c:	6909      	ldr	r1, [r1, #16]
 800584e:	eba5 0901 	sub.w	r9, r5, r1
 8005852:	6965      	ldr	r5, [r4, #20]
 8005854:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005858:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800585c:	3301      	adds	r3, #1
 800585e:	444b      	add	r3, r9
 8005860:	106d      	asrs	r5, r5, #1
 8005862:	429d      	cmp	r5, r3
 8005864:	bf38      	it	cc
 8005866:	461d      	movcc	r5, r3
 8005868:	0553      	lsls	r3, r2, #21
 800586a:	d531      	bpl.n	80058d0 <__ssputs_r+0xa0>
 800586c:	4629      	mov	r1, r5
 800586e:	f000 fb63 	bl	8005f38 <_malloc_r>
 8005872:	4606      	mov	r6, r0
 8005874:	b950      	cbnz	r0, 800588c <__ssputs_r+0x5c>
 8005876:	230c      	movs	r3, #12
 8005878:	f8ca 3000 	str.w	r3, [sl]
 800587c:	89a3      	ldrh	r3, [r4, #12]
 800587e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005882:	81a3      	strh	r3, [r4, #12]
 8005884:	f04f 30ff 	mov.w	r0, #4294967295
 8005888:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800588c:	6921      	ldr	r1, [r4, #16]
 800588e:	464a      	mov	r2, r9
 8005890:	f000 fabe 	bl	8005e10 <memcpy>
 8005894:	89a3      	ldrh	r3, [r4, #12]
 8005896:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800589a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800589e:	81a3      	strh	r3, [r4, #12]
 80058a0:	6126      	str	r6, [r4, #16]
 80058a2:	6165      	str	r5, [r4, #20]
 80058a4:	444e      	add	r6, r9
 80058a6:	eba5 0509 	sub.w	r5, r5, r9
 80058aa:	6026      	str	r6, [r4, #0]
 80058ac:	60a5      	str	r5, [r4, #8]
 80058ae:	463e      	mov	r6, r7
 80058b0:	42be      	cmp	r6, r7
 80058b2:	d900      	bls.n	80058b6 <__ssputs_r+0x86>
 80058b4:	463e      	mov	r6, r7
 80058b6:	6820      	ldr	r0, [r4, #0]
 80058b8:	4632      	mov	r2, r6
 80058ba:	4641      	mov	r1, r8
 80058bc:	f000 fab6 	bl	8005e2c <memmove>
 80058c0:	68a3      	ldr	r3, [r4, #8]
 80058c2:	1b9b      	subs	r3, r3, r6
 80058c4:	60a3      	str	r3, [r4, #8]
 80058c6:	6823      	ldr	r3, [r4, #0]
 80058c8:	4433      	add	r3, r6
 80058ca:	6023      	str	r3, [r4, #0]
 80058cc:	2000      	movs	r0, #0
 80058ce:	e7db      	b.n	8005888 <__ssputs_r+0x58>
 80058d0:	462a      	mov	r2, r5
 80058d2:	f000 fba5 	bl	8006020 <_realloc_r>
 80058d6:	4606      	mov	r6, r0
 80058d8:	2800      	cmp	r0, #0
 80058da:	d1e1      	bne.n	80058a0 <__ssputs_r+0x70>
 80058dc:	6921      	ldr	r1, [r4, #16]
 80058de:	4650      	mov	r0, sl
 80058e0:	f000 fabe 	bl	8005e60 <_free_r>
 80058e4:	e7c7      	b.n	8005876 <__ssputs_r+0x46>
	...

080058e8 <_svfiprintf_r>:
 80058e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058ec:	4698      	mov	r8, r3
 80058ee:	898b      	ldrh	r3, [r1, #12]
 80058f0:	061b      	lsls	r3, r3, #24
 80058f2:	b09d      	sub	sp, #116	; 0x74
 80058f4:	4607      	mov	r7, r0
 80058f6:	460d      	mov	r5, r1
 80058f8:	4614      	mov	r4, r2
 80058fa:	d50e      	bpl.n	800591a <_svfiprintf_r+0x32>
 80058fc:	690b      	ldr	r3, [r1, #16]
 80058fe:	b963      	cbnz	r3, 800591a <_svfiprintf_r+0x32>
 8005900:	2140      	movs	r1, #64	; 0x40
 8005902:	f000 fb19 	bl	8005f38 <_malloc_r>
 8005906:	6028      	str	r0, [r5, #0]
 8005908:	6128      	str	r0, [r5, #16]
 800590a:	b920      	cbnz	r0, 8005916 <_svfiprintf_r+0x2e>
 800590c:	230c      	movs	r3, #12
 800590e:	603b      	str	r3, [r7, #0]
 8005910:	f04f 30ff 	mov.w	r0, #4294967295
 8005914:	e0d1      	b.n	8005aba <_svfiprintf_r+0x1d2>
 8005916:	2340      	movs	r3, #64	; 0x40
 8005918:	616b      	str	r3, [r5, #20]
 800591a:	2300      	movs	r3, #0
 800591c:	9309      	str	r3, [sp, #36]	; 0x24
 800591e:	2320      	movs	r3, #32
 8005920:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005924:	f8cd 800c 	str.w	r8, [sp, #12]
 8005928:	2330      	movs	r3, #48	; 0x30
 800592a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005ad4 <_svfiprintf_r+0x1ec>
 800592e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005932:	f04f 0901 	mov.w	r9, #1
 8005936:	4623      	mov	r3, r4
 8005938:	469a      	mov	sl, r3
 800593a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800593e:	b10a      	cbz	r2, 8005944 <_svfiprintf_r+0x5c>
 8005940:	2a25      	cmp	r2, #37	; 0x25
 8005942:	d1f9      	bne.n	8005938 <_svfiprintf_r+0x50>
 8005944:	ebba 0b04 	subs.w	fp, sl, r4
 8005948:	d00b      	beq.n	8005962 <_svfiprintf_r+0x7a>
 800594a:	465b      	mov	r3, fp
 800594c:	4622      	mov	r2, r4
 800594e:	4629      	mov	r1, r5
 8005950:	4638      	mov	r0, r7
 8005952:	f7ff ff6d 	bl	8005830 <__ssputs_r>
 8005956:	3001      	adds	r0, #1
 8005958:	f000 80aa 	beq.w	8005ab0 <_svfiprintf_r+0x1c8>
 800595c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800595e:	445a      	add	r2, fp
 8005960:	9209      	str	r2, [sp, #36]	; 0x24
 8005962:	f89a 3000 	ldrb.w	r3, [sl]
 8005966:	2b00      	cmp	r3, #0
 8005968:	f000 80a2 	beq.w	8005ab0 <_svfiprintf_r+0x1c8>
 800596c:	2300      	movs	r3, #0
 800596e:	f04f 32ff 	mov.w	r2, #4294967295
 8005972:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005976:	f10a 0a01 	add.w	sl, sl, #1
 800597a:	9304      	str	r3, [sp, #16]
 800597c:	9307      	str	r3, [sp, #28]
 800597e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005982:	931a      	str	r3, [sp, #104]	; 0x68
 8005984:	4654      	mov	r4, sl
 8005986:	2205      	movs	r2, #5
 8005988:	f814 1b01 	ldrb.w	r1, [r4], #1
 800598c:	4851      	ldr	r0, [pc, #324]	; (8005ad4 <_svfiprintf_r+0x1ec>)
 800598e:	f7fa fc1f 	bl	80001d0 <memchr>
 8005992:	9a04      	ldr	r2, [sp, #16]
 8005994:	b9d8      	cbnz	r0, 80059ce <_svfiprintf_r+0xe6>
 8005996:	06d0      	lsls	r0, r2, #27
 8005998:	bf44      	itt	mi
 800599a:	2320      	movmi	r3, #32
 800599c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80059a0:	0711      	lsls	r1, r2, #28
 80059a2:	bf44      	itt	mi
 80059a4:	232b      	movmi	r3, #43	; 0x2b
 80059a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80059aa:	f89a 3000 	ldrb.w	r3, [sl]
 80059ae:	2b2a      	cmp	r3, #42	; 0x2a
 80059b0:	d015      	beq.n	80059de <_svfiprintf_r+0xf6>
 80059b2:	9a07      	ldr	r2, [sp, #28]
 80059b4:	4654      	mov	r4, sl
 80059b6:	2000      	movs	r0, #0
 80059b8:	f04f 0c0a 	mov.w	ip, #10
 80059bc:	4621      	mov	r1, r4
 80059be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059c2:	3b30      	subs	r3, #48	; 0x30
 80059c4:	2b09      	cmp	r3, #9
 80059c6:	d94e      	bls.n	8005a66 <_svfiprintf_r+0x17e>
 80059c8:	b1b0      	cbz	r0, 80059f8 <_svfiprintf_r+0x110>
 80059ca:	9207      	str	r2, [sp, #28]
 80059cc:	e014      	b.n	80059f8 <_svfiprintf_r+0x110>
 80059ce:	eba0 0308 	sub.w	r3, r0, r8
 80059d2:	fa09 f303 	lsl.w	r3, r9, r3
 80059d6:	4313      	orrs	r3, r2
 80059d8:	9304      	str	r3, [sp, #16]
 80059da:	46a2      	mov	sl, r4
 80059dc:	e7d2      	b.n	8005984 <_svfiprintf_r+0x9c>
 80059de:	9b03      	ldr	r3, [sp, #12]
 80059e0:	1d19      	adds	r1, r3, #4
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	9103      	str	r1, [sp, #12]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	bfbb      	ittet	lt
 80059ea:	425b      	neglt	r3, r3
 80059ec:	f042 0202 	orrlt.w	r2, r2, #2
 80059f0:	9307      	strge	r3, [sp, #28]
 80059f2:	9307      	strlt	r3, [sp, #28]
 80059f4:	bfb8      	it	lt
 80059f6:	9204      	strlt	r2, [sp, #16]
 80059f8:	7823      	ldrb	r3, [r4, #0]
 80059fa:	2b2e      	cmp	r3, #46	; 0x2e
 80059fc:	d10c      	bne.n	8005a18 <_svfiprintf_r+0x130>
 80059fe:	7863      	ldrb	r3, [r4, #1]
 8005a00:	2b2a      	cmp	r3, #42	; 0x2a
 8005a02:	d135      	bne.n	8005a70 <_svfiprintf_r+0x188>
 8005a04:	9b03      	ldr	r3, [sp, #12]
 8005a06:	1d1a      	adds	r2, r3, #4
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	9203      	str	r2, [sp, #12]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	bfb8      	it	lt
 8005a10:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a14:	3402      	adds	r4, #2
 8005a16:	9305      	str	r3, [sp, #20]
 8005a18:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005ae4 <_svfiprintf_r+0x1fc>
 8005a1c:	7821      	ldrb	r1, [r4, #0]
 8005a1e:	2203      	movs	r2, #3
 8005a20:	4650      	mov	r0, sl
 8005a22:	f7fa fbd5 	bl	80001d0 <memchr>
 8005a26:	b140      	cbz	r0, 8005a3a <_svfiprintf_r+0x152>
 8005a28:	2340      	movs	r3, #64	; 0x40
 8005a2a:	eba0 000a 	sub.w	r0, r0, sl
 8005a2e:	fa03 f000 	lsl.w	r0, r3, r0
 8005a32:	9b04      	ldr	r3, [sp, #16]
 8005a34:	4303      	orrs	r3, r0
 8005a36:	3401      	adds	r4, #1
 8005a38:	9304      	str	r3, [sp, #16]
 8005a3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a3e:	4826      	ldr	r0, [pc, #152]	; (8005ad8 <_svfiprintf_r+0x1f0>)
 8005a40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a44:	2206      	movs	r2, #6
 8005a46:	f7fa fbc3 	bl	80001d0 <memchr>
 8005a4a:	2800      	cmp	r0, #0
 8005a4c:	d038      	beq.n	8005ac0 <_svfiprintf_r+0x1d8>
 8005a4e:	4b23      	ldr	r3, [pc, #140]	; (8005adc <_svfiprintf_r+0x1f4>)
 8005a50:	bb1b      	cbnz	r3, 8005a9a <_svfiprintf_r+0x1b2>
 8005a52:	9b03      	ldr	r3, [sp, #12]
 8005a54:	3307      	adds	r3, #7
 8005a56:	f023 0307 	bic.w	r3, r3, #7
 8005a5a:	3308      	adds	r3, #8
 8005a5c:	9303      	str	r3, [sp, #12]
 8005a5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a60:	4433      	add	r3, r6
 8005a62:	9309      	str	r3, [sp, #36]	; 0x24
 8005a64:	e767      	b.n	8005936 <_svfiprintf_r+0x4e>
 8005a66:	fb0c 3202 	mla	r2, ip, r2, r3
 8005a6a:	460c      	mov	r4, r1
 8005a6c:	2001      	movs	r0, #1
 8005a6e:	e7a5      	b.n	80059bc <_svfiprintf_r+0xd4>
 8005a70:	2300      	movs	r3, #0
 8005a72:	3401      	adds	r4, #1
 8005a74:	9305      	str	r3, [sp, #20]
 8005a76:	4619      	mov	r1, r3
 8005a78:	f04f 0c0a 	mov.w	ip, #10
 8005a7c:	4620      	mov	r0, r4
 8005a7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a82:	3a30      	subs	r2, #48	; 0x30
 8005a84:	2a09      	cmp	r2, #9
 8005a86:	d903      	bls.n	8005a90 <_svfiprintf_r+0x1a8>
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d0c5      	beq.n	8005a18 <_svfiprintf_r+0x130>
 8005a8c:	9105      	str	r1, [sp, #20]
 8005a8e:	e7c3      	b.n	8005a18 <_svfiprintf_r+0x130>
 8005a90:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a94:	4604      	mov	r4, r0
 8005a96:	2301      	movs	r3, #1
 8005a98:	e7f0      	b.n	8005a7c <_svfiprintf_r+0x194>
 8005a9a:	ab03      	add	r3, sp, #12
 8005a9c:	9300      	str	r3, [sp, #0]
 8005a9e:	462a      	mov	r2, r5
 8005aa0:	4b0f      	ldr	r3, [pc, #60]	; (8005ae0 <_svfiprintf_r+0x1f8>)
 8005aa2:	a904      	add	r1, sp, #16
 8005aa4:	4638      	mov	r0, r7
 8005aa6:	f3af 8000 	nop.w
 8005aaa:	1c42      	adds	r2, r0, #1
 8005aac:	4606      	mov	r6, r0
 8005aae:	d1d6      	bne.n	8005a5e <_svfiprintf_r+0x176>
 8005ab0:	89ab      	ldrh	r3, [r5, #12]
 8005ab2:	065b      	lsls	r3, r3, #25
 8005ab4:	f53f af2c 	bmi.w	8005910 <_svfiprintf_r+0x28>
 8005ab8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005aba:	b01d      	add	sp, #116	; 0x74
 8005abc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ac0:	ab03      	add	r3, sp, #12
 8005ac2:	9300      	str	r3, [sp, #0]
 8005ac4:	462a      	mov	r2, r5
 8005ac6:	4b06      	ldr	r3, [pc, #24]	; (8005ae0 <_svfiprintf_r+0x1f8>)
 8005ac8:	a904      	add	r1, sp, #16
 8005aca:	4638      	mov	r0, r7
 8005acc:	f000 f87a 	bl	8005bc4 <_printf_i>
 8005ad0:	e7eb      	b.n	8005aaa <_svfiprintf_r+0x1c2>
 8005ad2:	bf00      	nop
 8005ad4:	08006288 	.word	0x08006288
 8005ad8:	08006292 	.word	0x08006292
 8005adc:	00000000 	.word	0x00000000
 8005ae0:	08005831 	.word	0x08005831
 8005ae4:	0800628e 	.word	0x0800628e

08005ae8 <_printf_common>:
 8005ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005aec:	4616      	mov	r6, r2
 8005aee:	4699      	mov	r9, r3
 8005af0:	688a      	ldr	r2, [r1, #8]
 8005af2:	690b      	ldr	r3, [r1, #16]
 8005af4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005af8:	4293      	cmp	r3, r2
 8005afa:	bfb8      	it	lt
 8005afc:	4613      	movlt	r3, r2
 8005afe:	6033      	str	r3, [r6, #0]
 8005b00:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b04:	4607      	mov	r7, r0
 8005b06:	460c      	mov	r4, r1
 8005b08:	b10a      	cbz	r2, 8005b0e <_printf_common+0x26>
 8005b0a:	3301      	adds	r3, #1
 8005b0c:	6033      	str	r3, [r6, #0]
 8005b0e:	6823      	ldr	r3, [r4, #0]
 8005b10:	0699      	lsls	r1, r3, #26
 8005b12:	bf42      	ittt	mi
 8005b14:	6833      	ldrmi	r3, [r6, #0]
 8005b16:	3302      	addmi	r3, #2
 8005b18:	6033      	strmi	r3, [r6, #0]
 8005b1a:	6825      	ldr	r5, [r4, #0]
 8005b1c:	f015 0506 	ands.w	r5, r5, #6
 8005b20:	d106      	bne.n	8005b30 <_printf_common+0x48>
 8005b22:	f104 0a19 	add.w	sl, r4, #25
 8005b26:	68e3      	ldr	r3, [r4, #12]
 8005b28:	6832      	ldr	r2, [r6, #0]
 8005b2a:	1a9b      	subs	r3, r3, r2
 8005b2c:	42ab      	cmp	r3, r5
 8005b2e:	dc26      	bgt.n	8005b7e <_printf_common+0x96>
 8005b30:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005b34:	1e13      	subs	r3, r2, #0
 8005b36:	6822      	ldr	r2, [r4, #0]
 8005b38:	bf18      	it	ne
 8005b3a:	2301      	movne	r3, #1
 8005b3c:	0692      	lsls	r2, r2, #26
 8005b3e:	d42b      	bmi.n	8005b98 <_printf_common+0xb0>
 8005b40:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b44:	4649      	mov	r1, r9
 8005b46:	4638      	mov	r0, r7
 8005b48:	47c0      	blx	r8
 8005b4a:	3001      	adds	r0, #1
 8005b4c:	d01e      	beq.n	8005b8c <_printf_common+0xa4>
 8005b4e:	6823      	ldr	r3, [r4, #0]
 8005b50:	68e5      	ldr	r5, [r4, #12]
 8005b52:	6832      	ldr	r2, [r6, #0]
 8005b54:	f003 0306 	and.w	r3, r3, #6
 8005b58:	2b04      	cmp	r3, #4
 8005b5a:	bf08      	it	eq
 8005b5c:	1aad      	subeq	r5, r5, r2
 8005b5e:	68a3      	ldr	r3, [r4, #8]
 8005b60:	6922      	ldr	r2, [r4, #16]
 8005b62:	bf0c      	ite	eq
 8005b64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b68:	2500      	movne	r5, #0
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	bfc4      	itt	gt
 8005b6e:	1a9b      	subgt	r3, r3, r2
 8005b70:	18ed      	addgt	r5, r5, r3
 8005b72:	2600      	movs	r6, #0
 8005b74:	341a      	adds	r4, #26
 8005b76:	42b5      	cmp	r5, r6
 8005b78:	d11a      	bne.n	8005bb0 <_printf_common+0xc8>
 8005b7a:	2000      	movs	r0, #0
 8005b7c:	e008      	b.n	8005b90 <_printf_common+0xa8>
 8005b7e:	2301      	movs	r3, #1
 8005b80:	4652      	mov	r2, sl
 8005b82:	4649      	mov	r1, r9
 8005b84:	4638      	mov	r0, r7
 8005b86:	47c0      	blx	r8
 8005b88:	3001      	adds	r0, #1
 8005b8a:	d103      	bne.n	8005b94 <_printf_common+0xac>
 8005b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8005b90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b94:	3501      	adds	r5, #1
 8005b96:	e7c6      	b.n	8005b26 <_printf_common+0x3e>
 8005b98:	18e1      	adds	r1, r4, r3
 8005b9a:	1c5a      	adds	r2, r3, #1
 8005b9c:	2030      	movs	r0, #48	; 0x30
 8005b9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005ba2:	4422      	add	r2, r4
 8005ba4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005ba8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005bac:	3302      	adds	r3, #2
 8005bae:	e7c7      	b.n	8005b40 <_printf_common+0x58>
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	4622      	mov	r2, r4
 8005bb4:	4649      	mov	r1, r9
 8005bb6:	4638      	mov	r0, r7
 8005bb8:	47c0      	blx	r8
 8005bba:	3001      	adds	r0, #1
 8005bbc:	d0e6      	beq.n	8005b8c <_printf_common+0xa4>
 8005bbe:	3601      	adds	r6, #1
 8005bc0:	e7d9      	b.n	8005b76 <_printf_common+0x8e>
	...

08005bc4 <_printf_i>:
 8005bc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005bc8:	7e0f      	ldrb	r7, [r1, #24]
 8005bca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005bcc:	2f78      	cmp	r7, #120	; 0x78
 8005bce:	4691      	mov	r9, r2
 8005bd0:	4680      	mov	r8, r0
 8005bd2:	460c      	mov	r4, r1
 8005bd4:	469a      	mov	sl, r3
 8005bd6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005bda:	d807      	bhi.n	8005bec <_printf_i+0x28>
 8005bdc:	2f62      	cmp	r7, #98	; 0x62
 8005bde:	d80a      	bhi.n	8005bf6 <_printf_i+0x32>
 8005be0:	2f00      	cmp	r7, #0
 8005be2:	f000 80d8 	beq.w	8005d96 <_printf_i+0x1d2>
 8005be6:	2f58      	cmp	r7, #88	; 0x58
 8005be8:	f000 80a3 	beq.w	8005d32 <_printf_i+0x16e>
 8005bec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bf0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005bf4:	e03a      	b.n	8005c6c <_printf_i+0xa8>
 8005bf6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005bfa:	2b15      	cmp	r3, #21
 8005bfc:	d8f6      	bhi.n	8005bec <_printf_i+0x28>
 8005bfe:	a101      	add	r1, pc, #4	; (adr r1, 8005c04 <_printf_i+0x40>)
 8005c00:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c04:	08005c5d 	.word	0x08005c5d
 8005c08:	08005c71 	.word	0x08005c71
 8005c0c:	08005bed 	.word	0x08005bed
 8005c10:	08005bed 	.word	0x08005bed
 8005c14:	08005bed 	.word	0x08005bed
 8005c18:	08005bed 	.word	0x08005bed
 8005c1c:	08005c71 	.word	0x08005c71
 8005c20:	08005bed 	.word	0x08005bed
 8005c24:	08005bed 	.word	0x08005bed
 8005c28:	08005bed 	.word	0x08005bed
 8005c2c:	08005bed 	.word	0x08005bed
 8005c30:	08005d7d 	.word	0x08005d7d
 8005c34:	08005ca1 	.word	0x08005ca1
 8005c38:	08005d5f 	.word	0x08005d5f
 8005c3c:	08005bed 	.word	0x08005bed
 8005c40:	08005bed 	.word	0x08005bed
 8005c44:	08005d9f 	.word	0x08005d9f
 8005c48:	08005bed 	.word	0x08005bed
 8005c4c:	08005ca1 	.word	0x08005ca1
 8005c50:	08005bed 	.word	0x08005bed
 8005c54:	08005bed 	.word	0x08005bed
 8005c58:	08005d67 	.word	0x08005d67
 8005c5c:	682b      	ldr	r3, [r5, #0]
 8005c5e:	1d1a      	adds	r2, r3, #4
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	602a      	str	r2, [r5, #0]
 8005c64:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e0a3      	b.n	8005db8 <_printf_i+0x1f4>
 8005c70:	6820      	ldr	r0, [r4, #0]
 8005c72:	6829      	ldr	r1, [r5, #0]
 8005c74:	0606      	lsls	r6, r0, #24
 8005c76:	f101 0304 	add.w	r3, r1, #4
 8005c7a:	d50a      	bpl.n	8005c92 <_printf_i+0xce>
 8005c7c:	680e      	ldr	r6, [r1, #0]
 8005c7e:	602b      	str	r3, [r5, #0]
 8005c80:	2e00      	cmp	r6, #0
 8005c82:	da03      	bge.n	8005c8c <_printf_i+0xc8>
 8005c84:	232d      	movs	r3, #45	; 0x2d
 8005c86:	4276      	negs	r6, r6
 8005c88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c8c:	485e      	ldr	r0, [pc, #376]	; (8005e08 <_printf_i+0x244>)
 8005c8e:	230a      	movs	r3, #10
 8005c90:	e019      	b.n	8005cc6 <_printf_i+0x102>
 8005c92:	680e      	ldr	r6, [r1, #0]
 8005c94:	602b      	str	r3, [r5, #0]
 8005c96:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005c9a:	bf18      	it	ne
 8005c9c:	b236      	sxthne	r6, r6
 8005c9e:	e7ef      	b.n	8005c80 <_printf_i+0xbc>
 8005ca0:	682b      	ldr	r3, [r5, #0]
 8005ca2:	6820      	ldr	r0, [r4, #0]
 8005ca4:	1d19      	adds	r1, r3, #4
 8005ca6:	6029      	str	r1, [r5, #0]
 8005ca8:	0601      	lsls	r1, r0, #24
 8005caa:	d501      	bpl.n	8005cb0 <_printf_i+0xec>
 8005cac:	681e      	ldr	r6, [r3, #0]
 8005cae:	e002      	b.n	8005cb6 <_printf_i+0xf2>
 8005cb0:	0646      	lsls	r6, r0, #25
 8005cb2:	d5fb      	bpl.n	8005cac <_printf_i+0xe8>
 8005cb4:	881e      	ldrh	r6, [r3, #0]
 8005cb6:	4854      	ldr	r0, [pc, #336]	; (8005e08 <_printf_i+0x244>)
 8005cb8:	2f6f      	cmp	r7, #111	; 0x6f
 8005cba:	bf0c      	ite	eq
 8005cbc:	2308      	moveq	r3, #8
 8005cbe:	230a      	movne	r3, #10
 8005cc0:	2100      	movs	r1, #0
 8005cc2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005cc6:	6865      	ldr	r5, [r4, #4]
 8005cc8:	60a5      	str	r5, [r4, #8]
 8005cca:	2d00      	cmp	r5, #0
 8005ccc:	bfa2      	ittt	ge
 8005cce:	6821      	ldrge	r1, [r4, #0]
 8005cd0:	f021 0104 	bicge.w	r1, r1, #4
 8005cd4:	6021      	strge	r1, [r4, #0]
 8005cd6:	b90e      	cbnz	r6, 8005cdc <_printf_i+0x118>
 8005cd8:	2d00      	cmp	r5, #0
 8005cda:	d04d      	beq.n	8005d78 <_printf_i+0x1b4>
 8005cdc:	4615      	mov	r5, r2
 8005cde:	fbb6 f1f3 	udiv	r1, r6, r3
 8005ce2:	fb03 6711 	mls	r7, r3, r1, r6
 8005ce6:	5dc7      	ldrb	r7, [r0, r7]
 8005ce8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005cec:	4637      	mov	r7, r6
 8005cee:	42bb      	cmp	r3, r7
 8005cf0:	460e      	mov	r6, r1
 8005cf2:	d9f4      	bls.n	8005cde <_printf_i+0x11a>
 8005cf4:	2b08      	cmp	r3, #8
 8005cf6:	d10b      	bne.n	8005d10 <_printf_i+0x14c>
 8005cf8:	6823      	ldr	r3, [r4, #0]
 8005cfa:	07de      	lsls	r6, r3, #31
 8005cfc:	d508      	bpl.n	8005d10 <_printf_i+0x14c>
 8005cfe:	6923      	ldr	r3, [r4, #16]
 8005d00:	6861      	ldr	r1, [r4, #4]
 8005d02:	4299      	cmp	r1, r3
 8005d04:	bfde      	ittt	le
 8005d06:	2330      	movle	r3, #48	; 0x30
 8005d08:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005d0c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005d10:	1b52      	subs	r2, r2, r5
 8005d12:	6122      	str	r2, [r4, #16]
 8005d14:	f8cd a000 	str.w	sl, [sp]
 8005d18:	464b      	mov	r3, r9
 8005d1a:	aa03      	add	r2, sp, #12
 8005d1c:	4621      	mov	r1, r4
 8005d1e:	4640      	mov	r0, r8
 8005d20:	f7ff fee2 	bl	8005ae8 <_printf_common>
 8005d24:	3001      	adds	r0, #1
 8005d26:	d14c      	bne.n	8005dc2 <_printf_i+0x1fe>
 8005d28:	f04f 30ff 	mov.w	r0, #4294967295
 8005d2c:	b004      	add	sp, #16
 8005d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d32:	4835      	ldr	r0, [pc, #212]	; (8005e08 <_printf_i+0x244>)
 8005d34:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005d38:	6829      	ldr	r1, [r5, #0]
 8005d3a:	6823      	ldr	r3, [r4, #0]
 8005d3c:	f851 6b04 	ldr.w	r6, [r1], #4
 8005d40:	6029      	str	r1, [r5, #0]
 8005d42:	061d      	lsls	r5, r3, #24
 8005d44:	d514      	bpl.n	8005d70 <_printf_i+0x1ac>
 8005d46:	07df      	lsls	r7, r3, #31
 8005d48:	bf44      	itt	mi
 8005d4a:	f043 0320 	orrmi.w	r3, r3, #32
 8005d4e:	6023      	strmi	r3, [r4, #0]
 8005d50:	b91e      	cbnz	r6, 8005d5a <_printf_i+0x196>
 8005d52:	6823      	ldr	r3, [r4, #0]
 8005d54:	f023 0320 	bic.w	r3, r3, #32
 8005d58:	6023      	str	r3, [r4, #0]
 8005d5a:	2310      	movs	r3, #16
 8005d5c:	e7b0      	b.n	8005cc0 <_printf_i+0xfc>
 8005d5e:	6823      	ldr	r3, [r4, #0]
 8005d60:	f043 0320 	orr.w	r3, r3, #32
 8005d64:	6023      	str	r3, [r4, #0]
 8005d66:	2378      	movs	r3, #120	; 0x78
 8005d68:	4828      	ldr	r0, [pc, #160]	; (8005e0c <_printf_i+0x248>)
 8005d6a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005d6e:	e7e3      	b.n	8005d38 <_printf_i+0x174>
 8005d70:	0659      	lsls	r1, r3, #25
 8005d72:	bf48      	it	mi
 8005d74:	b2b6      	uxthmi	r6, r6
 8005d76:	e7e6      	b.n	8005d46 <_printf_i+0x182>
 8005d78:	4615      	mov	r5, r2
 8005d7a:	e7bb      	b.n	8005cf4 <_printf_i+0x130>
 8005d7c:	682b      	ldr	r3, [r5, #0]
 8005d7e:	6826      	ldr	r6, [r4, #0]
 8005d80:	6961      	ldr	r1, [r4, #20]
 8005d82:	1d18      	adds	r0, r3, #4
 8005d84:	6028      	str	r0, [r5, #0]
 8005d86:	0635      	lsls	r5, r6, #24
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	d501      	bpl.n	8005d90 <_printf_i+0x1cc>
 8005d8c:	6019      	str	r1, [r3, #0]
 8005d8e:	e002      	b.n	8005d96 <_printf_i+0x1d2>
 8005d90:	0670      	lsls	r0, r6, #25
 8005d92:	d5fb      	bpl.n	8005d8c <_printf_i+0x1c8>
 8005d94:	8019      	strh	r1, [r3, #0]
 8005d96:	2300      	movs	r3, #0
 8005d98:	6123      	str	r3, [r4, #16]
 8005d9a:	4615      	mov	r5, r2
 8005d9c:	e7ba      	b.n	8005d14 <_printf_i+0x150>
 8005d9e:	682b      	ldr	r3, [r5, #0]
 8005da0:	1d1a      	adds	r2, r3, #4
 8005da2:	602a      	str	r2, [r5, #0]
 8005da4:	681d      	ldr	r5, [r3, #0]
 8005da6:	6862      	ldr	r2, [r4, #4]
 8005da8:	2100      	movs	r1, #0
 8005daa:	4628      	mov	r0, r5
 8005dac:	f7fa fa10 	bl	80001d0 <memchr>
 8005db0:	b108      	cbz	r0, 8005db6 <_printf_i+0x1f2>
 8005db2:	1b40      	subs	r0, r0, r5
 8005db4:	6060      	str	r0, [r4, #4]
 8005db6:	6863      	ldr	r3, [r4, #4]
 8005db8:	6123      	str	r3, [r4, #16]
 8005dba:	2300      	movs	r3, #0
 8005dbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dc0:	e7a8      	b.n	8005d14 <_printf_i+0x150>
 8005dc2:	6923      	ldr	r3, [r4, #16]
 8005dc4:	462a      	mov	r2, r5
 8005dc6:	4649      	mov	r1, r9
 8005dc8:	4640      	mov	r0, r8
 8005dca:	47d0      	blx	sl
 8005dcc:	3001      	adds	r0, #1
 8005dce:	d0ab      	beq.n	8005d28 <_printf_i+0x164>
 8005dd0:	6823      	ldr	r3, [r4, #0]
 8005dd2:	079b      	lsls	r3, r3, #30
 8005dd4:	d413      	bmi.n	8005dfe <_printf_i+0x23a>
 8005dd6:	68e0      	ldr	r0, [r4, #12]
 8005dd8:	9b03      	ldr	r3, [sp, #12]
 8005dda:	4298      	cmp	r0, r3
 8005ddc:	bfb8      	it	lt
 8005dde:	4618      	movlt	r0, r3
 8005de0:	e7a4      	b.n	8005d2c <_printf_i+0x168>
 8005de2:	2301      	movs	r3, #1
 8005de4:	4632      	mov	r2, r6
 8005de6:	4649      	mov	r1, r9
 8005de8:	4640      	mov	r0, r8
 8005dea:	47d0      	blx	sl
 8005dec:	3001      	adds	r0, #1
 8005dee:	d09b      	beq.n	8005d28 <_printf_i+0x164>
 8005df0:	3501      	adds	r5, #1
 8005df2:	68e3      	ldr	r3, [r4, #12]
 8005df4:	9903      	ldr	r1, [sp, #12]
 8005df6:	1a5b      	subs	r3, r3, r1
 8005df8:	42ab      	cmp	r3, r5
 8005dfa:	dcf2      	bgt.n	8005de2 <_printf_i+0x21e>
 8005dfc:	e7eb      	b.n	8005dd6 <_printf_i+0x212>
 8005dfe:	2500      	movs	r5, #0
 8005e00:	f104 0619 	add.w	r6, r4, #25
 8005e04:	e7f5      	b.n	8005df2 <_printf_i+0x22e>
 8005e06:	bf00      	nop
 8005e08:	08006299 	.word	0x08006299
 8005e0c:	080062aa 	.word	0x080062aa

08005e10 <memcpy>:
 8005e10:	440a      	add	r2, r1
 8005e12:	4291      	cmp	r1, r2
 8005e14:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e18:	d100      	bne.n	8005e1c <memcpy+0xc>
 8005e1a:	4770      	bx	lr
 8005e1c:	b510      	push	{r4, lr}
 8005e1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e26:	4291      	cmp	r1, r2
 8005e28:	d1f9      	bne.n	8005e1e <memcpy+0xe>
 8005e2a:	bd10      	pop	{r4, pc}

08005e2c <memmove>:
 8005e2c:	4288      	cmp	r0, r1
 8005e2e:	b510      	push	{r4, lr}
 8005e30:	eb01 0402 	add.w	r4, r1, r2
 8005e34:	d902      	bls.n	8005e3c <memmove+0x10>
 8005e36:	4284      	cmp	r4, r0
 8005e38:	4623      	mov	r3, r4
 8005e3a:	d807      	bhi.n	8005e4c <memmove+0x20>
 8005e3c:	1e43      	subs	r3, r0, #1
 8005e3e:	42a1      	cmp	r1, r4
 8005e40:	d008      	beq.n	8005e54 <memmove+0x28>
 8005e42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005e46:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005e4a:	e7f8      	b.n	8005e3e <memmove+0x12>
 8005e4c:	4402      	add	r2, r0
 8005e4e:	4601      	mov	r1, r0
 8005e50:	428a      	cmp	r2, r1
 8005e52:	d100      	bne.n	8005e56 <memmove+0x2a>
 8005e54:	bd10      	pop	{r4, pc}
 8005e56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005e5e:	e7f7      	b.n	8005e50 <memmove+0x24>

08005e60 <_free_r>:
 8005e60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005e62:	2900      	cmp	r1, #0
 8005e64:	d044      	beq.n	8005ef0 <_free_r+0x90>
 8005e66:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e6a:	9001      	str	r0, [sp, #4]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	f1a1 0404 	sub.w	r4, r1, #4
 8005e72:	bfb8      	it	lt
 8005e74:	18e4      	addlt	r4, r4, r3
 8005e76:	f000 f913 	bl	80060a0 <__malloc_lock>
 8005e7a:	4a1e      	ldr	r2, [pc, #120]	; (8005ef4 <_free_r+0x94>)
 8005e7c:	9801      	ldr	r0, [sp, #4]
 8005e7e:	6813      	ldr	r3, [r2, #0]
 8005e80:	b933      	cbnz	r3, 8005e90 <_free_r+0x30>
 8005e82:	6063      	str	r3, [r4, #4]
 8005e84:	6014      	str	r4, [r2, #0]
 8005e86:	b003      	add	sp, #12
 8005e88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005e8c:	f000 b90e 	b.w	80060ac <__malloc_unlock>
 8005e90:	42a3      	cmp	r3, r4
 8005e92:	d908      	bls.n	8005ea6 <_free_r+0x46>
 8005e94:	6825      	ldr	r5, [r4, #0]
 8005e96:	1961      	adds	r1, r4, r5
 8005e98:	428b      	cmp	r3, r1
 8005e9a:	bf01      	itttt	eq
 8005e9c:	6819      	ldreq	r1, [r3, #0]
 8005e9e:	685b      	ldreq	r3, [r3, #4]
 8005ea0:	1949      	addeq	r1, r1, r5
 8005ea2:	6021      	streq	r1, [r4, #0]
 8005ea4:	e7ed      	b.n	8005e82 <_free_r+0x22>
 8005ea6:	461a      	mov	r2, r3
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	b10b      	cbz	r3, 8005eb0 <_free_r+0x50>
 8005eac:	42a3      	cmp	r3, r4
 8005eae:	d9fa      	bls.n	8005ea6 <_free_r+0x46>
 8005eb0:	6811      	ldr	r1, [r2, #0]
 8005eb2:	1855      	adds	r5, r2, r1
 8005eb4:	42a5      	cmp	r5, r4
 8005eb6:	d10b      	bne.n	8005ed0 <_free_r+0x70>
 8005eb8:	6824      	ldr	r4, [r4, #0]
 8005eba:	4421      	add	r1, r4
 8005ebc:	1854      	adds	r4, r2, r1
 8005ebe:	42a3      	cmp	r3, r4
 8005ec0:	6011      	str	r1, [r2, #0]
 8005ec2:	d1e0      	bne.n	8005e86 <_free_r+0x26>
 8005ec4:	681c      	ldr	r4, [r3, #0]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	6053      	str	r3, [r2, #4]
 8005eca:	4421      	add	r1, r4
 8005ecc:	6011      	str	r1, [r2, #0]
 8005ece:	e7da      	b.n	8005e86 <_free_r+0x26>
 8005ed0:	d902      	bls.n	8005ed8 <_free_r+0x78>
 8005ed2:	230c      	movs	r3, #12
 8005ed4:	6003      	str	r3, [r0, #0]
 8005ed6:	e7d6      	b.n	8005e86 <_free_r+0x26>
 8005ed8:	6825      	ldr	r5, [r4, #0]
 8005eda:	1961      	adds	r1, r4, r5
 8005edc:	428b      	cmp	r3, r1
 8005ede:	bf04      	itt	eq
 8005ee0:	6819      	ldreq	r1, [r3, #0]
 8005ee2:	685b      	ldreq	r3, [r3, #4]
 8005ee4:	6063      	str	r3, [r4, #4]
 8005ee6:	bf04      	itt	eq
 8005ee8:	1949      	addeq	r1, r1, r5
 8005eea:	6021      	streq	r1, [r4, #0]
 8005eec:	6054      	str	r4, [r2, #4]
 8005eee:	e7ca      	b.n	8005e86 <_free_r+0x26>
 8005ef0:	b003      	add	sp, #12
 8005ef2:	bd30      	pop	{r4, r5, pc}
 8005ef4:	200002c4 	.word	0x200002c4

08005ef8 <sbrk_aligned>:
 8005ef8:	b570      	push	{r4, r5, r6, lr}
 8005efa:	4e0e      	ldr	r6, [pc, #56]	; (8005f34 <sbrk_aligned+0x3c>)
 8005efc:	460c      	mov	r4, r1
 8005efe:	6831      	ldr	r1, [r6, #0]
 8005f00:	4605      	mov	r5, r0
 8005f02:	b911      	cbnz	r1, 8005f0a <sbrk_aligned+0x12>
 8005f04:	f000 f8bc 	bl	8006080 <_sbrk_r>
 8005f08:	6030      	str	r0, [r6, #0]
 8005f0a:	4621      	mov	r1, r4
 8005f0c:	4628      	mov	r0, r5
 8005f0e:	f000 f8b7 	bl	8006080 <_sbrk_r>
 8005f12:	1c43      	adds	r3, r0, #1
 8005f14:	d00a      	beq.n	8005f2c <sbrk_aligned+0x34>
 8005f16:	1cc4      	adds	r4, r0, #3
 8005f18:	f024 0403 	bic.w	r4, r4, #3
 8005f1c:	42a0      	cmp	r0, r4
 8005f1e:	d007      	beq.n	8005f30 <sbrk_aligned+0x38>
 8005f20:	1a21      	subs	r1, r4, r0
 8005f22:	4628      	mov	r0, r5
 8005f24:	f000 f8ac 	bl	8006080 <_sbrk_r>
 8005f28:	3001      	adds	r0, #1
 8005f2a:	d101      	bne.n	8005f30 <sbrk_aligned+0x38>
 8005f2c:	f04f 34ff 	mov.w	r4, #4294967295
 8005f30:	4620      	mov	r0, r4
 8005f32:	bd70      	pop	{r4, r5, r6, pc}
 8005f34:	200002c8 	.word	0x200002c8

08005f38 <_malloc_r>:
 8005f38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f3c:	1ccd      	adds	r5, r1, #3
 8005f3e:	f025 0503 	bic.w	r5, r5, #3
 8005f42:	3508      	adds	r5, #8
 8005f44:	2d0c      	cmp	r5, #12
 8005f46:	bf38      	it	cc
 8005f48:	250c      	movcc	r5, #12
 8005f4a:	2d00      	cmp	r5, #0
 8005f4c:	4607      	mov	r7, r0
 8005f4e:	db01      	blt.n	8005f54 <_malloc_r+0x1c>
 8005f50:	42a9      	cmp	r1, r5
 8005f52:	d905      	bls.n	8005f60 <_malloc_r+0x28>
 8005f54:	230c      	movs	r3, #12
 8005f56:	603b      	str	r3, [r7, #0]
 8005f58:	2600      	movs	r6, #0
 8005f5a:	4630      	mov	r0, r6
 8005f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f60:	4e2e      	ldr	r6, [pc, #184]	; (800601c <_malloc_r+0xe4>)
 8005f62:	f000 f89d 	bl	80060a0 <__malloc_lock>
 8005f66:	6833      	ldr	r3, [r6, #0]
 8005f68:	461c      	mov	r4, r3
 8005f6a:	bb34      	cbnz	r4, 8005fba <_malloc_r+0x82>
 8005f6c:	4629      	mov	r1, r5
 8005f6e:	4638      	mov	r0, r7
 8005f70:	f7ff ffc2 	bl	8005ef8 <sbrk_aligned>
 8005f74:	1c43      	adds	r3, r0, #1
 8005f76:	4604      	mov	r4, r0
 8005f78:	d14d      	bne.n	8006016 <_malloc_r+0xde>
 8005f7a:	6834      	ldr	r4, [r6, #0]
 8005f7c:	4626      	mov	r6, r4
 8005f7e:	2e00      	cmp	r6, #0
 8005f80:	d140      	bne.n	8006004 <_malloc_r+0xcc>
 8005f82:	6823      	ldr	r3, [r4, #0]
 8005f84:	4631      	mov	r1, r6
 8005f86:	4638      	mov	r0, r7
 8005f88:	eb04 0803 	add.w	r8, r4, r3
 8005f8c:	f000 f878 	bl	8006080 <_sbrk_r>
 8005f90:	4580      	cmp	r8, r0
 8005f92:	d13a      	bne.n	800600a <_malloc_r+0xd2>
 8005f94:	6821      	ldr	r1, [r4, #0]
 8005f96:	3503      	adds	r5, #3
 8005f98:	1a6d      	subs	r5, r5, r1
 8005f9a:	f025 0503 	bic.w	r5, r5, #3
 8005f9e:	3508      	adds	r5, #8
 8005fa0:	2d0c      	cmp	r5, #12
 8005fa2:	bf38      	it	cc
 8005fa4:	250c      	movcc	r5, #12
 8005fa6:	4629      	mov	r1, r5
 8005fa8:	4638      	mov	r0, r7
 8005faa:	f7ff ffa5 	bl	8005ef8 <sbrk_aligned>
 8005fae:	3001      	adds	r0, #1
 8005fb0:	d02b      	beq.n	800600a <_malloc_r+0xd2>
 8005fb2:	6823      	ldr	r3, [r4, #0]
 8005fb4:	442b      	add	r3, r5
 8005fb6:	6023      	str	r3, [r4, #0]
 8005fb8:	e00e      	b.n	8005fd8 <_malloc_r+0xa0>
 8005fba:	6822      	ldr	r2, [r4, #0]
 8005fbc:	1b52      	subs	r2, r2, r5
 8005fbe:	d41e      	bmi.n	8005ffe <_malloc_r+0xc6>
 8005fc0:	2a0b      	cmp	r2, #11
 8005fc2:	d916      	bls.n	8005ff2 <_malloc_r+0xba>
 8005fc4:	1961      	adds	r1, r4, r5
 8005fc6:	42a3      	cmp	r3, r4
 8005fc8:	6025      	str	r5, [r4, #0]
 8005fca:	bf18      	it	ne
 8005fcc:	6059      	strne	r1, [r3, #4]
 8005fce:	6863      	ldr	r3, [r4, #4]
 8005fd0:	bf08      	it	eq
 8005fd2:	6031      	streq	r1, [r6, #0]
 8005fd4:	5162      	str	r2, [r4, r5]
 8005fd6:	604b      	str	r3, [r1, #4]
 8005fd8:	4638      	mov	r0, r7
 8005fda:	f104 060b 	add.w	r6, r4, #11
 8005fde:	f000 f865 	bl	80060ac <__malloc_unlock>
 8005fe2:	f026 0607 	bic.w	r6, r6, #7
 8005fe6:	1d23      	adds	r3, r4, #4
 8005fe8:	1af2      	subs	r2, r6, r3
 8005fea:	d0b6      	beq.n	8005f5a <_malloc_r+0x22>
 8005fec:	1b9b      	subs	r3, r3, r6
 8005fee:	50a3      	str	r3, [r4, r2]
 8005ff0:	e7b3      	b.n	8005f5a <_malloc_r+0x22>
 8005ff2:	6862      	ldr	r2, [r4, #4]
 8005ff4:	42a3      	cmp	r3, r4
 8005ff6:	bf0c      	ite	eq
 8005ff8:	6032      	streq	r2, [r6, #0]
 8005ffa:	605a      	strne	r2, [r3, #4]
 8005ffc:	e7ec      	b.n	8005fd8 <_malloc_r+0xa0>
 8005ffe:	4623      	mov	r3, r4
 8006000:	6864      	ldr	r4, [r4, #4]
 8006002:	e7b2      	b.n	8005f6a <_malloc_r+0x32>
 8006004:	4634      	mov	r4, r6
 8006006:	6876      	ldr	r6, [r6, #4]
 8006008:	e7b9      	b.n	8005f7e <_malloc_r+0x46>
 800600a:	230c      	movs	r3, #12
 800600c:	603b      	str	r3, [r7, #0]
 800600e:	4638      	mov	r0, r7
 8006010:	f000 f84c 	bl	80060ac <__malloc_unlock>
 8006014:	e7a1      	b.n	8005f5a <_malloc_r+0x22>
 8006016:	6025      	str	r5, [r4, #0]
 8006018:	e7de      	b.n	8005fd8 <_malloc_r+0xa0>
 800601a:	bf00      	nop
 800601c:	200002c4 	.word	0x200002c4

08006020 <_realloc_r>:
 8006020:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006024:	4680      	mov	r8, r0
 8006026:	4614      	mov	r4, r2
 8006028:	460e      	mov	r6, r1
 800602a:	b921      	cbnz	r1, 8006036 <_realloc_r+0x16>
 800602c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006030:	4611      	mov	r1, r2
 8006032:	f7ff bf81 	b.w	8005f38 <_malloc_r>
 8006036:	b92a      	cbnz	r2, 8006044 <_realloc_r+0x24>
 8006038:	f7ff ff12 	bl	8005e60 <_free_r>
 800603c:	4625      	mov	r5, r4
 800603e:	4628      	mov	r0, r5
 8006040:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006044:	f000 f838 	bl	80060b8 <_malloc_usable_size_r>
 8006048:	4284      	cmp	r4, r0
 800604a:	4607      	mov	r7, r0
 800604c:	d802      	bhi.n	8006054 <_realloc_r+0x34>
 800604e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006052:	d812      	bhi.n	800607a <_realloc_r+0x5a>
 8006054:	4621      	mov	r1, r4
 8006056:	4640      	mov	r0, r8
 8006058:	f7ff ff6e 	bl	8005f38 <_malloc_r>
 800605c:	4605      	mov	r5, r0
 800605e:	2800      	cmp	r0, #0
 8006060:	d0ed      	beq.n	800603e <_realloc_r+0x1e>
 8006062:	42bc      	cmp	r4, r7
 8006064:	4622      	mov	r2, r4
 8006066:	4631      	mov	r1, r6
 8006068:	bf28      	it	cs
 800606a:	463a      	movcs	r2, r7
 800606c:	f7ff fed0 	bl	8005e10 <memcpy>
 8006070:	4631      	mov	r1, r6
 8006072:	4640      	mov	r0, r8
 8006074:	f7ff fef4 	bl	8005e60 <_free_r>
 8006078:	e7e1      	b.n	800603e <_realloc_r+0x1e>
 800607a:	4635      	mov	r5, r6
 800607c:	e7df      	b.n	800603e <_realloc_r+0x1e>
	...

08006080 <_sbrk_r>:
 8006080:	b538      	push	{r3, r4, r5, lr}
 8006082:	4d06      	ldr	r5, [pc, #24]	; (800609c <_sbrk_r+0x1c>)
 8006084:	2300      	movs	r3, #0
 8006086:	4604      	mov	r4, r0
 8006088:	4608      	mov	r0, r1
 800608a:	602b      	str	r3, [r5, #0]
 800608c:	f7fd f954 	bl	8003338 <_sbrk>
 8006090:	1c43      	adds	r3, r0, #1
 8006092:	d102      	bne.n	800609a <_sbrk_r+0x1a>
 8006094:	682b      	ldr	r3, [r5, #0]
 8006096:	b103      	cbz	r3, 800609a <_sbrk_r+0x1a>
 8006098:	6023      	str	r3, [r4, #0]
 800609a:	bd38      	pop	{r3, r4, r5, pc}
 800609c:	200002cc 	.word	0x200002cc

080060a0 <__malloc_lock>:
 80060a0:	4801      	ldr	r0, [pc, #4]	; (80060a8 <__malloc_lock+0x8>)
 80060a2:	f000 b811 	b.w	80060c8 <__retarget_lock_acquire_recursive>
 80060a6:	bf00      	nop
 80060a8:	200002d0 	.word	0x200002d0

080060ac <__malloc_unlock>:
 80060ac:	4801      	ldr	r0, [pc, #4]	; (80060b4 <__malloc_unlock+0x8>)
 80060ae:	f000 b80c 	b.w	80060ca <__retarget_lock_release_recursive>
 80060b2:	bf00      	nop
 80060b4:	200002d0 	.word	0x200002d0

080060b8 <_malloc_usable_size_r>:
 80060b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060bc:	1f18      	subs	r0, r3, #4
 80060be:	2b00      	cmp	r3, #0
 80060c0:	bfbc      	itt	lt
 80060c2:	580b      	ldrlt	r3, [r1, r0]
 80060c4:	18c0      	addlt	r0, r0, r3
 80060c6:	4770      	bx	lr

080060c8 <__retarget_lock_acquire_recursive>:
 80060c8:	4770      	bx	lr

080060ca <__retarget_lock_release_recursive>:
 80060ca:	4770      	bx	lr

080060cc <_init>:
 80060cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060ce:	bf00      	nop
 80060d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060d2:	bc08      	pop	{r3}
 80060d4:	469e      	mov	lr, r3
 80060d6:	4770      	bx	lr

080060d8 <_fini>:
 80060d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060da:	bf00      	nop
 80060dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060de:	bc08      	pop	{r3}
 80060e0:	469e      	mov	lr, r3
 80060e2:	4770      	bx	lr
