###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        81485   # Number of WRITE/WRITEP commands
num_reads_done                 =       393465   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       322617   # Number of read row buffer hits
num_read_cmds                  =       393465   # Number of READ/READP commands
num_writes_done                =        81492   # Number of read requests issued
num_write_row_hits             =        63823   # Number of write row buffer hits
num_act_cmds                   =        88732   # Number of ACT commands
num_pre_cmds                   =        88703   # Number of PRE commands
num_ondemand_pres              =        66527   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9266570   # Cyles of rank active rank.0
rank_active_cycles.1           =      8973102   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       733430   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1026898   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       436820   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3059   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1460   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2708   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2274   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          531   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          612   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1085   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2300   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1966   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22143   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =          276   # Write cmd latency (cycles)
write_latency[40-59]           =          551   # Write cmd latency (cycles)
write_latency[60-79]           =         1222   # Write cmd latency (cycles)
write_latency[80-99]           =         2275   # Write cmd latency (cycles)
write_latency[100-119]         =         3172   # Write cmd latency (cycles)
write_latency[120-139]         =         4122   # Write cmd latency (cycles)
write_latency[140-159]         =         5007   # Write cmd latency (cycles)
write_latency[160-179]         =         5335   # Write cmd latency (cycles)
write_latency[180-199]         =         4954   # Write cmd latency (cycles)
write_latency[200-]            =        54565   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       197029   # Read request latency (cycles)
read_latency[40-59]            =        61684   # Read request latency (cycles)
read_latency[60-79]            =        51108   # Read request latency (cycles)
read_latency[80-99]            =        15517   # Read request latency (cycles)
read_latency[100-119]          =        11111   # Read request latency (cycles)
read_latency[120-139]          =         9604   # Read request latency (cycles)
read_latency[140-159]          =         4983   # Read request latency (cycles)
read_latency[160-179]          =         4020   # Read request latency (cycles)
read_latency[180-199]          =         3151   # Read request latency (cycles)
read_latency[200-]             =        35258   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.06773e+08   # Write energy
read_energy                    =  1.58645e+09   # Read energy
act_energy                     =  2.42771e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.52046e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.92911e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78234e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.59922e+09   # Active standby energy rank.1
average_read_latency           =      84.5172   # Average read request latency (cycles)
average_interarrival           =      21.0543   # Average request interarrival latency (cycles)
total_energy                   =  1.51672e+10   # Total energy (pJ)
average_power                  =      1516.72   # Average power (mW)
average_bandwidth              =      4.05297   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        87060   # Number of WRITE/WRITEP commands
num_reads_done                 =       401048   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       318373   # Number of read row buffer hits
num_read_cmds                  =       401048   # Number of READ/READP commands
num_writes_done                =        87069   # Number of read requests issued
num_write_row_hits             =        66117   # Number of write row buffer hits
num_act_cmds                   =       103952   # Number of ACT commands
num_pre_cmds                   =       103922   # Number of PRE commands
num_ondemand_pres              =        82955   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9107525   # Cyles of rank active rank.0
rank_active_cycles.1           =      9099168   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       892475   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       900832   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       450438   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2715   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1348   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2759   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2268   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          523   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          618   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1089   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2290   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2023   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22047   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =          204   # Write cmd latency (cycles)
write_latency[40-59]           =          405   # Write cmd latency (cycles)
write_latency[60-79]           =          854   # Write cmd latency (cycles)
write_latency[80-99]           =         1835   # Write cmd latency (cycles)
write_latency[100-119]         =         2702   # Write cmd latency (cycles)
write_latency[120-139]         =         4022   # Write cmd latency (cycles)
write_latency[140-159]         =         4756   # Write cmd latency (cycles)
write_latency[160-179]         =         5098   # Write cmd latency (cycles)
write_latency[180-199]         =         5137   # Write cmd latency (cycles)
write_latency[200-]            =        62039   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       192884   # Read request latency (cycles)
read_latency[40-59]            =        59729   # Read request latency (cycles)
read_latency[60-79]            =        57303   # Read request latency (cycles)
read_latency[80-99]            =        17179   # Read request latency (cycles)
read_latency[100-119]          =        13155   # Read request latency (cycles)
read_latency[120-139]          =        10931   # Read request latency (cycles)
read_latency[140-159]          =         5393   # Read request latency (cycles)
read_latency[160-179]          =         4318   # Read request latency (cycles)
read_latency[180-199]          =         3562   # Read request latency (cycles)
read_latency[200-]             =        36594   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.34604e+08   # Write energy
read_energy                    =  1.61703e+09   # Read energy
act_energy                     =  2.84413e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.28388e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.32399e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.6831e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67788e+09   # Active standby energy rank.1
average_read_latency           =      86.9139   # Average read request latency (cycles)
average_interarrival           =      20.4867   # Average request interarrival latency (cycles)
total_energy                   =  1.52625e+10   # Total energy (pJ)
average_power                  =      1526.25   # Average power (mW)
average_bandwidth              =      4.16527   # Average bandwidth
