transistors->block diagram->

truth table->SoP and PoS->boolean expression

## circuits
combinational logic(CL): ALUs

Squential Logic(SL): registers

## Data Multiplexor

select channel according to value of MUX

## register

save values

- data input
- data output
- clock input
- reset
- write enable

## clocks

rising edge and falling edge

- setup time
- hold time
- clock-to-Q delay

### how to deal with waveform diagrams
1. CLK on top, then input, then output
2. state element update on CLK
3. combinational element update at any time when input changes


## critical path

maxium time need from register to register

we can use pipelining(insert register in critical path) to get shorter critical path

## Finite state machine

we got 
- states
  - initial states
- transition function