CAPI=2:

name: open-fpga.com:ip:efpga_fabric
description: eFPGA Fabric Implementation autogenerated by OpenFPGA

filesets:
  files_rtl:
    files:
    - /fpga_top.v
    - /fpga_defines.v
    - /fabric_netlists.v
    - /lb/grid_clb.v
    - /lb/grid_io_bottom.v
    - /lb/grid_io_left.v
    - /lb/grid_io_right.v
    - /lb/grid_io_top.v
    - /lb/grid_memory.v
    - /lb/grid_mult_36.v
    - /lb/logical_tile_clb_mode_clb_.v
    - /lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__adder.v
    - /lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v
    - /lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6.v
    - /lb/logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v
    - /lb/logical_tile_clb_mode_default__fle_mode_physical__fabric.v
    - /lb/logical_tile_clb_mode_default__fle.v
    - /lb/logical_tile_io_mode_io_.v
    - /lb/logical_tile_io_mode_physical__iopad.v
    - /lb/logical_tile_memory_mode_mem_1024x8_dp__mem_1024x8_dp.v
    - /lb/logical_tile_memory_mode_memory_.v
    - /lb/logical_tile_mult_36_mode_mult_36_.v
    - /lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice_mode_default__mult_36x36.v
    - /lb/logical_tile_mult_36_mode_mult_36x36__mult_36x36_slice.v
    - /routing/cbx_1__0_.v
    - /routing/cbx_1__1_.v
    - /routing/cbx_1__24_.v
    - /routing/cbx_3__0_.v
    - /routing/cbx_3__6_.v
    - /routing/cby_0__1_.v
    - /routing/cby_1__1_.v
    - /routing/cby_2__1_.v
    - /routing/cby_3__1_.v
    - /routing/cby_3__2_.v
    - /routing/cby_26__1_.v
    - /routing/sb_0__0_.v
    - /routing/sb_0__1_.v
    - /routing/sb_0__24_.v
    - /routing/sb_1__0_.v
    - /routing/sb_1__1_.v
    - /routing/sb_1__24_.v
    - /routing/sb_2__0_.v
    - /routing/sb_2__1_.v
    - /routing/sb_2__2_.v
    - /routing/sb_2__6_.v
    - /routing/sb_3__0_.v
    - /routing/sb_3__1_.v
    - /routing/sb_3__2_.v
    - /routing/sb_3__6_.v
    - /routing/sb_3__24_.v
    - /routing/sb_26__0_.v
    - /routing/sb_26__1_.v
    - /routing/sb_26__24_.v
    - /sub_module/arch_encoder.v
    - /sub_module/inv_buf_passgate.v
    - /sub_module/local_encoder.v
    - /sub_module/luts.v
    - /sub_module/memories.v
    - /sub_module/mux_primitives.v
    - /sub_module/muxes.v
    - /sub_module/shift_register_banks.v
    - /sub_module/user_defined_templates.v
    - /sub_module/wires.v
    file_type: systemVerilogSource

targets:
  default:
    filesets:
    - files_rtl