Warning: Use -per_clock_root option along with -type latency option to split the reporting of a clock to per clock root, so that the clock trees associated with different root pins are reported separately
 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
****************************************
Report : clock qor
        -type latency
        -show_paths
Design : MEMCTRL
Version: U-2022.12-SP1
Date   : Wed Nov 27 03:43:14 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

==============================================
==== Latency Reporting for Corner ff_125c ====
==============================================

=================================================== Summary Table for Corner ff_125c ===================================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_125c
CLOCK                                   M,D        28      0.30      0.02      0.50      0.17      0.15      0.17      0.01        --
 CLOCKB                                   G         2      0.30      0.00      0.50      0.00      0.00      0.00      0.00        --
CLOCKCE                                   *         4      0.30      0.00      0.50      0.14      0.14      0.14      0.00        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         32      0.30      0.02      0.50      0.17      0.00        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
========================================== Details Table for Corner ff_125c ==========================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_125c
CLOCK
                                   L   UFSM/MEM_CSB_reg[1]/CLK            0.17 r      0.17 r        --          --
                                   L   UFSM/MEM_OEB_reg[1]/CLK            0.17 r      0.17 r        --          --
                                   L   UFSM/MEM_CSB_reg[0]/CLK            0.17 r      0.17 r        --          --
                                   L   UFSM/MEM_OEB_reg[2]/CLK            0.17 r      0.17 r        --          --
                                   L   UFSM/MEM_OEB_reg[0]/CLK            0.17 r      0.17 r        --          --
                                   S   UFSM/MEM_IDATA_reg[2]/CLK          0.15 r      0.15 r        --          --
                                   S   UFSM/MEM_IDATA_reg[7]/CLK          0.15 r      0.15 r        --          --
                                   S   UFSM/MEM_IDATA_reg[5]/CLK          0.15 r      0.15 r        --          --
                                   S   UFSM/MEM_ADDR_reg[7]/CLK           0.15 r      0.15 r        --          --
                                   S   UFSM/MEM_ADDR_reg[1]/CLK           0.15 r      0.15 r        --          --
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   L   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
                                   S   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   S   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
CLOCKCE
                                   L   USRAM/genblk1[1].UMEM/CE           0.14 r      0.14 r        --          --
                                   L   USRAM/genblk1[3].UMEM/CE           0.14 r      0.14 r        --          --
                                   L   USRAM/genblk1[0].UMEM/CE           0.14 r      0.14 r        --          --
                                   L   USRAM/genblk1[2].UMEM/CE           0.14 r      0.14 r        --          --
                                   S   USRAM/genblk1[0].UMEM/CE           0.14 r      0.14 r        --          --
                                   S   USRAM/genblk1[2].UMEM/CE           0.14 r      0.14 r        --          --
                                   S   USRAM/genblk1[1].UMEM/CE           0.14 r      0.14 r        --          --
                                   S   USRAM/genblk1[3].UMEM/CE           0.14 r      0.14 r        --          --


=========================================
==== Path Reports for Corner ff_125c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[1]/CLK
Latency             : 0.17
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     33.18    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     33.18    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.31    0.02    0.02    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.91    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.51    0.04    0.03    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.17    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.41    0.02    0.01    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.40    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.43    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.72    0.02    0.01    0.14 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.02    0.00    0.15 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.73    0.02    0.01    0.16 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.02    0.00    0.16 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.82    0.01    0.01    0.17 r
  UFSM/MEM_CSB_reg[1]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.17 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.17


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[1]/CLK
Latency             : 0.17
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     33.18    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     33.18    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.31    0.02    0.02    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.91    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.51    0.04    0.03    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.17    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.41    0.02    0.01    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.40    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.43    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.72    0.02    0.01    0.14 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.02    0.00    0.15 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.73    0.02    0.01    0.16 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.02    0.00    0.16 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.82    0.01    0.01    0.17 r
  UFSM/MEM_OEB_reg[1]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.17 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.17


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[0]/CLK
Latency             : 0.17
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     33.18    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     33.18    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.31    0.02    0.02    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.91    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.51    0.04    0.03    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.17    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.41    0.02    0.01    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.40    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.43    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.72    0.02    0.01    0.14 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.02    0.00    0.15 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.73    0.02    0.01    0.16 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.02    0.00    0.16 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.82    0.01    0.01    0.17 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.17 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.17


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[2]/CLK
Latency             : 0.17
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     33.18    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     33.18    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.31    0.02    0.02    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.91    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.51    0.04    0.03    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.17    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.41    0.02    0.01    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.40    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.43    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.72    0.02    0.01    0.14 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.02    0.00    0.15 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.73    0.02    0.01    0.16 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.02    0.00    0.16 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.82    0.01    0.01    0.17 r
  UFSM/MEM_OEB_reg[2]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.17 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.17


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[0]/CLK
Latency             : 0.17
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     33.18    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     33.18    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.31    0.02    0.02    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.91    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.51    0.04    0.03    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.17    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.41    0.02    0.01    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.40    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.43    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.72    0.02    0.01    0.14 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.02    0.00    0.15 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.73    0.02    0.01    0.16 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.02    0.00    0.16 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.82    0.01    0.01    0.17 r
  UFSM/MEM_OEB_reg[0]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.17 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.17


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[2]/CLK
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     32.29    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     32.29    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.86    0.02    0.02    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.45    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.65    0.04    0.03    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.47    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.75    0.02    0.01    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.70    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.77    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.33    0.02    0.01    0.14 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                         0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[7]/CLK
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     32.29    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     32.29    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.86    0.02    0.02    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.45    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.65    0.04    0.03    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.47    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.75    0.02    0.01    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.70    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.77    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.33    0.02    0.01    0.14 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                         0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[5]/CLK
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     32.29    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     32.29    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.86    0.02    0.02    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.45    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.65    0.04    0.03    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.47    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.75    0.02    0.01    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.70    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.77    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.33    0.02    0.01    0.14 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                         0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[7]/CLK
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     32.29    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     32.29    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.86    0.02    0.02    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.45    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.65    0.04    0.03    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.47    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.75    0.02    0.01    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.70    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.77    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.33    0.02    0.01    0.14 r
  UFSM/MEM_ADDR_reg[7]/CLK (SDFFARX1_HVT)                          0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[1]/CLK
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     32.29    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     32.29    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.86    0.02    0.02    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.03 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.45    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.65    0.04    0.03    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.04    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.47    0.03    0.01    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.03    0.00    0.09 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.75    0.02    0.01    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.11 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.70    0.02    0.01    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.02    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.77    0.02    0.01    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.02    0.00    0.13 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.33    0.02    0.01    0.14 r
  UFSM/MEM_ADDR_reg[1]/CLK (SDFFARX1_HVT)                          0.02    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.03    0.01    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.03    0.01    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.72    0.01    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.72    0.01    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.85    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.05    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.69    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.72    0.03    0.01    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.41    0.02    0.01    0.09 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.09 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.56    0.01    0.01    0.10 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.10 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.68    0.01    0.01    0.11 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.11 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.38    0.01    0.01    0.12 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.12 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.43    0.01    0.01    0.13 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.13 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.14 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.85    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.05    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.69    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.72    0.03    0.01    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.41    0.02    0.01    0.09 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.09 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.56    0.01    0.01    0.10 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.10 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.68    0.01    0.01    0.11 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.11 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.38    0.01    0.01    0.12 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.12 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.43    0.01    0.01    0.13 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.13 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.14 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.85    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.05    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.69    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.72    0.03    0.01    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.41    0.02    0.01    0.09 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.09 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.56    0.01    0.01    0.10 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.10 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.68    0.01    0.01    0.11 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.11 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.38    0.01    0.01    0.12 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.12 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.43    0.01    0.01    0.13 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.13 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.14 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.85    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.05    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.69    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.72    0.03    0.01    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.41    0.02    0.01    0.09 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.09 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.56    0.01    0.01    0.10 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.10 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.68    0.01    0.01    0.11 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.11 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.38    0.01    0.01    0.12 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.12 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.43    0.01    0.01    0.13 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.13 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.14 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.74    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.59    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.83    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.02    0.03    0.01    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.75    0.02    0.01    0.09 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.09 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.86    0.01    0.01    0.10 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.10 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.83    0.01    0.01    0.11 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.11 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.69    0.01    0.01    0.12 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.12 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.46    0.01    0.01    0.13 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.13 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.14 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.74    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.59    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.83    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.02    0.03    0.01    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.75    0.02    0.01    0.09 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.09 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.86    0.01    0.01    0.10 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.10 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.83    0.01    0.01    0.11 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.11 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.69    0.01    0.01    0.12 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.12 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.46    0.01    0.01    0.13 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.13 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.14 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.74    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.59    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.83    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.02    0.03    0.01    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.75    0.02    0.01    0.09 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.09 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.86    0.01    0.01    0.10 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.10 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.83    0.01    0.01    0.11 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.11 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.69    0.01    0.01    0.12 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.12 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.46    0.01    0.01    0.13 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.13 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.14 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ff_125c
Scenario            : func.ff_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.14
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.74    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.59    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.83    0.04    0.03    0.06 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.06 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.02    0.03    0.01    0.08 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.03    0.00    0.08 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.75    0.02    0.01    0.09 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.02    0.00    0.09 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.86    0.01    0.01    0.10 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.10 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.83    0.01    0.01    0.11 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.11 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.69    0.01    0.01    0.12 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.12 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.46    0.01    0.01    0.13 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.13 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.14 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.14 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.14


==============================================
==== Latency Reporting for Corner ff_n40c ====
==============================================

=================================================== Summary Table for Corner ff_n40c ===================================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_n40c
CLOCK                                   M,D        28      0.30      0.02      0.50      0.15      0.13      0.15      0.01        --
 CLOCKB                                   G         2      0.30      0.00      0.50      0.00      0.00      0.00      0.00        --
CLOCKCE                                   *         4      0.30      0.00      0.50      0.13      0.13      0.13      0.00        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         32      0.30      0.02      0.50      0.15      0.00        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
========================================== Details Table for Corner ff_n40c ==========================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ff_n40c
CLOCK
                                   L   UFSM/MEM_OEB_reg[1]/CLK            0.15 r      0.15 r        --          --
                                   L   UFSM/MEM_CSB_reg[1]/CLK            0.15 r      0.15 r        --          --
                                   L   UFSM/MEM_CSB_reg[0]/CLK            0.15 r      0.15 r        --          --
                                   L   UFSM/MEM_OEB_reg[2]/CLK            0.15 r      0.15 r        --          --
                                   L   UFSM/MEM_OEB_reg[0]/CLK            0.15 r      0.15 r        --          --
                                   S   UFSM/MEM_IDATA_reg[2]/CLK          0.13 r      0.13 r        --          --
                                   S   UFSM/MEM_IDATA_reg[7]/CLK          0.13 r      0.13 r        --          --
                                   S   UFSM/MEM_IDATA_reg[5]/CLK          0.13 r      0.13 r        --          --
                                   S   UFSM/MEM_ADDR_reg[7]/CLK           0.13 r      0.13 r        --          --
                                   S   UFSM/MEM_ADDR_reg[1]/CLK           0.13 r      0.13 r        --          --
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   L   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
                                   S   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   S   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
CLOCKCE
                                   L   USRAM/genblk1[1].UMEM/CE           0.13 r      0.13 r        --          --
                                   L   USRAM/genblk1[3].UMEM/CE           0.13 r      0.13 r        --          --
                                   L   USRAM/genblk1[0].UMEM/CE           0.13 r      0.13 r        --          --
                                   L   USRAM/genblk1[2].UMEM/CE           0.13 r      0.13 r        --          --
                                   S   USRAM/genblk1[0].UMEM/CE           0.13 r      0.13 r        --          --
                                   S   USRAM/genblk1[2].UMEM/CE           0.13 r      0.13 r        --          --
                                   S   USRAM/genblk1[1].UMEM/CE           0.13 r      0.13 r        --          --
                                   S   USRAM/genblk1[3].UMEM/CE           0.13 r      0.13 r        --          --


=========================================
==== Path Reports for Corner ff_n40c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[1]/CLK
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     33.22    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     33.22    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.33    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.94    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.55    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.27    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.46    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.49    0.01    0.01    0.10 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.48    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.97    0.01    0.01    0.13 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.01    0.00    0.13 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.79    0.01    0.01    0.14 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.01    0.00    0.14 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.02    0.01    0.01    0.15 r
  UFSM/MEM_OEB_reg[1]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[1]/CLK
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     33.22    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     33.22    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.33    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.94    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.55    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.27    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.46    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.49    0.01    0.01    0.10 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.48    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.97    0.01    0.01    0.13 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.01    0.00    0.13 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.79    0.01    0.01    0.14 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.01    0.00    0.14 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.02    0.01    0.01    0.15 r
  UFSM/MEM_CSB_reg[1]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[0]/CLK
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     33.22    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     33.22    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.33    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.94    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.55    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.27    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.46    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.49    0.01    0.01    0.10 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.48    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.97    0.01    0.01    0.13 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.01    0.00    0.13 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.79    0.01    0.01    0.14 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.01    0.00    0.14 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.02    0.01    0.01    0.15 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[2]/CLK
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     33.22    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     33.22    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.33    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.94    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.55    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.27    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.46    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.49    0.01    0.01    0.10 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.48    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.97    0.01    0.01    0.13 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.01    0.00    0.13 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.79    0.01    0.01    0.14 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.01    0.00    0.14 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.02    0.01    0.01    0.15 r
  UFSM/MEM_OEB_reg[2]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[0]/CLK
Latency             : 0.15
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     33.22    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     33.22    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      9.33    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.94    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.55    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.27    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     13.46    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     13.49    0.01    0.01    0.10 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     13.48    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     22.97    0.01    0.01    0.13 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.01    0.00    0.13 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.79    0.01    0.01    0.14 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.01    0.00    0.14 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.02    0.01    0.01    0.15 r
  UFSM/MEM_OEB_reg[0]/CLK (SDFFARX1_HVT)                           0.01    0.00    0.15 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.15


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[2]/CLK
Latency             : 0.13
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     32.32    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     32.32    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.86    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.48    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.66    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.52    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.79    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.75    0.01    0.01    0.10 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.81    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.51    0.01    0.01    0.13 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                         0.01    0.00    0.13 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.13


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[7]/CLK
Latency             : 0.13
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     32.32    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     32.32    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.86    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.48    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.66    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.52    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.79    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.75    0.01    0.01    0.10 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.81    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.51    0.01    0.01    0.13 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                         0.01    0.00    0.13 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.13


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[5]/CLK
Latency             : 0.13
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     32.32    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     32.32    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.86    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.48    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.66    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.52    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.79    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.75    0.01    0.01    0.10 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.81    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.51    0.01    0.01    0.13 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                         0.01    0.00    0.13 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.13


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[7]/CLK
Latency             : 0.13
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     32.32    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     32.32    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.86    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.48    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.66    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.52    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.79    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.75    0.01    0.01    0.10 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.81    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.51    0.01    0.01    0.13 r
  UFSM/MEM_ADDR_reg[7]/CLK (SDFFARX1_HVT)                          0.01    0.00    0.13 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.13


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[1]/CLK
Latency             : 0.13
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     32.32    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     32.32    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.01    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1      8.86    0.02    0.01    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.02    0.00    0.02 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      8.48    0.02    0.02    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.02    0.00    0.04 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1      9.66    0.03    0.02    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.03    0.00    0.07 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.52    0.02    0.01    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.02    0.00    0.08 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     11.79    0.02    0.01    0.09 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.02    0.00    0.10 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     11.75    0.01    0.01    0.10 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.01    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     11.81    0.01    0.01    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.01    0.00    0.12 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.51    0.01    0.01    0.13 r
  UFSM/MEM_ADDR_reg[1]/CLK (SDFFARX1_HVT)                          0.01    0.00    0.13 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.13


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.06    0.01    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.06    0.01    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.75    0.01    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.75    0.01    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.01    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.13
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.86    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.08    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.73    0.04    0.03    0.05 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.05 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.82    0.02    0.01    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.47    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.66    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.73    0.01    0.01    0.09 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.48    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.63    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.12 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.13 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.13


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.13
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.86    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.08    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.73    0.04    0.03    0.05 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.05 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.82    0.02    0.01    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.47    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.66    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.73    0.01    0.01    0.09 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.48    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.63    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.12 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.13 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.13


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.13
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.86    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.08    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.73    0.04    0.03    0.05 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.05 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.82    0.02    0.01    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.47    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.66    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.73    0.01    0.01    0.09 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.48    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.63    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.12 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.13 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.13


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.13
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.86    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.08    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     12.73    0.04    0.03    0.05 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.05 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.82    0.02    0.01    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.47    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.66    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.73    0.01    0.01    0.09 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.48    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.63    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.12 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.13 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.13


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.13
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.75    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.61    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.84    0.04    0.03    0.05 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.05 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.07    0.02    0.01    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.79    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.91    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.84    0.01    0.01    0.09 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.74    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.54    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.12 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.13 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.13


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.13
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.75    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.61    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.84    0.04    0.03    0.05 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.05 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.07    0.02    0.01    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.79    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.91    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.84    0.01    0.01    0.09 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.74    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.54    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.12 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.13 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.13


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.13
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.75    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.61    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.84    0.04    0.03    0.05 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.05 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.07    0.02    0.01    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.79    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.91    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.84    0.01    0.01    0.09 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.74    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.54    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.12 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.13 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.13


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ff_n40c
Scenario            : func.ff_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.13
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.75    0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.01    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      7.61    0.02    0.03    0.03 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.02    0.00    0.03 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     11.84    0.04    0.03    0.05 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.04    0.00    0.05 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.07    0.02    0.01    0.07 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.02    0.00    0.07 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.79    0.01    0.01    0.08 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.01    0.00    0.08 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.91    0.01    0.01    0.09 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.01    0.00    0.09 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      6.84    0.01    0.01    0.09 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.01    0.00    0.10 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.74    0.01    0.01    0.11 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.01    0.00    0.11 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      8.54    0.01    0.01    0.12 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.01    0.00    0.12 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     26.41    0.01    0.01    0.12 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.01    0.00    0.13 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.13


==============================================
==== Latency Reporting for Corner ss_125c ====
==============================================

=================================================== Summary Table for Corner ss_125c ===================================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_125c
CLOCK                                   M,D        28      0.30      0.07      0.50      0.50      0.43      0.50      0.03        --
 CLOCKB                                   G         2      0.30      0.00      0.50      0.00      0.00      0.00      0.00        --
CLOCKCE                                   *         4      0.30      0.00      0.50      0.44      0.44      0.44      0.00        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         32      0.30      0.07      0.50      0.50      0.00        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
========================================== Details Table for Corner ss_125c ==========================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_125c
CLOCK
                                   L   UFSM/MEM_OEB_reg[1]/CLK            0.50 r      0.50 r        --          --
                                   L   UFSM/MEM_CSB_reg[1]/CLK            0.50 r      0.50 r        --          --
                                   L   UFSM/MEM_CSB_reg[0]/CLK            0.50 r      0.50 r        --          --
                                   L   UFSM/MEM_OEB_reg[3]/CLK            0.50 r      0.50 r        --          --
                                   L   UFSM/MEM_OEB_reg[2]/CLK            0.50 r      0.50 r        --          --
                                   S   UFSM/MEM_IDATA_reg[2]/CLK          0.43 r      0.43 r        --          --
                                   S   UFSM/MEM_IDATA_reg[7]/CLK          0.43 r      0.43 r        --          --
                                   S   UFSM/MEM_IDATA_reg[5]/CLK          0.43 r      0.43 r        --          --
                                   S   UFSM/MEM_ADDR_reg[7]/CLK           0.43 r      0.43 r        --          --
                                   S   UFSM/MEM_ADDR_reg[1]/CLK           0.43 r      0.43 r        --          --
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   L   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
                                   S   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   S   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
CLOCKCE
                                   L   USRAM/genblk1[1].UMEM/CE           0.44 r      0.44 r        --          --
                                   L   USRAM/genblk1[3].UMEM/CE           0.44 r      0.44 r        --          --
                                   L   USRAM/genblk1[0].UMEM/CE           0.44 r      0.44 r        --          --
                                   L   USRAM/genblk1[2].UMEM/CE           0.44 r      0.44 r        --          --
                                   S   USRAM/genblk1[2].UMEM/CE           0.44 r      0.44 r        --          --
                                   S   USRAM/genblk1[0].UMEM/CE           0.44 r      0.44 r        --          --
                                   S   USRAM/genblk1[1].UMEM/CE           0.44 r      0.44 r        --          --
                                   S   USRAM/genblk1[3].UMEM/CE           0.44 r      0.44 r        --          --


=========================================
==== Path Reports for Corner ss_125c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[1]/CLK
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     37.68    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     37.68    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.71    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.30    0.06    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.06    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.82    0.09    0.09    0.19 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.84    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.67    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.74    0.03    0.04    0.34 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.67    0.03    0.04    0.38 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.47    0.04    0.04    0.43 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.43 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.55    0.03    0.04    0.46 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.46 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.21    0.03    0.03    0.50 r
  UFSM/MEM_OEB_reg[1]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[1]/CLK
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     37.68    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     37.68    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.71    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.30    0.06    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.06    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.82    0.09    0.09    0.19 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.84    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.67    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.74    0.03    0.04    0.34 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.67    0.03    0.04    0.38 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.47    0.04    0.04    0.43 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.43 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.55    0.03    0.04    0.46 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.46 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.21    0.03    0.03    0.50 r
  UFSM/MEM_CSB_reg[1]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[0]/CLK
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     37.68    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     37.68    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.71    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.30    0.06    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.06    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.82    0.09    0.09    0.19 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.84    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.67    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.74    0.03    0.04    0.34 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.67    0.03    0.04    0.38 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.47    0.04    0.04    0.43 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.43 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.55    0.03    0.04    0.46 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.46 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.21    0.03    0.03    0.50 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[3]/CLK
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     37.68    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     37.68    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.71    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.30    0.06    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.06    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.82    0.09    0.09    0.19 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.84    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.67    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.74    0.03    0.04    0.34 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.67    0.03    0.04    0.38 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.47    0.04    0.04    0.43 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.43 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.55    0.03    0.04    0.46 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.46 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.21    0.03    0.03    0.50 r
  UFSM/MEM_OEB_reg[3]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[2]/CLK
Latency             : 0.50
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     37.68    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     37.68    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.71    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.30    0.06    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.06    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.82    0.09    0.09    0.19 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.84    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.67    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.74    0.03    0.04    0.34 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.67    0.03    0.04    0.38 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.47    0.04    0.04    0.43 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.43 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.55    0.03    0.04    0.46 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.46 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     17.21    0.03    0.03    0.50 r
  UFSM/MEM_OEB_reg[2]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.50 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.50


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[2]/CLK
Latency             : 0.43
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     36.71    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     36.71    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.20    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.80    0.06    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.06    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.87    0.09    0.09    0.19 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.96    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.81    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.86    0.03    0.04    0.34 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.81    0.03    0.04    0.38 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.39    0.04    0.04    0.43 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                         0.04    0.00    0.43 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.43


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[7]/CLK
Latency             : 0.43
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     36.71    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     36.71    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.20    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.80    0.06    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.06    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.87    0.09    0.09    0.19 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.96    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.81    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.86    0.03    0.04    0.34 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.81    0.03    0.04    0.38 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.39    0.04    0.04    0.43 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                         0.04    0.00    0.43 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.43


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[5]/CLK
Latency             : 0.43
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     36.71    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     36.71    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.20    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.80    0.06    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.06    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.87    0.09    0.09    0.19 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.96    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.81    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.86    0.03    0.04    0.34 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.81    0.03    0.04    0.38 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.39    0.04    0.04    0.43 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                         0.04    0.00    0.43 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.43


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[7]/CLK
Latency             : 0.43
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     36.71    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     36.71    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.20    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.80    0.06    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.06    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.87    0.09    0.09    0.19 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.96    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.81    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.86    0.03    0.04    0.34 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.81    0.03    0.04    0.38 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.39    0.04    0.04    0.43 r
  UFSM/MEM_ADDR_reg[7]/CLK (SDFFARX1_HVT)                          0.04    0.00    0.43 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.43


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[1]/CLK
Latency             : 0.43
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     36.71    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     36.71    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.20    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.80    0.06    0.06    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.06    0.00    0.11 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.87    0.09    0.09    0.19 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.20 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.96    0.06    0.06    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.26 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.81    0.04    0.05    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.31 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.86    0.03    0.04    0.34 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.35 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.81    0.03    0.04    0.38 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.39 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.39    0.04    0.04    0.43 r
  UFSM/MEM_ADDR_reg[1]/CLK (SDFFARX1_HVT)                          0.04    0.00    0.43 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.43


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.08    0.02    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.08    0.02    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.66    0.02    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.66    0.02    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.44
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.87    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.90    0.06    0.09    0.09 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.06    0.00    0.09 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.39    0.11    0.10    0.19 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.19 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.95    0.06    0.06    0.25 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.25 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.37    0.04    0.04    0.29 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.29 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.86    0.03    0.03    0.32 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.32 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.98    0.02    0.03    0.35 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.35 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.53    0.03    0.03    0.38 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.38 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.15    0.03    0.03    0.41 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.41 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.44 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.44 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.44


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.44
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.87    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.90    0.06    0.09    0.09 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.06    0.00    0.09 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.39    0.11    0.10    0.19 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.19 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.95    0.06    0.06    0.25 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.25 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.37    0.04    0.04    0.29 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.29 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.86    0.03    0.03    0.32 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.32 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.98    0.02    0.03    0.35 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.35 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.53    0.03    0.03    0.38 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.38 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.15    0.03    0.03    0.41 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.41 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.44 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.44 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.44


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.44
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.87    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.90    0.06    0.09    0.09 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.06    0.00    0.09 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.39    0.11    0.10    0.19 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.19 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.95    0.06    0.06    0.25 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.25 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.37    0.04    0.04    0.29 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.29 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.86    0.03    0.03    0.32 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.32 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.98    0.02    0.03    0.35 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.35 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.53    0.03    0.03    0.38 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.38 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.15    0.03    0.03    0.41 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.41 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.44 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.44 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.44


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.44
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.87    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.90    0.06    0.09    0.09 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.06    0.00    0.09 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.39    0.11    0.10    0.19 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.19 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.95    0.06    0.06    0.25 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.25 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.37    0.04    0.04    0.29 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.29 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.86    0.03    0.03    0.32 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.32 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.98    0.02    0.03    0.35 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.35 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.53    0.03    0.03    0.38 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.38 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.15    0.03    0.03    0.41 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.41 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.44 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.44 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.44


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.44
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.71    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.39    0.06    0.09    0.09 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.06    0.00    0.09 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.44    0.11    0.10    0.19 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.19 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.07    0.06    0.06    0.25 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.25 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.51    0.04    0.04    0.29 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.29 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.98    0.03    0.03    0.32 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.32 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.03    0.02    0.03    0.35 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.35 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.65    0.03    0.03    0.38 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.38 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.49    0.03    0.03    0.41 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.41 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.44 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.44 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.44


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.44
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.71    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.39    0.06    0.09    0.09 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.06    0.00    0.09 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.44    0.11    0.10    0.19 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.19 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.07    0.06    0.06    0.25 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.25 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.51    0.04    0.04    0.29 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.29 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.98    0.03    0.03    0.32 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.32 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.03    0.02    0.03    0.35 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.35 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.65    0.03    0.03    0.38 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.38 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.49    0.03    0.03    0.41 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.41 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.44 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.44 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.44


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.44
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.71    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.39    0.06    0.09    0.09 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.06    0.00    0.09 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.44    0.11    0.10    0.19 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.19 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.07    0.06    0.06    0.25 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.25 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.51    0.04    0.04    0.29 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.29 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.98    0.03    0.03    0.32 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.32 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.03    0.02    0.03    0.35 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.35 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.65    0.03    0.03    0.38 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.38 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.49    0.03    0.03    0.41 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.41 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.44 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.44 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.44


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ss_125c
Scenario            : func.ss_125c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.44
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.71    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.39    0.06    0.09    0.09 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.06    0.00    0.09 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.44    0.11    0.10    0.19 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.19 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.07    0.06    0.06    0.25 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.25 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.51    0.04    0.04    0.29 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.29 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.98    0.03    0.03    0.32 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.32 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.03    0.02    0.03    0.35 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.35 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.65    0.03    0.03    0.38 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.38 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.49    0.03    0.03    0.41 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.41 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.44 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.44 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.44


==============================================
==== Latency Reporting for Corner ss_n40c ====
==============================================

=================================================== Summary Table for Corner ss_n40c ===================================================
Clock /                               Attrs     Sinks    Target    Global    Target       Max       Min    Median   Latency  Boundary
Skew Group                                                 Skew      Skew   Latency   Latency   Latency   Latency   Std Dev      Skew
----------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_n40c
CLOCK                                   M,D        28      0.30      0.08      0.50      0.56      0.48      0.56      0.03        --
 CLOCKB                                   G         2      0.30      0.00      0.50      0.00      0.00      0.00      0.00        --
CLOCKCE                                   *         4      0.30      0.00      0.50      0.52      0.52      0.52      0.00        --
----------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         32      0.30      0.08      0.50      0.56      0.00        --        --        --


  & = Offset derived from max_clock_tree_path / min_clock_tree_path
  r = latency reported is for a rising edge triggered event at the sink
  f = latency reported is for a falling edge triggered event at the sink


Showing 5 largest and 5 smallest datapoints per clock / skew group (L=largest, S=smallest)
========================================== Details Table for Corner ss_n40c ==========================================
Clock /                                Sink                             Launch     Capture        Late       Early
Skew Group                             Name                            Latency     Latency      Offset      Offset
----------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func.ss_n40c
CLOCK
                                   L   UFSM/MEM_CSB_reg[1]/CLK            0.56 r      0.56 r        --          --
                                   L   UFSM/MEM_OEB_reg[1]/CLK            0.56 r      0.56 r        --          --
                                   L   UFSM/MEM_CSB_reg[0]/CLK            0.56 r      0.56 r        --          --
                                   L   UFSM/MEM_OEB_reg[2]/CLK            0.56 r      0.56 r        --          --
                                   L   UFSM/MEM_OEB_reg[0]/CLK            0.56 r      0.56 r        --          --
                                   S   UFSM/MEM_IDATA_reg[2]/CLK          0.48 r      0.48 r        --          --
                                   S   UFSM/MEM_IDATA_reg[7]/CLK          0.48 r      0.48 r        --          --
                                   S   UFSM/MEM_IDATA_reg[5]/CLK          0.48 r      0.48 r        --          --
                                   S   UFSM/MEM_ADDR_reg[7]/CLK           0.48 r      0.48 r        --          --
                                   S   UFSM/MEM_ADDR_reg[1]/CLK           0.48 r      0.48 r        --          --
 CLOCKB
                                   L   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   L   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
                                   S   UFSM/PREV_CE_reg/CLK               0.00 r      0.00 r        --          --
                                   S   UFSM/MEM_CE_reg/CLK                0.00 r      0.00 r        --          --
CLOCKCE
                                   L   USRAM/genblk1[1].UMEM/CE           0.52 r      0.52 r        --          --
                                   L   USRAM/genblk1[3].UMEM/CE           0.52 r      0.52 r        --          --
                                   L   USRAM/genblk1[0].UMEM/CE           0.52 r      0.52 r        --          --
                                   L   USRAM/genblk1[2].UMEM/CE           0.52 r      0.52 r        --          --
                                   S   USRAM/genblk1[2].UMEM/CE           0.52 r      0.52 r        --          --
                                   S   USRAM/genblk1[0].UMEM/CE           0.52 r      0.52 r        --          --
                                   S   USRAM/genblk1[1].UMEM/CE           0.52 r      0.52 r        --          --
                                   S   USRAM/genblk1[3].UMEM/CE           0.52 r      0.52 r        --          --


=========================================
==== Path Reports for Corner ss_n40c ====
=========================================
Reporting paths for 5 largest and 5 smallest datapoints per clock / skew group

---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[1]/CLK
Latency             : 0.56
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     37.66    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     37.66    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.70    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.29    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.81    0.09    0.10    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.80    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.64    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.70    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.63    0.03    0.04    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.27    0.04    0.04    0.48 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.48 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.52    0.03    0.04    0.52 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.52 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.89    0.03    0.04    0.56 r
  UFSM/MEM_CSB_reg[1]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.56 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.56


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[1]/CLK
Latency             : 0.56
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     37.66    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     37.66    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.70    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.29    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.81    0.09    0.10    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.80    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.64    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.70    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.63    0.03    0.04    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.27    0.04    0.04    0.48 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.48 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.52    0.03    0.04    0.52 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.52 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.89    0.03    0.04    0.56 r
  UFSM/MEM_OEB_reg[1]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.56 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.56


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_CSB_reg[0]/CLK
Latency             : 0.56
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     37.66    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     37.66    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.70    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.29    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.81    0.09    0.10    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.80    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.64    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.70    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.63    0.03    0.04    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.27    0.04    0.04    0.48 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.48 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.52    0.03    0.04    0.52 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.52 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.89    0.03    0.04    0.56 r
  UFSM/MEM_CSB_reg[0]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.56 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.56


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[2]/CLK
Latency             : 0.56
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     37.66    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     37.66    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.70    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.29    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.81    0.09    0.10    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.80    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.64    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.70    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.63    0.03    0.04    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.27    0.04    0.04    0.48 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.48 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.52    0.03    0.04    0.52 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.52 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.89    0.03    0.04    0.56 r
  UFSM/MEM_OEB_reg[2]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.56 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.56


---------------------------------------------
Largest Path #5
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_OEB_reg[0]/CLK
Latency             : 0.56
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     37.66    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     37.66    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.70    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1     10.29    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     11.81    0.09    0.10    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1     10.80    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     14.64    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     14.70    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     14.63    0.03    0.04    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     23.27    0.04    0.04    0.48 r
  UFSM/ZCTSINV_797_883/A (INVX4_HVT)                               0.04    0.00    0.48 r
  UFSM/ZCTSINV_797_883/Y (INVX4_HVT)                1      5.52    0.03    0.04    0.52 f
  UFSM/ZCTSINV_795_882/A (INVX8_HVT)                               0.03    0.00    0.52 f
  UFSM/ZCTSINV_795_882/Y (INVX8_HVT)               16     16.89    0.03    0.04    0.56 r
  UFSM/MEM_OEB_reg[0]/CLK (SDFFARX1_HVT)                           0.03    0.00    0.56 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.56


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[2]/CLK
Latency             : 0.48
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     36.68    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     36.68    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.19    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.77    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.84    0.09    0.10    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.90    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.79    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.80    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.78    0.03    0.04    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.20    0.04    0.04    0.48 r
  UFSM/MEM_IDATA_reg[2]/CLK (SDFFARX1_HVT)                         0.04    0.00    0.48 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.48


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[7]/CLK
Latency             : 0.48
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     36.68    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     36.68    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.19    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.77    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.84    0.09    0.10    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.90    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.79    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.80    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.78    0.03    0.04    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.20    0.04    0.04    0.48 r
  UFSM/MEM_IDATA_reg[7]/CLK (SDFFARX1_HVT)                         0.04    0.00    0.48 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.48


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_IDATA_reg[5]/CLK
Latency             : 0.48
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     36.68    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     36.68    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.19    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.77    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.84    0.09    0.10    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.90    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.79    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.80    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.78    0.03    0.04    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.20    0.04    0.04    0.48 r
  UFSM/MEM_IDATA_reg[5]/CLK (SDFFARX1_HVT)                         0.04    0.00    0.48 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.48


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[7]/CLK
Latency             : 0.48
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     36.68    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     36.68    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.19    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.77    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.84    0.09    0.10    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.90    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.79    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.80    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.78    0.03    0.04    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.20    0.04    0.04    0.48 r
  UFSM/MEM_ADDR_reg[7]/CLK (SDFFARX1_HVT)                          0.04    0.00    0.48 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.48


---------------------------------------------
Smallest Path #5
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCK
Clock at Sink       : CLOCK
Sink                : UFSM/MEM_ADDR_reg[1]/CLK
Latency             : 0.48
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  CLK (in)                                          1     36.68    0.00    0.00    0.00 r
  UFSM/CLK (FSM)                                    1     36.68    0.00    0.00    0.00 r
  UFSM/ctosc_dly_trglat_inst_952/A (INVX4_HVT)                     0.02    0.01    0.01 r
  UFSM/ctosc_dly_trglat_inst_952/Y (INVX4_HVT)      1     10.19    0.04    0.04    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/A (INVX2_HVT)                     0.04    0.00    0.05 f
  UFSM/ctosc_dly_trglat_inst_954/Y (INVX2_HVT)      1      9.77    0.07    0.07    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/A (INVX2_HVT)                     0.07    0.00    0.12 r
  UFSM/ctosc_dly_trglat_inst_956/Y (INVX2_HVT)      1     10.84    0.09    0.10    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/A (INVX4_HVT)                     0.09    0.00    0.21 f
  UFSM/ctosc_dly_trglat_inst_958/Y (INVX4_HVT)      1      8.90    0.06    0.08    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/A (INVX8_HVT)                     0.06    0.00    0.29 r
  UFSM/ctosc_dly_trglat_inst_957/Y (INVX8_HVT)      1     12.79    0.04    0.06    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/A (INVX8_HVT)                     0.04    0.00    0.35 f
  UFSM/ctosc_dly_trglat_inst_955/Y (INVX8_HVT)      1     12.80    0.03    0.04    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/A (INVX8_HVT)                     0.03    0.00    0.39 r
  UFSM/ctosc_dly_trglat_inst_953/Y (INVX8_HVT)      1     12.78    0.03    0.04    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/A (INVX8_HVT)                     0.03    0.00    0.43 f
  UFSM/ctosc_dly_trglat_inst_951/Y (INVX8_HVT)      9     18.20    0.04    0.04    0.48 r
  UFSM/MEM_ADDR_reg[1]/CLK (SDFFARX1_HVT)                          0.04    0.00    0.48 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.48


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.04    0.02    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      2.04    0.02    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/PREV_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.64    0.02    0.00    0.00 r
  UFSM/PREV_CE_reg/CLK (SDFFARX1_HVT)                              0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKB
Clock at Sink       : CLOCKB
Sink                : UFSM/MEM_CE_reg/CLK
Latency             : 0.00
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  source latency                                                           0.00    0.00
  UFSM/I_1/Y (INVX8_HVT) (gclock 'CLOCKB' source)
                                                    2      1.64    0.02    0.00    0.00 r
  UFSM/MEM_CE_reg/CLK (DFFARX1_HVT)                                0.02    0.00    0.00 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.00


---------------------------------------------
Largest Path #1
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.52
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.86    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.89    0.07    0.10    0.10 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.10 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.38    0.11    0.11    0.21 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.21 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.92    0.06    0.08    0.30 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.30 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.33    0.04    0.05    0.34 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.35 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.82    0.03    0.04    0.38 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.38 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.97    0.02    0.03    0.41 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.41 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.49    0.03    0.03    0.45 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.45 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.06    0.03    0.04    0.48 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.48 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.52 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.52 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.52


---------------------------------------------
Largest Path #2
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.52
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.86    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.89    0.07    0.10    0.10 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.10 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.38    0.11    0.11    0.21 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.21 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.92    0.06    0.08    0.30 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.30 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.33    0.04    0.05    0.34 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.35 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.82    0.03    0.04    0.38 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.38 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.97    0.02    0.03    0.41 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.41 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.49    0.03    0.03    0.45 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.45 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.06    0.03    0.04    0.48 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.48 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.52 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.52 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.52


---------------------------------------------
Largest Path #3
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.52
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.86    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.89    0.07    0.10    0.10 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.10 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.38    0.11    0.11    0.21 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.21 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.92    0.06    0.08    0.30 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.30 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.33    0.04    0.05    0.34 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.35 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.82    0.03    0.04    0.38 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.38 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.97    0.02    0.03    0.41 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.41 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.49    0.03    0.03    0.45 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.45 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.06    0.03    0.04    0.48 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.48 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.52 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.52 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.52


---------------------------------------------
Largest Path #4
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.52
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.86    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.89    0.07    0.10    0.10 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.10 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     14.38    0.11    0.11    0.21 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.21 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      9.92    0.06    0.08    0.30 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.30 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      7.33    0.04    0.05    0.34 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.35 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1     10.82    0.03    0.04    0.38 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.38 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.97    0.02    0.03    0.41 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.41 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      8.49    0.03    0.03    0.45 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.45 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1     11.06    0.03    0.04    0.48 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.48 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.52 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.52 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.52


---------------------------------------------
Smallest Path #1
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[2].UMEM/CE
Latency             : 0.52
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.70    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.37    0.07    0.10    0.10 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.10 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.41    0.11    0.11    0.21 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.21 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.02    0.06    0.08    0.30 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.30 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.48    0.04    0.05    0.34 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.35 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.92    0.03    0.04    0.38 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.38 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.01    0.02    0.03    0.41 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.41 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.59    0.03    0.03    0.45 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.45 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.39    0.03    0.04    0.48 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.48 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.52 r
  USRAM/genblk1[2].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.52 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.52


---------------------------------------------
Smallest Path #2
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[0].UMEM/CE
Latency             : 0.52
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.70    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.37    0.07    0.10    0.10 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.10 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.41    0.11    0.11    0.21 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.21 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.02    0.06    0.08    0.30 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.30 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.48    0.04    0.05    0.34 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.35 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.92    0.03    0.04    0.38 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.38 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.01    0.02    0.03    0.41 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.41 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.59    0.03    0.03    0.45 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.45 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.39    0.03    0.04    0.48 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.48 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.52 r
  USRAM/genblk1[0].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.52 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.52


---------------------------------------------
Smallest Path #3
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[1].UMEM/CE
Latency             : 0.52
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.70    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.37    0.07    0.10    0.10 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.10 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.41    0.11    0.11    0.21 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.21 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.02    0.06    0.08    0.30 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.30 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.48    0.04    0.05    0.34 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.35 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.92    0.03    0.04    0.38 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.38 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.01    0.02    0.03    0.41 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.41 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.59    0.03    0.03    0.45 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.45 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.39    0.03    0.04    0.48 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.48 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.52 r
  USRAM/genblk1[1].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.52 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.52


---------------------------------------------
Smallest Path #4
Mode                : func
Corner              : ss_n40c
Scenario            : func.ss_n40c
Skew Group          : default_CLOCK
Clock Fanout        : CLOCKCE
Clock at Sink       : CLOCKCE
Sink                : USRAM/genblk1[3].UMEM/CE
Latency             : 0.52
---------------------------------------------

  Point                                          Fanout   Cap    Trans    Incr     Path  
  ----------------------------------------------------------------------------------------------
  UFSM/MEM_CE (FSM)                                 1      0.70    0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/A (NBUFFX2_HVT)                          0.03    0.00    0.00 r
  USRAM/macro_guide_buf_9/Y (NBUFFX2_HVT)           1      8.37    0.07    0.10    0.10 r
  ctosc_dly_trglat_inst_960/A (INVX2_HVT)                          0.07    0.00    0.10 r
  ctosc_dly_trglat_inst_960/Y (INVX2_HVT)           1     13.41    0.11    0.11    0.21 f
  ctosc_dly_trglat_inst_962/A (INVX4_HVT)                          0.11    0.00    0.21 f
  ctosc_dly_trglat_inst_962/Y (INVX4_HVT)           1      8.02    0.06    0.08    0.30 r
  ctosc_dly_trglat_inst_964/A (INVX8_HVT)                          0.06    0.00    0.30 r
  ctosc_dly_trglat_inst_964/Y (INVX8_HVT)           1      5.48    0.04    0.05    0.34 f
  ctosc_dly_trglat_inst_963/A (INVX8_HVT)                          0.04    0.00    0.35 f
  ctosc_dly_trglat_inst_963/Y (INVX8_HVT)           1      8.92    0.03    0.04    0.38 r
  ctosc_dly_trglat_inst_961/A (INVX8_HVT)                          0.03    0.00    0.38 r
  ctosc_dly_trglat_inst_961/Y (INVX8_HVT)           1      7.01    0.02    0.03    0.41 f
  ctosc_dly_trglat_inst_959/A (INVX4_HVT)                          0.02    0.00    0.41 f
  ctosc_dly_trglat_inst_959/Y (INVX4_HVT)           1      6.59    0.03    0.03    0.45 r
  ZCTSINV_65_881/A (INVX8_HVT)                                     0.03    0.00    0.45 r
  ZCTSINV_65_881/Y (INVX8_HVT)                      1      7.39    0.03    0.04    0.48 f
  ZCTSINV_60_880/A (INVX16_HVT)                                    0.03    0.00    0.48 f
  ZCTSINV_60_880/Y (INVX16_HVT)                     4     28.91    0.03    0.03    0.52 r
  USRAM/genblk1[3].UMEM/CE (SRAM1RW512x8)                          0.03    0.00    0.52 r
  ----------------------------------------------------------------------------------------------
  total clock latency                                                              0.52


1
