
mp3_player_app.elf:     file format elf32-littlenios2
mp3_player_app.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08010230

Program Header:
    LOAD off    0x00001000 vaddr 0x08010000 paddr 0x08010000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x08010020 paddr 0x08010020 align 2**12
         filesz 0x000063d0 memsz 0x000063d0 flags r-x
    LOAD off    0x000073f0 vaddr 0x080163f0 paddr 0x08017744 align 2**12
         filesz 0x00001354 memsz 0x00001354 flags rw-
    LOAD off    0x00008a98 vaddr 0x08018a98 paddr 0x08018a98 align 2**12
         filesz 0x00000000 memsz 0x00000120 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  08010000  08010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000210  08010020  08010020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00005e74  08010230  08010230  00001230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000034c  080160a4  080160a4  000070a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001354  080163f0  08017744  000073f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000120  08018a98  08018a98  00008a98  2**2
                  ALLOC, SMALL_DATA
  6 .sdram        00000000  04000000  04000000  00008744  2**0
                  CONTENTS
  7 .onchip_memory2_0 00000000  08018bb8  08018bb8  00008744  2**0
                  CONTENTS
  8 .comment      00000023  00000000  00000000  00008744  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 00000878  00000000  00000000  00008768  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0000c5d8  00000000  00000000  00008fe0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004429  00000000  00000000  000155b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000049ce  00000000  00000000  000199e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00001634  00000000  00000000  0001e3b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002f66  00000000  00000000  0001f9e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00002e3e  00000000  00000000  0002294a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_alt_sim_info 00000040  00000000  00000000  00025788  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_ranges 00000600  00000000  00000000  000257c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 18 .thread_model 00000003  00000000  00000000  000285e2  2**0
                  CONTENTS, READONLY
 19 .cpu          0000000c  00000000  00000000  000285e5  2**0
                  CONTENTS, READONLY
 20 .qsys         00000001  00000000  00000000  000285f1  2**0
                  CONTENTS, READONLY
 21 .simulation_enabled 00000001  00000000  00000000  000285f2  2**0
                  CONTENTS, READONLY
 22 .sysid_hash   00000004  00000000  00000000  000285f3  2**0
                  CONTENTS, READONLY
 23 .sysid_base   00000004  00000000  00000000  000285f7  2**0
                  CONTENTS, READONLY
 24 .sysid_time   00000004  00000000  00000000  000285fb  2**0
                  CONTENTS, READONLY
 25 .stderr_dev   0000000b  00000000  00000000  000285ff  2**0
                  CONTENTS, READONLY
 26 .stdin_dev    0000000b  00000000  00000000  0002860a  2**0
                  CONTENTS, READONLY
 27 .stdout_dev   0000000b  00000000  00000000  00028615  2**0
                  CONTENTS, READONLY
 28 .sopc_system_name 0000000d  00000000  00000000  00028620  2**0
                  CONTENTS, READONLY
 29 .quartus_project_dir 0000002e  00000000  00000000  0002862d  2**0
                  CONTENTS, READONLY
 30 .jdi          000065f3  00000000  00000000  0002865b  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     00055b53  00000000  00000000  0002ec4e  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
08010000 l    d  .entry	00000000 .entry
08010020 l    d  .exceptions	00000000 .exceptions
08010230 l    d  .text	00000000 .text
080160a4 l    d  .rodata	00000000 .rodata
080163f0 l    d  .rwdata	00000000 .rwdata
08018a98 l    d  .bss	00000000 .bss
04000000 l    d  .sdram	00000000 .sdram
08018bb8 l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../mp3_player_app_bsp//obj/HAL/src/crt0.o
08010268 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 sgtl5000.c
00000000 l    df *ABS*	00000000 sgtl5000_test.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
080117d0 l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
080163f0 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 alt_load.c
08011e94 l     F .text	00000068 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_write.c
08011ffc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
08012138 l     F .text	00000034 alt_dev_reg
080164d0 l     O .rwdata	00000038 i2c_0
08016508 l     O .rwdata	00001060 jtag_uart_0
00000000 l    df *ABS*	00000000 altera_avalon_i2c.c
080121fc l     F .text	00000110 optional_irq_callback
0801235c l     F .text	0000009c alt_avalon_i2c_irq
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
08014038 l     F .text	0000020c altera_avalon_jtag_uart_irq
08014244 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
08014b00 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
08014c34 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
08014c60 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
08015150 l     F .text	000000e4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
080152b0 l     F .text	0000003c alt_get_errno
080152ec l     F .text	000000ec alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
08018ab4 g     O .bss	00000004 alt_instruction_exception_handler
08011f80 g     F .text	0000007c alt_main
08011720 g     F .text	00000080 _puts_r
08018ab8 g     O .bss	00000100 alt_irq
08017744 g       *ABS*	00000000 __flash_rwdata_start
080116d4 g     F .text	0000004c printf
08012a54 g     F .text	000000a8 alt_avalon_i2c_rx_read
08013c6c g     F .text	00000044 alt_avalon_i2c_enabled_ints_get
080127d8 g     F .text	00000094 alt_avalon_i2c_master_config_speed_get
080134bc g     F .text	0000020c alt_avalon_i2c_master_transmit_using_interrupts
080114ac g     F .text	00000070 .hidden __fixsfsi
080159c4 g     F .text	00000024 altera_nios2_gen2_irq_init
08010000 g     F .entry	0000000c __reset
08010020 g       *ABS*	00000000 __flash_exceptions_start
08018a98 g     O .bss	00000004 errno
08018aa0 g     O .bss	00000004 alt_argv
0801f710 g       *ABS*	00000000 _gp
08013cb0 g     F .text	0000004c alt_avalon_i2c_rx_fifo_threshold_get
08010fc8 g     F .text	000004e4 .hidden __subsf3
08012968 g     F .text	00000044 alt_avalon_i2c_is_busy
08017590 g     O .rwdata	00000180 alt_fd_list
0801270c g     F .text	000000cc alt_avalon_i2c_master_config_set
08014e00 g     F .text	00000090 alt_find_dev
08015cb4 g     F .text	00000028 memcpy
08015234 g     F .text	0000007c alt_io_redirect
080160a4 g       *ABS*	00000000 __DTOR_END__
080132fc g     F .text	000001c0 alt_avalon_i2c_master_transmit
080117a0 g     F .text	00000014 puts
08015bb4 g     F .text	0000009c alt_exception_cause_generated_bad_addr
0801443c g     F .text	0000021c altera_avalon_jtag_uart_read
08011698 g     F .text	0000003c _printf_r
08010000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
08010a20 g     F .text	00000064 .hidden __udivsi3
08012578 g     F .text	00000098 alt_avalon_i2c_enable
08013ba0 g     F .text	00000068 alt_avalon_i2c_int_disable
0801026c g     F .text	000000c4 SGTL5000_Reg_Rd
08017730 g     O .rwdata	00000004 alt_max_fd
080136c8 g     F .text	00000210 alt_avalon_i2c_master_receive
08013c08 g     F .text	00000064 alt_avalon_i2c_int_enable
08017710 g     O .rwdata	00000004 _global_impure_ptr
08018bb8 g       *ABS*	00000000 __bss_end
08015060 g     F .text	000000f0 alt_iic_isr_register
080158bc g     F .text	00000108 alt_tick
08013ac8 g     F .text	00000058 alt_avalon_i2c_int_status_get
08015014 g     F .text	0000004c alt_ic_irq_enabled
08015820 g     F .text	0000009c alt_alarm_stop
080123f8 g     F .text	00000054 alt_avalon_i2c_register_callback
08018aa8 g     O .bss	00000004 alt_irq_active
0801244c g     F .text	000000ec alt_avalon_i2c_init
080100fc g     F .exceptions	000000d4 alt_irq_handler
08017568 g     O .rwdata	00000028 alt_dev_null
08014c14 g     F .text	00000020 alt_dcache_flush_all
08017744 g       *ABS*	00000000 __ram_rwdata_end
08017728 g     O .rwdata	00000008 alt_dev_list
08012038 g     F .text	00000100 write
08015d30 g     F .text	00000058 _putc_r
08012d88 g     F .text	0000004c alt_avalon_i2c_check_arblost
08010adc g     F .text	000000bc .hidden __gtsf2
08013b64 g     F .text	0000003c alt_avalon_i2c_int_clear
080163f0 g       *ABS*	00000000 __ram_rodata_end
08017718 g     O .rwdata	00000008 alt_avalon_i2c_list
08010a84 g     F .text	00000058 .hidden __umodsi3
08018bb8 g       *ABS*	00000000 end
08013f78 g     F .text	000000c0 altera_avalon_jtag_uart_init
080101d0 g     F .exceptions	00000060 alt_instruction_exception_entry
08012538 g     F .text	00000040 alt_avalon_i2c_open
080160a4 g       *ABS*	00000000 __CTOR_LIST__
0801fa00 g       *ABS*	00000000 __alt_stack_pointer
08012f10 g     F .text	000000e8 alt_avalon_i2c_master_tx
0801160c g     F .text	00000064 .hidden __clzsi2
08014658 g     F .text	00000224 altera_avalon_jtag_uart_write
0801183c g     F .text	0000052c ___vfprintf_internal_r
08015534 g     F .text	0000022c alt_printf
08015ee0 g     F .text	00000190 __call_exitprocs
0801230c g     F .text	00000050 alt_avalon_i2c_register_optional_irq_handler
08010230 g     F .text	0000003c _start
08018aac g     O .bss	00000004 _alt_tick_rate
080138d8 g     F .text	000001f0 alt_avalon_i2c_master_receive_using_interrupts
08013cfc g     F .text	00000064 alt_avalon_i2c_rx_fifo_threshold_set
08018ab0 g     O .bss	00000004 _alt_nticks
080121a4 g     F .text	00000058 alt_sys_init
08015d88 g     F .text	00000158 __register_exitproc
08013134 g     F .text	000001c8 alt_avalon_i2c_master_tx_rx
080142e4 g     F .text	00000068 altera_avalon_jtag_uart_close
08011670 g     F .text	00000028 .hidden __mulsi3
080163f0 g       *ABS*	00000000 __ram_rwdata_start
080160a4 g       *ABS*	00000000 __ram_rodata_start
080103f4 g     F .text	00000024 clearLED
08013e14 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
08015af0 g     F .text	000000c4 alt_get_fd
080149a8 g     F .text	00000158 alt_busy_sleep
08015c84 g     F .text	00000030 memcmp
080129ac g     F .text	000000a8 alt_avalon_i2c_rx_read_available
08013ed4 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
08018bb8 g       *ABS*	00000000 __alt_stack_base
08013f24 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
080159e8 g     F .text	00000108 alt_find_file
08014c9c g     F .text	000000a4 alt_dev_llist_insert
08012dd4 g     F .text	0000013c alt_avalon_i2c_interrupt_transaction_status
08012d3c g     F .text	0000004c alt_avalon_i2c_check_nack
08011d84 g     F .text	000000b8 __sfvwrite_small_dev
08018a98 g       *ABS*	00000000 __bss_start
080105c8 g     F .text	00000300 main
08012d08 g     F .text	00000034 alt_avalon_i2c_master_target_set
08018aa4 g     O .bss	00000004 alt_envp
08013e74 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
08013b20 g     F .text	00000044 alt_avalon_i2c_int_raw_status_get
08017734 g     O .rwdata	00000004 alt_errno
08015cdc g     F .text	00000054 putc
08010928 g     F .text	00000084 .hidden __divsi3
080104dc g     F .text	000000ec printSignedHex1
080160a4 g       *ABS*	00000000 __CTOR_END__
08010b98 g     F .text	00000430 .hidden __mulsf3
080160a4 g       *ABS*	00000000 __flash_rodata_start
080160a4 g       *ABS*	00000000 __DTOR_LIST__
08010330 g     F .text	000000a0 SGTL5000_Reg_Wr
0801216c g     F .text	00000038 alt_irq_init
0801579c g     F .text	00000084 alt_release_fd
0801628c g     O .rodata	00000100 .hidden __clz_tab
08015c50 g     F .text	00000014 atexit
08010adc g     F .text	000000bc .hidden __gesf2
08011e3c g     F .text	00000058 _write_r
08017714 g     O .rwdata	00000004 _impure_ptr
08018a9c g     O .bss	00000004 alt_argc
08014da0 g     F .text	00000060 _do_dtors
08012cd0 g     F .text	00000038 alt_avalon_i2c_master_target_get
08012be0 g     F .text	000000f0 alt_avalon_i2c_send_address
08010020 g       .exceptions	00000000 alt_irq_entry
08017720 g     O .rwdata	00000008 alt_fs_list
08010020 g       *ABS*	00000000 __ram_exceptions_start
080103d0 g     F .text	00000024 setLED
08013dac g     F .text	00000068 alt_avalon_i2c_tfr_cmd_fifo_threshold_set
08014eb0 g     F .text	00000050 alt_ic_isr_register
08012610 g     F .text	0000004c alt_avalon_i2c_disable
08017744 g       *ABS*	00000000 _edata
08018bb8 g       *ABS*	00000000 _end
08010230 g       *ABS*	00000000 __ram_exceptions_end
0801434c g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
0801265c g     F .text	000000b0 alt_avalon_i2c_master_config_get
08014f88 g     F .text	0000008c alt_ic_irq_disable
08015c64 g     F .text	00000020 exit
0801151c g     F .text	000000f0 .hidden __floatunsisf
080109ac g     F .text	00000074 .hidden __modsi3
0801fa00 g       *ABS*	00000000 __alt_data_end
08010020 g     F .exceptions	00000000 alt_exception
04000000 g       *ABS*	00000000 __alt_mem_sdram
0801286c g     F .text	000000fc alt_avalon_i2c_master_config_speed_set
08012afc g     F .text	000000e4 alt_avalon_i2c_cmd_write
080108c8 g     F .text	00000060 .hidden __fixunssfsi
08016070 g     F .text	00000034 _exit
0801487c g     F .text	0000012c alt_alarm_start
08010418 g     F .text	000000c4 printSignedHex0
080117b4 g     F .text	0000001c strlen
080153d8 g     F .text	0000015c open
08015760 g     F .text	0000003c alt_putchar
08014e90 g     F .text	00000020 alt_icache_flush_all
08017738 g     O .rwdata	00000004 alt_priority_mask
08014f00 g     F .text	00000088 alt_ic_irq_enable
08011d68 g     F .text	0000001c __vfprintf_internal
0801773c g     O .rwdata	00000008 alt_alarm_list
08014d40 g     F .text	00000060 _do_ctors
08014b3c g     F .text	000000d8 close
08013d60 g     F .text	0000004c alt_avalon_i2c_tfr_cmd_fifo_threshold_get
08011efc g     F .text	00000084 alt_load
08012ff8 g     F .text	0000013c alt_avalon_i2c_master_rx



Disassembly of section .entry:

08010000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
 8010000:	00420074 	movhi	at,2049
    ori r1, r1, %lo(_start)
 8010004:	08408c14 	ori	at,at,560
    jmp r1
 8010008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

08010020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
 8010020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
 8010024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
 8010028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 801002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 8010030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 8010034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 8010038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 801003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 8010040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
 8010044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
 8010048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 801004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 8010050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 8010054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 8010058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 801005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 8010060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 8010064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 8010068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 801006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 8010070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 8010074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 8010078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 801007c:	10000326 	beq	r2,zero,801008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 8010080:	20000226 	beq	r4,zero,801008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 8010084:	80100fc0 	call	80100fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 8010088:	00000706 	br	80100a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
 801008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
 8010090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 8010094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 8010098:	80101d00 	call	80101d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 801009c:	1000021e 	bne	r2,zero,80100a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 80100a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 80100a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 80100a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 80100ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 80100b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 80100b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 80100b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 80100bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 80100c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 80100c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 80100c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 80100cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 80100d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
 80100d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 80100d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 80100dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 80100e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 80100e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 80100e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 80100ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 80100f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
 80100f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 80100f8:	ef80083a 	eret

080100fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 80100fc:	defff904 	addi	sp,sp,-28
 8010100:	dfc00615 	stw	ra,24(sp)
 8010104:	df000515 	stw	fp,20(sp)
 8010108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 801010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 8010110:	0005313a 	rdctl	r2,ipending
 8010114:	e0bffe15 	stw	r2,-8(fp)

  return active;
 8010118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 801011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 8010120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 8010124:	00800044 	movi	r2,1
 8010128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 801012c:	e0fffb17 	ldw	r3,-20(fp)
 8010130:	e0bffc17 	ldw	r2,-16(fp)
 8010134:	1884703a 	and	r2,r3,r2
 8010138:	10001426 	beq	r2,zero,801018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 801013c:	008200b4 	movhi	r2,2050
 8010140:	10a2ae04 	addi	r2,r2,-30024
 8010144:	e0fffd17 	ldw	r3,-12(fp)
 8010148:	180690fa 	slli	r3,r3,3
 801014c:	10c5883a 	add	r2,r2,r3
 8010150:	10c00017 	ldw	r3,0(r2)
 8010154:	008200b4 	movhi	r2,2050
 8010158:	10a2ae04 	addi	r2,r2,-30024
 801015c:	e13ffd17 	ldw	r4,-12(fp)
 8010160:	200890fa 	slli	r4,r4,3
 8010164:	1105883a 	add	r2,r2,r4
 8010168:	10800104 	addi	r2,r2,4
 801016c:	10800017 	ldw	r2,0(r2)
 8010170:	1009883a 	mov	r4,r2
 8010174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 8010178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 801017c:	0005313a 	rdctl	r2,ipending
 8010180:	e0bfff15 	stw	r2,-4(fp)

  return active;
 8010184:	e0bfff17 	ldw	r2,-4(fp)
 8010188:	00000706 	br	80101a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
 801018c:	e0bffc17 	ldw	r2,-16(fp)
 8010190:	1085883a 	add	r2,r2,r2
 8010194:	e0bffc15 	stw	r2,-16(fp)
      i++;
 8010198:	e0bffd17 	ldw	r2,-12(fp)
 801019c:	10800044 	addi	r2,r2,1
 80101a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 80101a4:	003fe106 	br	801012c <__alt_data_end+0xffff072c>

    active = alt_irq_pending ();
 80101a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 80101ac:	e0bffb17 	ldw	r2,-20(fp)
 80101b0:	103fdb1e 	bne	r2,zero,8010120 <__alt_data_end+0xffff0720>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 80101b4:	0001883a 	nop
}
 80101b8:	0001883a 	nop
 80101bc:	e037883a 	mov	sp,fp
 80101c0:	dfc00117 	ldw	ra,4(sp)
 80101c4:	df000017 	ldw	fp,0(sp)
 80101c8:	dec00204 	addi	sp,sp,8
 80101cc:	f800283a 	ret

080101d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
 80101d0:	defffb04 	addi	sp,sp,-20
 80101d4:	dfc00415 	stw	ra,16(sp)
 80101d8:	df000315 	stw	fp,12(sp)
 80101dc:	df000304 	addi	fp,sp,12
 80101e0:	e13fff15 	stw	r4,-4(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
 80101e4:	00bfffc4 	movi	r2,-1
 80101e8:	e0bffd15 	stw	r2,-12(fp)
  badaddr = 0;
 80101ec:	e03ffe15 	stw	zero,-8(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 80101f0:	d0a4e917 	ldw	r2,-27740(gp)
 80101f4:	10000726 	beq	r2,zero,8010214 <alt_instruction_exception_entry+0x44>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 80101f8:	d0a4e917 	ldw	r2,-27740(gp)
 80101fc:	e0fffd17 	ldw	r3,-12(fp)
 8010200:	e1bffe17 	ldw	r6,-8(fp)
 8010204:	e17fff17 	ldw	r5,-4(fp)
 8010208:	1809883a 	mov	r4,r3
 801020c:	103ee83a 	callr	r2
 8010210:	00000206 	br	801021c <alt_instruction_exception_entry+0x4c>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 8010214:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 8010218:	0005883a 	mov	r2,zero
}
 801021c:	e037883a 	mov	sp,fp
 8010220:	dfc00117 	ldw	ra,4(sp)
 8010224:	df000017 	ldw	fp,0(sp)
 8010228:	dec00204 	addi	sp,sp,8
 801022c:	f800283a 	ret

Disassembly of section .text:

08010230 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 8010230:	06c20074 	movhi	sp,2049
    ori sp, sp, %lo(__alt_stack_pointer)
 8010234:	defe8014 	ori	sp,sp,64000
    movhi gp, %hi(_gp)
 8010238:	06820074 	movhi	gp,2049
    ori gp, gp, %lo(_gp)
 801023c:	d6bdc414 	ori	gp,gp,63248
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 8010240:	00820074 	movhi	r2,2049
    ori r2, r2, %lo(__bss_start)
 8010244:	10a2a614 	ori	r2,r2,35480

    movhi r3, %hi(__bss_end)
 8010248:	00c20074 	movhi	r3,2049
    ori r3, r3, %lo(__bss_end)
 801024c:	18e2ee14 	ori	r3,r3,35768

    beq r2, r3, 1f
 8010250:	10c00326 	beq	r2,r3,8010260 <_start+0x30>

0:
    stw zero, (r2)
 8010254:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 8010258:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 801025c:	10fffd36 	bltu	r2,r3,8010254 <__alt_data_end+0xffff0854>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 8010260:	8011efc0 	call	8011efc <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 8010264:	8011f800 	call	8011f80 <alt_main>

08010268 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 8010268:	003fff06 	br	8010268 <__alt_data_end+0xffff0868>

0801026c <SGTL5000_Reg_Rd>:
#include "sgtl5000.h"
#include "altera_avalon_i2c.h"
#include "altera_avalon_i2c_regs.h"

WORD SGTL5000_Reg_Rd (ALT_AVALON_I2C_DEV_t* dev, WORD ADDR)
{
 801026c:	defff804 	addi	sp,sp,-32
 8010270:	dfc00715 	stw	ra,28(sp)
 8010274:	df000615 	stw	fp,24(sp)
 8010278:	df000604 	addi	fp,sp,24
 801027c:	e13ffe15 	stw	r4,-8(fp)
 8010280:	2805883a 	mov	r2,r5
 8010284:	e0bfff0d 	sth	r2,-4(fp)
	BYTE buffer[2];
	WORD value;
	buffer[0] = (ADDR & 0xFF00) >> 8;
 8010288:	e0bfff0b 	ldhu	r2,-4(fp)
 801028c:	1004d23a 	srli	r2,r2,8
 8010290:	e0bffd85 	stb	r2,-10(fp)
	buffer[1] = (ADDR & 0x00FF);
 8010294:	e0bfff0b 	ldhu	r2,-4(fp)
 8010298:	e0bffdc5 	stb	r2,-9(fp)

	ALT_AVALON_I2C_STATUS_CODE status=alt_avalon_i2c_master_tx_rx(dev,buffer,2,buffer,2,0);
 801029c:	e13ffd84 	addi	r4,fp,-10
 80102a0:	e0fffd84 	addi	r3,fp,-10
 80102a4:	d8000115 	stw	zero,4(sp)
 80102a8:	00800084 	movi	r2,2
 80102ac:	d8800015 	stw	r2,0(sp)
 80102b0:	200f883a 	mov	r7,r4
 80102b4:	01800084 	movi	r6,2
 80102b8:	180b883a 	mov	r5,r3
 80102bc:	e13ffe17 	ldw	r4,-8(fp)
 80102c0:	80131340 	call	8013134 <alt_avalon_i2c_master_tx_rx>
 80102c4:	e0bffc15 	stw	r2,-16(fp)
	printf("%d\n",status);
 80102c8:	e17ffc17 	ldw	r5,-16(fp)
 80102cc:	01020074 	movhi	r4,2049
 80102d0:	21182904 	addi	r4,r4,24740
 80102d4:	80116d40 	call	80116d4 <printf>
	if (status != ALT_AVALON_I2C_SUCCESS){
 80102d8:	e0bffc17 	ldw	r2,-16(fp)
 80102dc:	10000626 	beq	r2,zero,80102f8 <SGTL5000_Reg_Rd+0x8c>
		printf ("SGTL5000 I2C error, address: %x", ADDR);
 80102e0:	e0bfff0b 	ldhu	r2,-4(fp)
 80102e4:	100b883a 	mov	r5,r2
 80102e8:	01020074 	movhi	r4,2049
 80102ec:	21182a04 	addi	r4,r4,24744
 80102f0:	80116d40 	call	80116d4 <printf>
		while (1)
		{
			//hang here
		}
 80102f4:	003fff06 	br	80102f4 <__alt_data_end+0xffff08f4>
	}
	value = (buffer[0] << 8) | buffer[1];
 80102f8:	e0bffd83 	ldbu	r2,-10(fp)
 80102fc:	10803fcc 	andi	r2,r2,255
 8010300:	1004923a 	slli	r2,r2,8
 8010304:	1007883a 	mov	r3,r2
 8010308:	e0bffdc3 	ldbu	r2,-9(fp)
 801030c:	10803fcc 	andi	r2,r2,255
 8010310:	1884b03a 	or	r2,r3,r2
 8010314:	e0bffd0d 	sth	r2,-12(fp)
	return value;
 8010318:	e0bffd0b 	ldhu	r2,-12(fp)
}
 801031c:	e037883a 	mov	sp,fp
 8010320:	dfc00117 	ldw	ra,4(sp)
 8010324:	df000017 	ldw	fp,0(sp)
 8010328:	dec00204 	addi	sp,sp,8
 801032c:	f800283a 	ret

08010330 <SGTL5000_Reg_Wr>:

WORD SGTL5000_Reg_Wr (ALT_AVALON_I2C_DEV_t* dev, WORD ADDR, WORD DATA)
{
 8010330:	defff904 	addi	sp,sp,-28
 8010334:	dfc00615 	stw	ra,24(sp)
 8010338:	df000515 	stw	fp,20(sp)
 801033c:	df000504 	addi	fp,sp,20
 8010340:	e13ffd15 	stw	r4,-12(fp)
 8010344:	2807883a 	mov	r3,r5
 8010348:	3005883a 	mov	r2,r6
 801034c:	e0fffe0d 	sth	r3,-8(fp)
 8010350:	e0bfff0d 	sth	r2,-4(fp)
	BYTE buffer[4];
	buffer[0] = (ADDR & 0xFF00) >> 8;
 8010354:	e0bffe0b 	ldhu	r2,-8(fp)
 8010358:	1004d23a 	srli	r2,r2,8
 801035c:	e0bffc05 	stb	r2,-16(fp)
	buffer[1] = (ADDR & 0x00FF);
 8010360:	e0bffe0b 	ldhu	r2,-8(fp)
 8010364:	e0bffc45 	stb	r2,-15(fp)
	buffer[2] = (DATA & 0xFF00) >> 8;
 8010368:	e0bfff0b 	ldhu	r2,-4(fp)
 801036c:	1004d23a 	srli	r2,r2,8
 8010370:	e0bffc85 	stb	r2,-14(fp)
	buffer[3] = (DATA & 0x00FF);
 8010374:	e0bfff0b 	ldhu	r2,-4(fp)
 8010378:	e0bffcc5 	stb	r2,-13(fp)


	ALT_AVALON_I2C_STATUS_CODE status=alt_avalon_i2c_master_tx(dev,buffer,4,0);
 801037c:	e0bffc04 	addi	r2,fp,-16
 8010380:	000f883a 	mov	r7,zero
 8010384:	01800104 	movi	r6,4
 8010388:	100b883a 	mov	r5,r2
 801038c:	e13ffd17 	ldw	r4,-12(fp)
 8010390:	8012f100 	call	8012f10 <alt_avalon_i2c_master_tx>
 8010394:	e0bffb15 	stw	r2,-20(fp)

	if (status != ALT_AVALON_I2C_SUCCESS){
 8010398:	e0bffb17 	ldw	r2,-20(fp)
 801039c:	10000626 	beq	r2,zero,80103b8 <SGTL5000_Reg_Wr+0x88>
		printf ("SGTL5000 I2C error, address: %x", ADDR);
 80103a0:	e0bffe0b 	ldhu	r2,-8(fp)
 80103a4:	100b883a 	mov	r5,r2
 80103a8:	01020074 	movhi	r4,2049
 80103ac:	21182a04 	addi	r4,r4,24744
 80103b0:	80116d40 	call	80116d4 <printf>
		while (1)
		{
			//hang here
		}
 80103b4:	003fff06 	br	80103b4 <__alt_data_end+0xffff09b4>
	}
	return DATA;
 80103b8:	e0bfff0b 	ldhu	r2,-4(fp)
}
 80103bc:	e037883a 	mov	sp,fp
 80103c0:	dfc00117 	ldw	ra,4(sp)
 80103c4:	df000017 	ldw	fp,0(sp)
 80103c8:	dec00204 	addi	sp,sp,8
 80103cc:	f800283a 	ret

080103d0 <setLED>:
#include "sgtl5000/GenericTypeDefs.h"
#include "sgtl5000/sgtl5000.h"


void setLED(int LED)
{
 80103d0:	defffe04 	addi	sp,sp,-8
 80103d4:	df000115 	stw	fp,4(sp)
 80103d8:	df000104 	addi	fp,sp,4
 80103dc:	e13fff15 	stw	r4,-4(fp)
	//IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PIO_BASE, (IORD_ALTERA_AVALON_PIO_DATA(LEDS_PIO_BASE) | (0x001 << LED)));
}
 80103e0:	0001883a 	nop
 80103e4:	e037883a 	mov	sp,fp
 80103e8:	df000017 	ldw	fp,0(sp)
 80103ec:	dec00104 	addi	sp,sp,4
 80103f0:	f800283a 	ret

080103f4 <clearLED>:

void clearLED(int LED)
{
 80103f4:	defffe04 	addi	sp,sp,-8
 80103f8:	df000115 	stw	fp,4(sp)
 80103fc:	df000104 	addi	fp,sp,4
 8010400:	e13fff15 	stw	r4,-4(fp)
	//IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PIO_BASE, (IORD_ALTERA_AVALON_PIO_DATA(LEDS_PIO_BASE) & ~(0x001 << LED)));

}
 8010404:	0001883a 	nop
 8010408:	e037883a 	mov	sp,fp
 801040c:	df000017 	ldw	fp,0(sp)
 8010410:	dec00104 	addi	sp,sp,4
 8010414:	f800283a 	ret

08010418 <printSignedHex0>:

void printSignedHex0(signed char value)
{
 8010418:	defffc04 	addi	sp,sp,-16
 801041c:	dfc00315 	stw	ra,12(sp)
 8010420:	df000215 	stw	fp,8(sp)
 8010424:	df000204 	addi	fp,sp,8
 8010428:	2005883a 	mov	r2,r4
 801042c:	e0bfff05 	stb	r2,-4(fp)
	BYTE tens = 0;
 8010430:	e03ffe05 	stb	zero,-8(fp)
	BYTE ones = 0;
 8010434:	e03ffe45 	stb	zero,-7(fp)
	//WORD pio_val = IORD_ALTERA_AVALON_PIO_DATA(HEX_DIGITS_PIO_BASE);
	if (value < 0)
 8010438:	e0bfff07 	ldb	r2,-4(fp)
 801043c:	1000060e 	bge	r2,zero,8010458 <printSignedHex0+0x40>
	{
		setLED(11);
 8010440:	010002c4 	movi	r4,11
 8010444:	80103d00 	call	80103d0 <setLED>
		value = -value;
 8010448:	e0bfff03 	ldbu	r2,-4(fp)
 801044c:	0085c83a 	sub	r2,zero,r2
 8010450:	e0bfff05 	stb	r2,-4(fp)
 8010454:	00000206 	br	8010460 <printSignedHex0+0x48>
	}
	else
	{
		clearLED(11);
 8010458:	010002c4 	movi	r4,11
 801045c:	80103f40 	call	80103f4 <clearLED>
	}
	//handled hundreds
	if (value / 100)
 8010460:	e0bfff03 	ldbu	r2,-4(fp)
 8010464:	108018c4 	addi	r2,r2,99
 8010468:	10803fcc 	andi	r2,r2,255
 801046c:	108031f0 	cmpltui	r2,r2,199
 8010470:	1000031e 	bne	r2,zero,8010480 <printSignedHex0+0x68>
		setLED(13);
 8010474:	01000344 	movi	r4,13
 8010478:	80103d00 	call	80103d0 <setLED>
 801047c:	00000206 	br	8010488 <printSignedHex0+0x70>
	else
		clearLED(13);
 8010480:	01000344 	movi	r4,13
 8010484:	80103f40 	call	80103f4 <clearLED>

	value = value % 100;
 8010488:	e0bfff07 	ldb	r2,-4(fp)
 801048c:	01401904 	movi	r5,100
 8010490:	1009883a 	mov	r4,r2
 8010494:	80109ac0 	call	80109ac <__modsi3>
 8010498:	e0bfff05 	stb	r2,-4(fp)
	tens = value / 10;
 801049c:	e0bfff07 	ldb	r2,-4(fp)
 80104a0:	01400284 	movi	r5,10
 80104a4:	1009883a 	mov	r4,r2
 80104a8:	80109280 	call	8010928 <__divsi3>
 80104ac:	e0bffe05 	stb	r2,-8(fp)
	ones = value % 10;
 80104b0:	e0bfff07 	ldb	r2,-4(fp)
 80104b4:	01400284 	movi	r5,10
 80104b8:	1009883a 	mov	r4,r2
 80104bc:	80109ac0 	call	80109ac <__modsi3>
 80104c0:	e0bffe45 	stb	r2,-7(fp)
	//pio_val &= 0x00FF;
	//pio_val |= (tens << 12);
	//pio_val |= (ones << 8);

	//IOWR_ALTERA_AVALON_PIO_DATA(HEX_DIGITS_PIO_BASE, pio_val);
}
 80104c4:	0001883a 	nop
 80104c8:	e037883a 	mov	sp,fp
 80104cc:	dfc00117 	ldw	ra,4(sp)
 80104d0:	df000017 	ldw	fp,0(sp)
 80104d4:	dec00204 	addi	sp,sp,8
 80104d8:	f800283a 	ret

080104dc <printSignedHex1>:

void printSignedHex1(signed char value)
{
 80104dc:	defffc04 	addi	sp,sp,-16
 80104e0:	dfc00315 	stw	ra,12(sp)
 80104e4:	df000215 	stw	fp,8(sp)
 80104e8:	df000204 	addi	fp,sp,8
 80104ec:	2005883a 	mov	r2,r4
 80104f0:	e0bfff05 	stb	r2,-4(fp)
	BYTE tens = 0;
 80104f4:	e03ffe05 	stb	zero,-8(fp)
	BYTE ones = 0;
 80104f8:	e03ffe45 	stb	zero,-7(fp)
	//DWORD pio_val = IORD_ALTERA_AVALON_PIO_DATA(HEX_DIGITS_PIO_BASE);
	if (value < 0)
 80104fc:	e0bfff07 	ldb	r2,-4(fp)
 8010500:	1000060e 	bge	r2,zero,801051c <printSignedHex1+0x40>
	{
		setLED(10);
 8010504:	01000284 	movi	r4,10
 8010508:	80103d00 	call	80103d0 <setLED>
		value = -value;
 801050c:	e0bfff03 	ldbu	r2,-4(fp)
 8010510:	0085c83a 	sub	r2,zero,r2
 8010514:	e0bfff05 	stb	r2,-4(fp)
 8010518:	00000206 	br	8010524 <printSignedHex1+0x48>
	}
	else
	{
		clearLED(10);
 801051c:	01000284 	movi	r4,10
 8010520:	80103f40 	call	80103f4 <clearLED>
	}
	//handled hundreds
	if (value / 100)
 8010524:	e0bfff03 	ldbu	r2,-4(fp)
 8010528:	108018c4 	addi	r2,r2,99
 801052c:	10803fcc 	andi	r2,r2,255
 8010530:	108031f0 	cmpltui	r2,r2,199
 8010534:	1000031e 	bne	r2,zero,8010544 <printSignedHex1+0x68>
		setLED(12);
 8010538:	01000304 	movi	r4,12
 801053c:	80103d00 	call	80103d0 <setLED>
 8010540:	00000206 	br	801054c <printSignedHex1+0x70>
	else
		clearLED(12);
 8010544:	01000304 	movi	r4,12
 8010548:	80103f40 	call	80103f4 <clearLED>

	value = value % 100;
 801054c:	e0bfff07 	ldb	r2,-4(fp)
 8010550:	01401904 	movi	r5,100
 8010554:	1009883a 	mov	r4,r2
 8010558:	80109ac0 	call	80109ac <__modsi3>
 801055c:	e0bfff05 	stb	r2,-4(fp)
	tens = value / 10;
 8010560:	e0bfff07 	ldb	r2,-4(fp)
 8010564:	01400284 	movi	r5,10
 8010568:	1009883a 	mov	r4,r2
 801056c:	80109280 	call	8010928 <__divsi3>
 8010570:	e0bffe05 	stb	r2,-8(fp)
	ones = value % 10;
 8010574:	e0bfff07 	ldb	r2,-4(fp)
 8010578:	01400284 	movi	r5,10
 801057c:	1009883a 	mov	r4,r2
 8010580:	80109ac0 	call	80109ac <__modsi3>
 8010584:	e0bffe45 	stb	r2,-7(fp)
	tens = value / 10;
 8010588:	e0bfff07 	ldb	r2,-4(fp)
 801058c:	01400284 	movi	r5,10
 8010590:	1009883a 	mov	r4,r2
 8010594:	80109280 	call	8010928 <__divsi3>
 8010598:	e0bffe05 	stb	r2,-8(fp)
	ones = value % 10;
 801059c:	e0bfff07 	ldb	r2,-4(fp)
 80105a0:	01400284 	movi	r5,10
 80105a4:	1009883a 	mov	r4,r2
 80105a8:	80109ac0 	call	80109ac <__modsi3>
 80105ac:	e0bffe45 	stb	r2,-7(fp)
	//pio_val &= 0xFF00;
	//pio_val |= (tens << 4);
	//pio_val |= (ones << 0);

	//IOWR_ALTERA_AVALON_PIO_DATA(HEX_DIGITS_PIO_BASE, pio_val);
}
 80105b0:	0001883a 	nop
 80105b4:	e037883a 	mov	sp,fp
 80105b8:	dfc00117 	ldw	ra,4(sp)
 80105bc:	df000017 	ldw	fp,0(sp)
 80105c0:	dec00204 	addi	sp,sp,8
 80105c4:	f800283a 	ret

080105c8 <main>:


int main()
{
 80105c8:	defffc04 	addi	sp,sp,-16
 80105cc:	dfc00315 	stw	ra,12(sp)
 80105d0:	df000215 	stw	fp,8(sp)
 80105d4:	df000204 	addi	fp,sp,8
	ALT_AVALON_I2C_DEV_t *i2c_dev; //pointer to instance structure
	//get a pointer to the Avalon i2c instance
	i2c_dev = alt_avalon_i2c_open("/dev/i2c_0"); //this has to reflect Platform Designer name
 80105d8:	01020074 	movhi	r4,2049
 80105dc:	21183204 	addi	r4,r4,24776
 80105e0:	80125380 	call	8012538 <alt_avalon_i2c_open>
 80105e4:	e0bffe15 	stw	r2,-8(fp)
	if (NULL==i2c_dev)						     //check the BSP if unsure
 80105e8:	e0bffe17 	ldw	r2,-8(fp)
 80105ec:	1000051e 	bne	r2,zero,8010604 <main+0x3c>
	{
		printf("Error: Cannot find /dev/i2c_0\n");
 80105f0:	01020074 	movhi	r4,2049
 80105f4:	21183504 	addi	r4,r4,24788
 80105f8:	80117a00 	call	80117a0 <puts>
		return 1;
 80105fc:	00800044 	movi	r2,1
 8010600:	0000ac06 	br	80108b4 <main+0x2ec>
	}
	printf ("I2C Test Program\n");
 8010604:	01020074 	movhi	r4,2049
 8010608:	21183d04 	addi	r4,r4,24820
 801060c:	80117a00 	call	80117a0 <puts>

	alt_avalon_i2c_master_target_set(i2c_dev,0xA); //CODEC at address 0b0001010
 8010610:	01400284 	movi	r5,10
 8010614:	e13ffe17 	ldw	r4,-8(fp)
 8010618:	8012d080 	call	8012d08 <alt_avalon_i2c_master_target_set>
	//print device ID (verify I2C is working)
	printf( "Device ID register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ID));
 801061c:	000b883a 	mov	r5,zero
 8010620:	e13ffe17 	ldw	r4,-8(fp)
 8010624:	801026c0 	call	801026c <SGTL5000_Reg_Rd>
 8010628:	10bfffcc 	andi	r2,r2,65535
 801062c:	100b883a 	mov	r5,r2
 8010630:	01020074 	movhi	r4,2049
 8010634:	21184204 	addi	r4,r4,24840
 8010638:	80116d40 	call	80116d4 <printf>

	//configure PLL, input frequency is 12.5 MHz, output frequency is 180.6336 MHz if 44.1kHz is desired
	//or 196.608 MHz else
	BYTE int_divisor = 180633600/12500000;
 801063c:	00800384 	movi	r2,14
 8010640:	e0bfff05 	stb	r2,-4(fp)
	WORD frac_divisor = (WORD)(((180633600.0f/12500000.0f) - (float)int_divisor) * 2048.0f);
 8010644:	e0bfff03 	ldbu	r2,-4(fp)
 8010648:	1009883a 	mov	r4,r2
 801064c:	801151c0 	call	801151c <__floatunsisf>
 8010650:	1007883a 	mov	r3,r2
 8010654:	180b883a 	mov	r5,r3
 8010658:	011059f4 	movhi	r4,16743
 801065c:	210d8144 	addi	r4,r4,13829
 8010660:	8010fc80 	call	8010fc8 <__subsf3>
 8010664:	1007883a 	mov	r3,r2
 8010668:	1805883a 	mov	r2,r3
 801066c:	01514034 	movhi	r5,17664
 8010670:	1009883a 	mov	r4,r2
 8010674:	8010b980 	call	8010b98 <__mulsf3>
 8010678:	1007883a 	mov	r3,r2
 801067c:	1805883a 	mov	r2,r3
 8010680:	1009883a 	mov	r4,r2
 8010684:	80108c80 	call	80108c8 <__fixunssfsi>
 8010688:	e0bfff8d 	sth	r2,-2(fp)
	printf( "Programming PLL with integer divisor: %d, fractional divisor %d\n", int_divisor, frac_divisor);
 801068c:	e0bfff03 	ldbu	r2,-4(fp)
 8010690:	e0ffff8b 	ldhu	r3,-2(fp)
 8010694:	180d883a 	mov	r6,r3
 8010698:	100b883a 	mov	r5,r2
 801069c:	01020074 	movhi	r4,2049
 80106a0:	21184804 	addi	r4,r4,24864
 80106a4:	80116d40 	call	80116d4 <printf>
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_PLL_CTRL, \
				int_divisor << SGTL5000_PLL_INT_DIV_SHIFT|
 80106a8:	e0bfff03 	ldbu	r2,-4(fp)
 80106ac:	100492fa 	slli	r2,r2,11
	//configure PLL, input frequency is 12.5 MHz, output frequency is 180.6336 MHz if 44.1kHz is desired
	//or 196.608 MHz else
	BYTE int_divisor = 180633600/12500000;
	WORD frac_divisor = (WORD)(((180633600.0f/12500000.0f) - (float)int_divisor) * 2048.0f);
	printf( "Programming PLL with integer divisor: %d, fractional divisor %d\n", int_divisor, frac_divisor);
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_PLL_CTRL, \
 80106b0:	1007883a 	mov	r3,r2
 80106b4:	e0bfff8b 	ldhu	r2,-2(fp)
 80106b8:	1884b03a 	or	r2,r3,r2
 80106bc:	10bfffcc 	andi	r2,r2,65535
 80106c0:	100d883a 	mov	r6,r2
 80106c4:	01400c84 	movi	r5,50
 80106c8:	e13ffe17 	ldw	r4,-8(fp)
 80106cc:	80103300 	call	8010330 <SGTL5000_Reg_Wr>
				int_divisor << SGTL5000_PLL_INT_DIV_SHIFT|
				frac_divisor << SGTL5000_PLL_FRAC_DIV_SHIFT);
	printf( "CHIP_PLL_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_PLL_CTRL));
 80106d0:	01400c84 	movi	r5,50
 80106d4:	e13ffe17 	ldw	r4,-8(fp)
 80106d8:	801026c0 	call	801026c <SGTL5000_Reg_Rd>
 80106dc:	10bfffcc 	andi	r2,r2,65535
 80106e0:	100b883a 	mov	r5,r2
 80106e4:	01020074 	movhi	r4,2049
 80106e8:	21185904 	addi	r4,r4,24932
 80106ec:	80116d40 	call	80116d4 <printf>

	//configure power control, disable internal VDDD, VDDIO=3.3V, VDDA=VDDD=1.8V (ext)
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_ANA_POWER, \
 80106f0:	01917f84 	movi	r6,17918
 80106f4:	01400c04 	movi	r5,48
 80106f8:	e13ffe17 	ldw	r4,-8(fp)
 80106fc:	80103300 	call	8010330 <SGTL5000_Reg_Wr>
			SGTL5000_REFTOP_POWERUP|
			SGTL5000_HP_POWERUP|
			SGTL5000_DAC_POWERUP|
			SGTL5000_CAPLESS_HP_POWERUP|
			SGTL5000_ADC_POWERUP);
	printf( "CHIP_ANA_POWER register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ANA_POWER));
 8010700:	01400c04 	movi	r5,48
 8010704:	e13ffe17 	ldw	r4,-8(fp)
 8010708:	801026c0 	call	801026c <SGTL5000_Reg_Rd>
 801070c:	10bfffcc 	andi	r2,r2,65535
 8010710:	100b883a 	mov	r5,r2
 8010714:	01020074 	movhi	r4,2049
 8010718:	21186004 	addi	r4,r4,24960
 801071c:	80116d40 	call	80116d4 <printf>

	//select internal ground bias to .9V (1.8V/2)
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_REF_CTRL, 0x004E);
 8010720:	01801384 	movi	r6,78
 8010724:	01400a04 	movi	r5,40
 8010728:	e13ffe17 	ldw	r4,-8(fp)
 801072c:	80103300 	call	8010330 <SGTL5000_Reg_Wr>
	printf( "CHIP_REF_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_REF_CTRL));
 8010730:	01400a04 	movi	r5,40
 8010734:	e13ffe17 	ldw	r4,-8(fp)
 8010738:	801026c0 	call	801026c <SGTL5000_Reg_Rd>
 801073c:	10bfffcc 	andi	r2,r2,65535
 8010740:	100b883a 	mov	r5,r2
 8010744:	01020074 	movhi	r4,2049
 8010748:	21186804 	addi	r4,r4,24992
 801074c:	80116d40 	call	80116d4 <printf>

	//enable core modules
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_DIG_POWER,\
 8010750:	018018c4 	movi	r6,99
 8010754:	01400084 	movi	r5,2
 8010758:	e13ffe17 	ldw	r4,-8(fp)
 801075c:	80103300 	call	8010330 <SGTL5000_Reg_Wr>
			SGTL5000_ADC_EN|
			SGTL5000_DAC_EN|
			//SGTL5000_DAP_POWERUP| //disable digital audio processor in CODEC
			SGTL5000_I2S_OUT_POWERUP|
			SGTL5000_I2S_IN_POWERUP);
	printf( "CHIP_DIG_POWER register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_DIG_POWER));
 8010760:	01400084 	movi	r5,2
 8010764:	e13ffe17 	ldw	r4,-8(fp)
 8010768:	801026c0 	call	801026c <SGTL5000_Reg_Rd>
 801076c:	10bfffcc 	andi	r2,r2,65535
 8010770:	100b883a 	mov	r5,r2
 8010774:	01020074 	movhi	r4,2049
 8010778:	21186f04 	addi	r4,r4,25020
 801077c:	80116d40 	call	80116d4 <printf>


	//MCLK is 12.5 MHz, configure clocks to use PLL
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_CLK_CTRL, \
 8010780:	018001c4 	movi	r6,7
 8010784:	01400104 	movi	r5,4
 8010788:	e13ffe17 	ldw	r4,-8(fp)
 801078c:	80103300 	call	8010330 <SGTL5000_Reg_Wr>
			SGTL5000_SYS_FS_44_1k << SGTL5000_SYS_FS_SHIFT |
			SGTL5000_MCLK_FREQ_PLL << SGTL5000_MCLK_FREQ_SHIFT);
	printf( "CHIP_CLK_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_CLK_CTRL));
 8010790:	01400104 	movi	r5,4
 8010794:	e13ffe17 	ldw	r4,-8(fp)
 8010798:	801026c0 	call	801026c <SGTL5000_Reg_Rd>
 801079c:	10bfffcc 	andi	r2,r2,65535
 80107a0:	100b883a 	mov	r5,r2
 80107a4:	01020074 	movhi	r4,2049
 80107a8:	21187704 	addi	r4,r4,25052
 80107ac:	80116d40 	call	80116d4 <printf>

	//Set as I2S master
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_I2S_CTRL, SGTL5000_I2S_MASTER);
 80107b0:	01802004 	movi	r6,128
 80107b4:	01400184 	movi	r5,6
 80107b8:	e13ffe17 	ldw	r4,-8(fp)
 80107bc:	80103300 	call	8010330 <SGTL5000_Reg_Wr>
	printf( "CHIP_I2S_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_I2S_CTRL));
 80107c0:	01400184 	movi	r5,6
 80107c4:	e13ffe17 	ldw	r4,-8(fp)
 80107c8:	801026c0 	call	801026c <SGTL5000_Reg_Rd>
 80107cc:	10bfffcc 	andi	r2,r2,65535
 80107d0:	100b883a 	mov	r5,r2
 80107d4:	01020074 	movhi	r4,2049
 80107d8:	21187e04 	addi	r4,r4,25080
 80107dc:	80116d40 	call	80116d4 <printf>

	//ADC input from Line
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_ANA_CTRL, \
 80107e0:	01800104 	movi	r6,4
 80107e4:	01400904 	movi	r5,36
 80107e8:	e13ffe17 	ldw	r4,-8(fp)
 80107ec:	80103300 	call	8010330 <SGTL5000_Reg_Wr>
			SGTL5000_ADC_SEL_LINE_IN << SGTL5000_ADC_SEL_SHIFT);
	printf( "CHIP_ANA_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ANA_CTRL));
 80107f0:	01400904 	movi	r5,36
 80107f4:	e13ffe17 	ldw	r4,-8(fp)
 80107f8:	801026c0 	call	801026c <SGTL5000_Reg_Rd>
 80107fc:	10bfffcc 	andi	r2,r2,65535
 8010800:	100b883a 	mov	r5,r2
 8010804:	01020074 	movhi	r4,2049
 8010808:	21188504 	addi	r4,r4,25108
 801080c:	80116d40 	call	80116d4 <printf>

	//ADC -> I2S out, I2S in -> DAC
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_SSS_CTRL, \
 8010810:	01800404 	movi	r6,16
 8010814:	01400284 	movi	r5,10
 8010818:	e13ffe17 	ldw	r4,-8(fp)
 801081c:	80103300 	call	8010330 <SGTL5000_Reg_Wr>
			SGTL5000_DAC_SEL_I2S_IN << SGTL5000_DAC_SEL_SHIFT |
			SGTL5000_I2S_OUT_SEL_ADC << SGTL5000_I2S_OUT_SEL_SHIFT);
	printf( "CHIP_SSS_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_SSS_CTRL));
 8010820:	01400284 	movi	r5,10
 8010824:	e13ffe17 	ldw	r4,-8(fp)
 8010828:	801026c0 	call	801026c <SGTL5000_Reg_Rd>
 801082c:	10bfffcc 	andi	r2,r2,65535
 8010830:	100b883a 	mov	r5,r2
 8010834:	01020074 	movhi	r4,2049
 8010838:	21188c04 	addi	r4,r4,25136
 801083c:	80116d40 	call	80116d4 <printf>

	printf( "CHIP_ANA_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ANA_CTRL));
 8010840:	01400904 	movi	r5,36
 8010844:	e13ffe17 	ldw	r4,-8(fp)
 8010848:	801026c0 	call	801026c <SGTL5000_Reg_Rd>
 801084c:	10bfffcc 	andi	r2,r2,65535
 8010850:	100b883a 	mov	r5,r2
 8010854:	01020074 	movhi	r4,2049
 8010858:	21188504 	addi	r4,r4,25108
 801085c:	80116d40 	call	80116d4 <printf>

	//ADC -> I2S out, I2S in -> DAC
	SGTL5000_Reg_Wr(i2c_dev, SGTL5000_CHIP_ADCDAC_CTRL, 0x0000);
 8010860:	000d883a 	mov	r6,zero
 8010864:	01400384 	movi	r5,14
 8010868:	e13ffe17 	ldw	r4,-8(fp)
 801086c:	80103300 	call	8010330 <SGTL5000_Reg_Wr>
	printf( "CHIP_ADCDAC_CTRL register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_ADCDAC_CTRL));
 8010870:	01400384 	movi	r5,14
 8010874:	e13ffe17 	ldw	r4,-8(fp)
 8010878:	801026c0 	call	801026c <SGTL5000_Reg_Rd>
 801087c:	10bfffcc 	andi	r2,r2,65535
 8010880:	100b883a 	mov	r5,r2
 8010884:	01020074 	movhi	r4,2049
 8010888:	21189304 	addi	r4,r4,25164
 801088c:	80116d40 	call	80116d4 <printf>
	printf( "CHIP_PAD_STRENGTH register: %x\n", SGTL5000_Reg_Rd (i2c_dev, SGTL5000_CHIP_PAD_STRENGTH));
 8010890:	01400504 	movi	r5,20
 8010894:	e13ffe17 	ldw	r4,-8(fp)
 8010898:	801026c0 	call	801026c <SGTL5000_Reg_Rd>
 801089c:	10bfffcc 	andi	r2,r2,65535
 80108a0:	100b883a 	mov	r5,r2
 80108a4:	01020074 	movhi	r4,2049
 80108a8:	21189b04 	addi	r4,r4,25196
 80108ac:	80116d40 	call	80116d4 <printf>


	return 0;
 80108b0:	0005883a 	mov	r2,zero
}
 80108b4:	e037883a 	mov	sp,fp
 80108b8:	dfc00117 	ldw	ra,4(sp)
 80108bc:	df000017 	ldw	fp,0(sp)
 80108c0:	dec00204 	addi	sp,sp,8
 80108c4:	f800283a 	ret

080108c8 <__fixunssfsi>:
 80108c8:	defffd04 	addi	sp,sp,-12
 80108cc:	dc000015 	stw	r16,0(sp)
 80108d0:	0413c034 	movhi	r16,20224
 80108d4:	800b883a 	mov	r5,r16
 80108d8:	dc400115 	stw	r17,4(sp)
 80108dc:	dfc00215 	stw	ra,8(sp)
 80108e0:	2023883a 	mov	r17,r4
 80108e4:	8010adc0 	call	8010adc <__gesf2>
 80108e8:	1000070e 	bge	r2,zero,8010908 <__fixunssfsi+0x40>
 80108ec:	8809883a 	mov	r4,r17
 80108f0:	80114ac0 	call	80114ac <__fixsfsi>
 80108f4:	dfc00217 	ldw	ra,8(sp)
 80108f8:	dc400117 	ldw	r17,4(sp)
 80108fc:	dc000017 	ldw	r16,0(sp)
 8010900:	dec00304 	addi	sp,sp,12
 8010904:	f800283a 	ret
 8010908:	800b883a 	mov	r5,r16
 801090c:	8809883a 	mov	r4,r17
 8010910:	8010fc80 	call	8010fc8 <__subsf3>
 8010914:	1009883a 	mov	r4,r2
 8010918:	80114ac0 	call	80114ac <__fixsfsi>
 801091c:	00e00034 	movhi	r3,32768
 8010920:	10c5883a 	add	r2,r2,r3
 8010924:	003ff306 	br	80108f4 <__alt_data_end+0xffff0ef4>

08010928 <__divsi3>:
 8010928:	20001b16 	blt	r4,zero,8010998 <__divsi3+0x70>
 801092c:	000f883a 	mov	r7,zero
 8010930:	28001616 	blt	r5,zero,801098c <__divsi3+0x64>
 8010934:	200d883a 	mov	r6,r4
 8010938:	29001a2e 	bgeu	r5,r4,80109a4 <__divsi3+0x7c>
 801093c:	00800804 	movi	r2,32
 8010940:	00c00044 	movi	r3,1
 8010944:	00000106 	br	801094c <__divsi3+0x24>
 8010948:	10000d26 	beq	r2,zero,8010980 <__divsi3+0x58>
 801094c:	294b883a 	add	r5,r5,r5
 8010950:	10bfffc4 	addi	r2,r2,-1
 8010954:	18c7883a 	add	r3,r3,r3
 8010958:	293ffb36 	bltu	r5,r4,8010948 <__alt_data_end+0xffff0f48>
 801095c:	0005883a 	mov	r2,zero
 8010960:	18000726 	beq	r3,zero,8010980 <__divsi3+0x58>
 8010964:	0005883a 	mov	r2,zero
 8010968:	31400236 	bltu	r6,r5,8010974 <__divsi3+0x4c>
 801096c:	314dc83a 	sub	r6,r6,r5
 8010970:	10c4b03a 	or	r2,r2,r3
 8010974:	1806d07a 	srli	r3,r3,1
 8010978:	280ad07a 	srli	r5,r5,1
 801097c:	183ffa1e 	bne	r3,zero,8010968 <__alt_data_end+0xffff0f68>
 8010980:	38000126 	beq	r7,zero,8010988 <__divsi3+0x60>
 8010984:	0085c83a 	sub	r2,zero,r2
 8010988:	f800283a 	ret
 801098c:	014bc83a 	sub	r5,zero,r5
 8010990:	39c0005c 	xori	r7,r7,1
 8010994:	003fe706 	br	8010934 <__alt_data_end+0xffff0f34>
 8010998:	0109c83a 	sub	r4,zero,r4
 801099c:	01c00044 	movi	r7,1
 80109a0:	003fe306 	br	8010930 <__alt_data_end+0xffff0f30>
 80109a4:	00c00044 	movi	r3,1
 80109a8:	003fee06 	br	8010964 <__alt_data_end+0xffff0f64>

080109ac <__modsi3>:
 80109ac:	20001716 	blt	r4,zero,8010a0c <__modsi3+0x60>
 80109b0:	000f883a 	mov	r7,zero
 80109b4:	2005883a 	mov	r2,r4
 80109b8:	28001216 	blt	r5,zero,8010a04 <__modsi3+0x58>
 80109bc:	2900162e 	bgeu	r5,r4,8010a18 <__modsi3+0x6c>
 80109c0:	01800804 	movi	r6,32
 80109c4:	00c00044 	movi	r3,1
 80109c8:	00000106 	br	80109d0 <__modsi3+0x24>
 80109cc:	30000a26 	beq	r6,zero,80109f8 <__modsi3+0x4c>
 80109d0:	294b883a 	add	r5,r5,r5
 80109d4:	31bfffc4 	addi	r6,r6,-1
 80109d8:	18c7883a 	add	r3,r3,r3
 80109dc:	293ffb36 	bltu	r5,r4,80109cc <__alt_data_end+0xffff0fcc>
 80109e0:	18000526 	beq	r3,zero,80109f8 <__modsi3+0x4c>
 80109e4:	1806d07a 	srli	r3,r3,1
 80109e8:	11400136 	bltu	r2,r5,80109f0 <__modsi3+0x44>
 80109ec:	1145c83a 	sub	r2,r2,r5
 80109f0:	280ad07a 	srli	r5,r5,1
 80109f4:	183ffb1e 	bne	r3,zero,80109e4 <__alt_data_end+0xffff0fe4>
 80109f8:	38000126 	beq	r7,zero,8010a00 <__modsi3+0x54>
 80109fc:	0085c83a 	sub	r2,zero,r2
 8010a00:	f800283a 	ret
 8010a04:	014bc83a 	sub	r5,zero,r5
 8010a08:	003fec06 	br	80109bc <__alt_data_end+0xffff0fbc>
 8010a0c:	0109c83a 	sub	r4,zero,r4
 8010a10:	01c00044 	movi	r7,1
 8010a14:	003fe706 	br	80109b4 <__alt_data_end+0xffff0fb4>
 8010a18:	00c00044 	movi	r3,1
 8010a1c:	003ff106 	br	80109e4 <__alt_data_end+0xffff0fe4>

08010a20 <__udivsi3>:
 8010a20:	200d883a 	mov	r6,r4
 8010a24:	2900152e 	bgeu	r5,r4,8010a7c <__udivsi3+0x5c>
 8010a28:	28001416 	blt	r5,zero,8010a7c <__udivsi3+0x5c>
 8010a2c:	00800804 	movi	r2,32
 8010a30:	00c00044 	movi	r3,1
 8010a34:	00000206 	br	8010a40 <__udivsi3+0x20>
 8010a38:	10000e26 	beq	r2,zero,8010a74 <__udivsi3+0x54>
 8010a3c:	28000516 	blt	r5,zero,8010a54 <__udivsi3+0x34>
 8010a40:	294b883a 	add	r5,r5,r5
 8010a44:	10bfffc4 	addi	r2,r2,-1
 8010a48:	18c7883a 	add	r3,r3,r3
 8010a4c:	293ffa36 	bltu	r5,r4,8010a38 <__alt_data_end+0xffff1038>
 8010a50:	18000826 	beq	r3,zero,8010a74 <__udivsi3+0x54>
 8010a54:	0005883a 	mov	r2,zero
 8010a58:	31400236 	bltu	r6,r5,8010a64 <__udivsi3+0x44>
 8010a5c:	314dc83a 	sub	r6,r6,r5
 8010a60:	10c4b03a 	or	r2,r2,r3
 8010a64:	1806d07a 	srli	r3,r3,1
 8010a68:	280ad07a 	srli	r5,r5,1
 8010a6c:	183ffa1e 	bne	r3,zero,8010a58 <__alt_data_end+0xffff1058>
 8010a70:	f800283a 	ret
 8010a74:	0005883a 	mov	r2,zero
 8010a78:	f800283a 	ret
 8010a7c:	00c00044 	movi	r3,1
 8010a80:	003ff406 	br	8010a54 <__alt_data_end+0xffff1054>

08010a84 <__umodsi3>:
 8010a84:	2005883a 	mov	r2,r4
 8010a88:	2900122e 	bgeu	r5,r4,8010ad4 <__umodsi3+0x50>
 8010a8c:	28001116 	blt	r5,zero,8010ad4 <__umodsi3+0x50>
 8010a90:	01800804 	movi	r6,32
 8010a94:	00c00044 	movi	r3,1
 8010a98:	00000206 	br	8010aa4 <__umodsi3+0x20>
 8010a9c:	30000c26 	beq	r6,zero,8010ad0 <__umodsi3+0x4c>
 8010aa0:	28000516 	blt	r5,zero,8010ab8 <__umodsi3+0x34>
 8010aa4:	294b883a 	add	r5,r5,r5
 8010aa8:	31bfffc4 	addi	r6,r6,-1
 8010aac:	18c7883a 	add	r3,r3,r3
 8010ab0:	293ffa36 	bltu	r5,r4,8010a9c <__alt_data_end+0xffff109c>
 8010ab4:	18000626 	beq	r3,zero,8010ad0 <__umodsi3+0x4c>
 8010ab8:	1806d07a 	srli	r3,r3,1
 8010abc:	11400136 	bltu	r2,r5,8010ac4 <__umodsi3+0x40>
 8010ac0:	1145c83a 	sub	r2,r2,r5
 8010ac4:	280ad07a 	srli	r5,r5,1
 8010ac8:	183ffb1e 	bne	r3,zero,8010ab8 <__alt_data_end+0xffff10b8>
 8010acc:	f800283a 	ret
 8010ad0:	f800283a 	ret
 8010ad4:	00c00044 	movi	r3,1
 8010ad8:	003ff706 	br	8010ab8 <__alt_data_end+0xffff10b8>

08010adc <__gesf2>:
 8010adc:	2004d5fa 	srli	r2,r4,23
 8010ae0:	2806d5fa 	srli	r3,r5,23
 8010ae4:	01802034 	movhi	r6,128
 8010ae8:	31bfffc4 	addi	r6,r6,-1
 8010aec:	10803fcc 	andi	r2,r2,255
 8010af0:	01c03fc4 	movi	r7,255
 8010af4:	3110703a 	and	r8,r6,r4
 8010af8:	18c03fcc 	andi	r3,r3,255
 8010afc:	314c703a 	and	r6,r6,r5
 8010b00:	2008d7fa 	srli	r4,r4,31
 8010b04:	280ad7fa 	srli	r5,r5,31
 8010b08:	11c01926 	beq	r2,r7,8010b70 <__gesf2+0x94>
 8010b0c:	01c03fc4 	movi	r7,255
 8010b10:	19c00f26 	beq	r3,r7,8010b50 <__gesf2+0x74>
 8010b14:	1000061e 	bne	r2,zero,8010b30 <__gesf2+0x54>
 8010b18:	400f003a 	cmpeq	r7,r8,zero
 8010b1c:	1800071e 	bne	r3,zero,8010b3c <__gesf2+0x60>
 8010b20:	3000061e 	bne	r6,zero,8010b3c <__gesf2+0x60>
 8010b24:	0005883a 	mov	r2,zero
 8010b28:	40000e1e 	bne	r8,zero,8010b64 <__gesf2+0x88>
 8010b2c:	f800283a 	ret
 8010b30:	18000a1e 	bne	r3,zero,8010b5c <__gesf2+0x80>
 8010b34:	30000b26 	beq	r6,zero,8010b64 <__gesf2+0x88>
 8010b38:	000f883a 	mov	r7,zero
 8010b3c:	29403fcc 	andi	r5,r5,255
 8010b40:	38000726 	beq	r7,zero,8010b60 <__gesf2+0x84>
 8010b44:	28000826 	beq	r5,zero,8010b68 <__gesf2+0x8c>
 8010b48:	00800044 	movi	r2,1
 8010b4c:	f800283a 	ret
 8010b50:	303ff026 	beq	r6,zero,8010b14 <__alt_data_end+0xffff1114>
 8010b54:	00bfff84 	movi	r2,-2
 8010b58:	f800283a 	ret
 8010b5c:	29403fcc 	andi	r5,r5,255
 8010b60:	21400526 	beq	r4,r5,8010b78 <__gesf2+0x9c>
 8010b64:	203ff826 	beq	r4,zero,8010b48 <__alt_data_end+0xffff1148>
 8010b68:	00bfffc4 	movi	r2,-1
 8010b6c:	f800283a 	ret
 8010b70:	403fe626 	beq	r8,zero,8010b0c <__alt_data_end+0xffff110c>
 8010b74:	003ff706 	br	8010b54 <__alt_data_end+0xffff1154>
 8010b78:	18bffa16 	blt	r3,r2,8010b64 <__alt_data_end+0xffff1164>
 8010b7c:	10c00216 	blt	r2,r3,8010b88 <__gesf2+0xac>
 8010b80:	323ff836 	bltu	r6,r8,8010b64 <__alt_data_end+0xffff1164>
 8010b84:	4180022e 	bgeu	r8,r6,8010b90 <__gesf2+0xb4>
 8010b88:	203fef1e 	bne	r4,zero,8010b48 <__alt_data_end+0xffff1148>
 8010b8c:	003ff606 	br	8010b68 <__alt_data_end+0xffff1168>
 8010b90:	0005883a 	mov	r2,zero
 8010b94:	f800283a 	ret

08010b98 <__mulsf3>:
 8010b98:	defff504 	addi	sp,sp,-44
 8010b9c:	dc000115 	stw	r16,4(sp)
 8010ba0:	2020d5fa 	srli	r16,r4,23
 8010ba4:	dd400615 	stw	r21,24(sp)
 8010ba8:	202ad7fa 	srli	r21,r4,31
 8010bac:	dc800315 	stw	r18,12(sp)
 8010bb0:	04802034 	movhi	r18,128
 8010bb4:	df000915 	stw	fp,36(sp)
 8010bb8:	dd000515 	stw	r20,20(sp)
 8010bbc:	94bfffc4 	addi	r18,r18,-1
 8010bc0:	dfc00a15 	stw	ra,40(sp)
 8010bc4:	ddc00815 	stw	r23,32(sp)
 8010bc8:	dd800715 	stw	r22,28(sp)
 8010bcc:	dcc00415 	stw	r19,16(sp)
 8010bd0:	dc400215 	stw	r17,8(sp)
 8010bd4:	84003fcc 	andi	r16,r16,255
 8010bd8:	9124703a 	and	r18,r18,r4
 8010bdc:	a829883a 	mov	r20,r21
 8010be0:	af003fcc 	andi	fp,r21,255
 8010be4:	80005426 	beq	r16,zero,8010d38 <__mulsf3+0x1a0>
 8010be8:	00803fc4 	movi	r2,255
 8010bec:	80802f26 	beq	r16,r2,8010cac <__mulsf3+0x114>
 8010bf0:	91002034 	orhi	r4,r18,128
 8010bf4:	202490fa 	slli	r18,r4,3
 8010bf8:	843fe044 	addi	r16,r16,-127
 8010bfc:	0023883a 	mov	r17,zero
 8010c00:	002f883a 	mov	r23,zero
 8010c04:	2804d5fa 	srli	r2,r5,23
 8010c08:	282cd7fa 	srli	r22,r5,31
 8010c0c:	01002034 	movhi	r4,128
 8010c10:	213fffc4 	addi	r4,r4,-1
 8010c14:	10803fcc 	andi	r2,r2,255
 8010c18:	2166703a 	and	r19,r4,r5
 8010c1c:	b1803fcc 	andi	r6,r22,255
 8010c20:	10004c26 	beq	r2,zero,8010d54 <__mulsf3+0x1bc>
 8010c24:	00c03fc4 	movi	r3,255
 8010c28:	10c04726 	beq	r2,r3,8010d48 <__mulsf3+0x1b0>
 8010c2c:	99002034 	orhi	r4,r19,128
 8010c30:	202690fa 	slli	r19,r4,3
 8010c34:	10bfe044 	addi	r2,r2,-127
 8010c38:	0007883a 	mov	r3,zero
 8010c3c:	80a1883a 	add	r16,r16,r2
 8010c40:	010003c4 	movi	r4,15
 8010c44:	1c44b03a 	or	r2,r3,r17
 8010c48:	b56af03a 	xor	r21,r22,r21
 8010c4c:	81c00044 	addi	r7,r16,1
 8010c50:	20806b36 	bltu	r4,r2,8010e00 <__mulsf3+0x268>
 8010c54:	100490ba 	slli	r2,r2,2
 8010c58:	01020074 	movhi	r4,2049
 8010c5c:	21031b04 	addi	r4,r4,3180
 8010c60:	1105883a 	add	r2,r2,r4
 8010c64:	10800017 	ldw	r2,0(r2)
 8010c68:	1000683a 	jmp	r2
 8010c6c:	08010e00 	call	8010e0 <__alt_mem_sdram-0x37fef20>
 8010c70:	08010cc0 	call	8010cc <__alt_mem_sdram-0x37fef34>
 8010c74:	08010cc0 	call	8010cc <__alt_mem_sdram-0x37fef34>
 8010c78:	08010cbc 	xorhi	zero,at,1074
 8010c7c:	08010de4 	muli	zero,at,1079
 8010c80:	08010de4 	muli	zero,at,1079
 8010c84:	08010dd0 	cmplti	zero,at,1079
 8010c88:	08010cbc 	xorhi	zero,at,1074
 8010c8c:	08010de4 	muli	zero,at,1079
 8010c90:	08010dd0 	cmplti	zero,at,1079
 8010c94:	08010de4 	muli	zero,at,1079
 8010c98:	08010cbc 	xorhi	zero,at,1074
 8010c9c:	08010df0 	cmpltui	zero,at,1079
 8010ca0:	08010df0 	cmpltui	zero,at,1079
 8010ca4:	08010df0 	cmpltui	zero,at,1079
 8010ca8:	08010f00 	call	8010f0 <__alt_mem_sdram-0x37fef10>
 8010cac:	90003b1e 	bne	r18,zero,8010d9c <__mulsf3+0x204>
 8010cb0:	04400204 	movi	r17,8
 8010cb4:	05c00084 	movi	r23,2
 8010cb8:	003fd206 	br	8010c04 <__alt_data_end+0xffff1204>
 8010cbc:	302b883a 	mov	r21,r6
 8010cc0:	00800084 	movi	r2,2
 8010cc4:	18802626 	beq	r3,r2,8010d60 <__mulsf3+0x1c8>
 8010cc8:	008000c4 	movi	r2,3
 8010ccc:	1880b826 	beq	r3,r2,8010fb0 <__mulsf3+0x418>
 8010cd0:	00800044 	movi	r2,1
 8010cd4:	1880af1e 	bne	r3,r2,8010f94 <__mulsf3+0x3fc>
 8010cd8:	a829883a 	mov	r20,r21
 8010cdc:	0007883a 	mov	r3,zero
 8010ce0:	0009883a 	mov	r4,zero
 8010ce4:	18803fcc 	andi	r2,r3,255
 8010ce8:	100695fa 	slli	r3,r2,23
 8010cec:	a0803fcc 	andi	r2,r20,255
 8010cf0:	100a97fa 	slli	r5,r2,31
 8010cf4:	00802034 	movhi	r2,128
 8010cf8:	10bfffc4 	addi	r2,r2,-1
 8010cfc:	2084703a 	and	r2,r4,r2
 8010d00:	10c4b03a 	or	r2,r2,r3
 8010d04:	1144b03a 	or	r2,r2,r5
 8010d08:	dfc00a17 	ldw	ra,40(sp)
 8010d0c:	df000917 	ldw	fp,36(sp)
 8010d10:	ddc00817 	ldw	r23,32(sp)
 8010d14:	dd800717 	ldw	r22,28(sp)
 8010d18:	dd400617 	ldw	r21,24(sp)
 8010d1c:	dd000517 	ldw	r20,20(sp)
 8010d20:	dcc00417 	ldw	r19,16(sp)
 8010d24:	dc800317 	ldw	r18,12(sp)
 8010d28:	dc400217 	ldw	r17,8(sp)
 8010d2c:	dc000117 	ldw	r16,4(sp)
 8010d30:	dec00b04 	addi	sp,sp,44
 8010d34:	f800283a 	ret
 8010d38:	90000d1e 	bne	r18,zero,8010d70 <__mulsf3+0x1d8>
 8010d3c:	04400104 	movi	r17,4
 8010d40:	05c00044 	movi	r23,1
 8010d44:	003faf06 	br	8010c04 <__alt_data_end+0xffff1204>
 8010d48:	9806c03a 	cmpne	r3,r19,zero
 8010d4c:	18c00084 	addi	r3,r3,2
 8010d50:	003fba06 	br	8010c3c <__alt_data_end+0xffff123c>
 8010d54:	9800141e 	bne	r19,zero,8010da8 <__mulsf3+0x210>
 8010d58:	00c00044 	movi	r3,1
 8010d5c:	003fb706 	br	8010c3c <__alt_data_end+0xffff123c>
 8010d60:	a829883a 	mov	r20,r21
 8010d64:	00ffffc4 	movi	r3,-1
 8010d68:	0009883a 	mov	r4,zero
 8010d6c:	003fdd06 	br	8010ce4 <__alt_data_end+0xffff12e4>
 8010d70:	9009883a 	mov	r4,r18
 8010d74:	d9400015 	stw	r5,0(sp)
 8010d78:	801160c0 	call	801160c <__clzsi2>
 8010d7c:	10fffec4 	addi	r3,r2,-5
 8010d80:	10801d84 	addi	r2,r2,118
 8010d84:	90e4983a 	sll	r18,r18,r3
 8010d88:	00a1c83a 	sub	r16,zero,r2
 8010d8c:	0023883a 	mov	r17,zero
 8010d90:	002f883a 	mov	r23,zero
 8010d94:	d9400017 	ldw	r5,0(sp)
 8010d98:	003f9a06 	br	8010c04 <__alt_data_end+0xffff1204>
 8010d9c:	04400304 	movi	r17,12
 8010da0:	05c000c4 	movi	r23,3
 8010da4:	003f9706 	br	8010c04 <__alt_data_end+0xffff1204>
 8010da8:	9809883a 	mov	r4,r19
 8010dac:	d9800015 	stw	r6,0(sp)
 8010db0:	801160c0 	call	801160c <__clzsi2>
 8010db4:	10fffec4 	addi	r3,r2,-5
 8010db8:	10801d84 	addi	r2,r2,118
 8010dbc:	98e6983a 	sll	r19,r19,r3
 8010dc0:	0085c83a 	sub	r2,zero,r2
 8010dc4:	0007883a 	mov	r3,zero
 8010dc8:	d9800017 	ldw	r6,0(sp)
 8010dcc:	003f9b06 	br	8010c3c <__alt_data_end+0xffff123c>
 8010dd0:	01002034 	movhi	r4,128
 8010dd4:	0029883a 	mov	r20,zero
 8010dd8:	213fffc4 	addi	r4,r4,-1
 8010ddc:	00ffffc4 	movi	r3,-1
 8010de0:	003fc006 	br	8010ce4 <__alt_data_end+0xffff12e4>
 8010de4:	9027883a 	mov	r19,r18
 8010de8:	b807883a 	mov	r3,r23
 8010dec:	003fb406 	br	8010cc0 <__alt_data_end+0xffff12c0>
 8010df0:	9027883a 	mov	r19,r18
 8010df4:	e02b883a 	mov	r21,fp
 8010df8:	b807883a 	mov	r3,r23
 8010dfc:	003fb006 	br	8010cc0 <__alt_data_end+0xffff12c0>
 8010e00:	9028d43a 	srli	r20,r18,16
 8010e04:	982cd43a 	srli	r22,r19,16
 8010e08:	94bfffcc 	andi	r18,r18,65535
 8010e0c:	9cffffcc 	andi	r19,r19,65535
 8010e10:	980b883a 	mov	r5,r19
 8010e14:	9009883a 	mov	r4,r18
 8010e18:	d9c00015 	stw	r7,0(sp)
 8010e1c:	80116700 	call	8011670 <__mulsi3>
 8010e20:	a00b883a 	mov	r5,r20
 8010e24:	9809883a 	mov	r4,r19
 8010e28:	1023883a 	mov	r17,r2
 8010e2c:	80116700 	call	8011670 <__mulsi3>
 8010e30:	a009883a 	mov	r4,r20
 8010e34:	b00b883a 	mov	r5,r22
 8010e38:	1027883a 	mov	r19,r2
 8010e3c:	80116700 	call	8011670 <__mulsi3>
 8010e40:	b00b883a 	mov	r5,r22
 8010e44:	9009883a 	mov	r4,r18
 8010e48:	1029883a 	mov	r20,r2
 8010e4c:	80116700 	call	8011670 <__mulsi3>
 8010e50:	8806d43a 	srli	r3,r17,16
 8010e54:	14c5883a 	add	r2,r2,r19
 8010e58:	d9c00017 	ldw	r7,0(sp)
 8010e5c:	1885883a 	add	r2,r3,r2
 8010e60:	14c0022e 	bgeu	r2,r19,8010e6c <__mulsf3+0x2d4>
 8010e64:	00c00074 	movhi	r3,1
 8010e68:	a0e9883a 	add	r20,r20,r3
 8010e6c:	1026943a 	slli	r19,r2,16
 8010e70:	8c7fffcc 	andi	r17,r17,65535
 8010e74:	1004d43a 	srli	r2,r2,16
 8010e78:	9c63883a 	add	r17,r19,r17
 8010e7c:	882691ba 	slli	r19,r17,6
 8010e80:	1505883a 	add	r2,r2,r20
 8010e84:	8822d6ba 	srli	r17,r17,26
 8010e88:	100891ba 	slli	r4,r2,6
 8010e8c:	9826c03a 	cmpne	r19,r19,zero
 8010e90:	9c62b03a 	or	r17,r19,r17
 8010e94:	8926b03a 	or	r19,r17,r4
 8010e98:	9882002c 	andhi	r2,r19,2048
 8010e9c:	10000426 	beq	r2,zero,8010eb0 <__mulsf3+0x318>
 8010ea0:	9804d07a 	srli	r2,r19,1
 8010ea4:	9900004c 	andi	r4,r19,1
 8010ea8:	3821883a 	mov	r16,r7
 8010eac:	1126b03a 	or	r19,r2,r4
 8010eb0:	80c01fc4 	addi	r3,r16,127
 8010eb4:	00c0210e 	bge	zero,r3,8010f3c <__mulsf3+0x3a4>
 8010eb8:	988001cc 	andi	r2,r19,7
 8010ebc:	10000426 	beq	r2,zero,8010ed0 <__mulsf3+0x338>
 8010ec0:	988003cc 	andi	r2,r19,15
 8010ec4:	01000104 	movi	r4,4
 8010ec8:	11000126 	beq	r2,r4,8010ed0 <__mulsf3+0x338>
 8010ecc:	9927883a 	add	r19,r19,r4
 8010ed0:	9882002c 	andhi	r2,r19,2048
 8010ed4:	10000426 	beq	r2,zero,8010ee8 <__mulsf3+0x350>
 8010ed8:	00be0034 	movhi	r2,63488
 8010edc:	10bfffc4 	addi	r2,r2,-1
 8010ee0:	80c02004 	addi	r3,r16,128
 8010ee4:	98a6703a 	and	r19,r19,r2
 8010ee8:	00803f84 	movi	r2,254
 8010eec:	10ff9c16 	blt	r2,r3,8010d60 <__alt_data_end+0xffff1360>
 8010ef0:	980891ba 	slli	r4,r19,6
 8010ef4:	a829883a 	mov	r20,r21
 8010ef8:	2008d27a 	srli	r4,r4,9
 8010efc:	003f7906 	br	8010ce4 <__alt_data_end+0xffff12e4>
 8010f00:	9080102c 	andhi	r2,r18,64
 8010f04:	10000826 	beq	r2,zero,8010f28 <__mulsf3+0x390>
 8010f08:	9880102c 	andhi	r2,r19,64
 8010f0c:	1000061e 	bne	r2,zero,8010f28 <__mulsf3+0x390>
 8010f10:	00802034 	movhi	r2,128
 8010f14:	99001034 	orhi	r4,r19,64
 8010f18:	10bfffc4 	addi	r2,r2,-1
 8010f1c:	b029883a 	mov	r20,r22
 8010f20:	2088703a 	and	r4,r4,r2
 8010f24:	003fad06 	br	8010ddc <__alt_data_end+0xffff13dc>
 8010f28:	00802034 	movhi	r2,128
 8010f2c:	91001034 	orhi	r4,r18,64
 8010f30:	10bfffc4 	addi	r2,r2,-1
 8010f34:	2088703a 	and	r4,r4,r2
 8010f38:	003fa806 	br	8010ddc <__alt_data_end+0xffff13dc>
 8010f3c:	00800044 	movi	r2,1
 8010f40:	10c7c83a 	sub	r3,r2,r3
 8010f44:	008006c4 	movi	r2,27
 8010f48:	10ff6316 	blt	r2,r3,8010cd8 <__alt_data_end+0xffff12d8>
 8010f4c:	00800804 	movi	r2,32
 8010f50:	10c5c83a 	sub	r2,r2,r3
 8010f54:	9884983a 	sll	r2,r19,r2
 8010f58:	98c6d83a 	srl	r3,r19,r3
 8010f5c:	1004c03a 	cmpne	r2,r2,zero
 8010f60:	1884b03a 	or	r2,r3,r2
 8010f64:	10c001cc 	andi	r3,r2,7
 8010f68:	18000426 	beq	r3,zero,8010f7c <__mulsf3+0x3e4>
 8010f6c:	10c003cc 	andi	r3,r2,15
 8010f70:	01000104 	movi	r4,4
 8010f74:	19000126 	beq	r3,r4,8010f7c <__mulsf3+0x3e4>
 8010f78:	1105883a 	add	r2,r2,r4
 8010f7c:	10c1002c 	andhi	r3,r2,1024
 8010f80:	18000626 	beq	r3,zero,8010f9c <__mulsf3+0x404>
 8010f84:	a829883a 	mov	r20,r21
 8010f88:	00c00044 	movi	r3,1
 8010f8c:	0009883a 	mov	r4,zero
 8010f90:	003f5406 	br	8010ce4 <__alt_data_end+0xffff12e4>
 8010f94:	3821883a 	mov	r16,r7
 8010f98:	003fc506 	br	8010eb0 <__alt_data_end+0xffff14b0>
 8010f9c:	100491ba 	slli	r2,r2,6
 8010fa0:	a829883a 	mov	r20,r21
 8010fa4:	0007883a 	mov	r3,zero
 8010fa8:	1008d27a 	srli	r4,r2,9
 8010fac:	003f4d06 	br	8010ce4 <__alt_data_end+0xffff12e4>
 8010fb0:	00802034 	movhi	r2,128
 8010fb4:	99001034 	orhi	r4,r19,64
 8010fb8:	10bfffc4 	addi	r2,r2,-1
 8010fbc:	a829883a 	mov	r20,r21
 8010fc0:	2088703a 	and	r4,r4,r2
 8010fc4:	003f8506 	br	8010ddc <__alt_data_end+0xffff13dc>

08010fc8 <__subsf3>:
 8010fc8:	defffc04 	addi	sp,sp,-16
 8010fcc:	280cd5fa 	srli	r6,r5,23
 8010fd0:	dc000015 	stw	r16,0(sp)
 8010fd4:	01c02034 	movhi	r7,128
 8010fd8:	2020d5fa 	srli	r16,r4,23
 8010fdc:	39ffffc4 	addi	r7,r7,-1
 8010fe0:	3906703a 	and	r3,r7,r4
 8010fe4:	dc400115 	stw	r17,4(sp)
 8010fe8:	394e703a 	and	r7,r7,r5
 8010fec:	2022d7fa 	srli	r17,r4,31
 8010ff0:	dfc00315 	stw	ra,12(sp)
 8010ff4:	dc800215 	stw	r18,8(sp)
 8010ff8:	31803fcc 	andi	r6,r6,255
 8010ffc:	01003fc4 	movi	r4,255
 8011000:	84003fcc 	andi	r16,r16,255
 8011004:	180690fa 	slli	r3,r3,3
 8011008:	2804d7fa 	srli	r2,r5,31
 801100c:	380e90fa 	slli	r7,r7,3
 8011010:	31006d26 	beq	r6,r4,80111c8 <__subsf3+0x200>
 8011014:	1080005c 	xori	r2,r2,1
 8011018:	8189c83a 	sub	r4,r16,r6
 801101c:	14404f26 	beq	r2,r17,801115c <__subsf3+0x194>
 8011020:	0100770e 	bge	zero,r4,8011200 <__subsf3+0x238>
 8011024:	30001e1e 	bne	r6,zero,80110a0 <__subsf3+0xd8>
 8011028:	38006a1e 	bne	r7,zero,80111d4 <__subsf3+0x20c>
 801102c:	188001cc 	andi	r2,r3,7
 8011030:	10000426 	beq	r2,zero,8011044 <__subsf3+0x7c>
 8011034:	188003cc 	andi	r2,r3,15
 8011038:	01000104 	movi	r4,4
 801103c:	11000126 	beq	r2,r4,8011044 <__subsf3+0x7c>
 8011040:	1907883a 	add	r3,r3,r4
 8011044:	1881002c 	andhi	r2,r3,1024
 8011048:	10003926 	beq	r2,zero,8011130 <__subsf3+0x168>
 801104c:	84000044 	addi	r16,r16,1
 8011050:	00803fc4 	movi	r2,255
 8011054:	80807526 	beq	r16,r2,801122c <__subsf3+0x264>
 8011058:	180691ba 	slli	r3,r3,6
 801105c:	8880004c 	andi	r2,r17,1
 8011060:	180ad27a 	srli	r5,r3,9
 8011064:	84003fcc 	andi	r16,r16,255
 8011068:	800695fa 	slli	r3,r16,23
 801106c:	10803fcc 	andi	r2,r2,255
 8011070:	01002034 	movhi	r4,128
 8011074:	213fffc4 	addi	r4,r4,-1
 8011078:	100497fa 	slli	r2,r2,31
 801107c:	2920703a 	and	r16,r5,r4
 8011080:	80e0b03a 	or	r16,r16,r3
 8011084:	8084b03a 	or	r2,r16,r2
 8011088:	dfc00317 	ldw	ra,12(sp)
 801108c:	dc800217 	ldw	r18,8(sp)
 8011090:	dc400117 	ldw	r17,4(sp)
 8011094:	dc000017 	ldw	r16,0(sp)
 8011098:	dec00404 	addi	sp,sp,16
 801109c:	f800283a 	ret
 80110a0:	00803fc4 	movi	r2,255
 80110a4:	80bfe126 	beq	r16,r2,801102c <__alt_data_end+0xffff162c>
 80110a8:	39c10034 	orhi	r7,r7,1024
 80110ac:	008006c4 	movi	r2,27
 80110b0:	11007416 	blt	r2,r4,8011284 <__subsf3+0x2bc>
 80110b4:	00800804 	movi	r2,32
 80110b8:	1105c83a 	sub	r2,r2,r4
 80110bc:	3884983a 	sll	r2,r7,r2
 80110c0:	390ed83a 	srl	r7,r7,r4
 80110c4:	1008c03a 	cmpne	r4,r2,zero
 80110c8:	390eb03a 	or	r7,r7,r4
 80110cc:	19c7c83a 	sub	r3,r3,r7
 80110d0:	1881002c 	andhi	r2,r3,1024
 80110d4:	10001426 	beq	r2,zero,8011128 <__subsf3+0x160>
 80110d8:	04810034 	movhi	r18,1024
 80110dc:	94bfffc4 	addi	r18,r18,-1
 80110e0:	1ca4703a 	and	r18,r3,r18
 80110e4:	9009883a 	mov	r4,r18
 80110e8:	801160c0 	call	801160c <__clzsi2>
 80110ec:	10bffec4 	addi	r2,r2,-5
 80110f0:	90a4983a 	sll	r18,r18,r2
 80110f4:	14005116 	blt	r2,r16,801123c <__subsf3+0x274>
 80110f8:	1405c83a 	sub	r2,r2,r16
 80110fc:	10c00044 	addi	r3,r2,1
 8011100:	00800804 	movi	r2,32
 8011104:	10c5c83a 	sub	r2,r2,r3
 8011108:	9084983a 	sll	r2,r18,r2
 801110c:	90e4d83a 	srl	r18,r18,r3
 8011110:	0021883a 	mov	r16,zero
 8011114:	1006c03a 	cmpne	r3,r2,zero
 8011118:	90c6b03a 	or	r3,r18,r3
 801111c:	003fc306 	br	801102c <__alt_data_end+0xffff162c>
 8011120:	2000e026 	beq	r4,zero,80114a4 <__subsf3+0x4dc>
 8011124:	2007883a 	mov	r3,r4
 8011128:	188001cc 	andi	r2,r3,7
 801112c:	103fc11e 	bne	r2,zero,8011034 <__alt_data_end+0xffff1634>
 8011130:	180ad0fa 	srli	r5,r3,3
 8011134:	00c03fc4 	movi	r3,255
 8011138:	8880004c 	andi	r2,r17,1
 801113c:	80c0031e 	bne	r16,r3,801114c <__subsf3+0x184>
 8011140:	28006d26 	beq	r5,zero,80112f8 <__subsf3+0x330>
 8011144:	29401034 	orhi	r5,r5,64
 8011148:	043fffc4 	movi	r16,-1
 801114c:	00c02034 	movhi	r3,128
 8011150:	18ffffc4 	addi	r3,r3,-1
 8011154:	28ca703a 	and	r5,r5,r3
 8011158:	003fc206 	br	8011064 <__alt_data_end+0xffff1664>
 801115c:	01003c0e 	bge	zero,r4,8011250 <__subsf3+0x288>
 8011160:	30002126 	beq	r6,zero,80111e8 <__subsf3+0x220>
 8011164:	01403fc4 	movi	r5,255
 8011168:	817fb026 	beq	r16,r5,801102c <__alt_data_end+0xffff162c>
 801116c:	39c10034 	orhi	r7,r7,1024
 8011170:	014006c4 	movi	r5,27
 8011174:	29007416 	blt	r5,r4,8011348 <__subsf3+0x380>
 8011178:	01400804 	movi	r5,32
 801117c:	290bc83a 	sub	r5,r5,r4
 8011180:	394a983a 	sll	r5,r7,r5
 8011184:	390ed83a 	srl	r7,r7,r4
 8011188:	2808c03a 	cmpne	r4,r5,zero
 801118c:	390eb03a 	or	r7,r7,r4
 8011190:	19c7883a 	add	r3,r3,r7
 8011194:	1901002c 	andhi	r4,r3,1024
 8011198:	20003826 	beq	r4,zero,801127c <__subsf3+0x2b4>
 801119c:	84000044 	addi	r16,r16,1
 80111a0:	01003fc4 	movi	r4,255
 80111a4:	81005426 	beq	r16,r4,80112f8 <__subsf3+0x330>
 80111a8:	1023883a 	mov	r17,r2
 80111ac:	00bf0034 	movhi	r2,64512
 80111b0:	10bfffc4 	addi	r2,r2,-1
 80111b4:	1900004c 	andi	r4,r3,1
 80111b8:	1886703a 	and	r3,r3,r2
 80111bc:	1806d07a 	srli	r3,r3,1
 80111c0:	1906b03a 	or	r3,r3,r4
 80111c4:	003f9906 	br	801102c <__alt_data_end+0xffff162c>
 80111c8:	383f9226 	beq	r7,zero,8011014 <__alt_data_end+0xffff1614>
 80111cc:	10803fcc 	andi	r2,r2,255
 80111d0:	003f9106 	br	8011018 <__alt_data_end+0xffff1618>
 80111d4:	213fffc4 	addi	r4,r4,-1
 80111d8:	203fbc26 	beq	r4,zero,80110cc <__alt_data_end+0xffff16cc>
 80111dc:	00803fc4 	movi	r2,255
 80111e0:	80bfb21e 	bne	r16,r2,80110ac <__alt_data_end+0xffff16ac>
 80111e4:	003f9106 	br	801102c <__alt_data_end+0xffff162c>
 80111e8:	383f9026 	beq	r7,zero,801102c <__alt_data_end+0xffff162c>
 80111ec:	213fffc4 	addi	r4,r4,-1
 80111f0:	203fe726 	beq	r4,zero,8011190 <__alt_data_end+0xffff1790>
 80111f4:	01403fc4 	movi	r5,255
 80111f8:	817fdd1e 	bne	r16,r5,8011170 <__alt_data_end+0xffff1770>
 80111fc:	003f8b06 	br	801102c <__alt_data_end+0xffff162c>
 8011200:	2000221e 	bne	r4,zero,801128c <__subsf3+0x2c4>
 8011204:	81000044 	addi	r4,r16,1
 8011208:	21003fcc 	andi	r4,r4,255
 801120c:	01400044 	movi	r5,1
 8011210:	2900470e 	bge	r5,r4,8011330 <__subsf3+0x368>
 8011214:	19e5c83a 	sub	r18,r3,r7
 8011218:	9141002c 	andhi	r5,r18,1024
 801121c:	28002d26 	beq	r5,zero,80112d4 <__subsf3+0x30c>
 8011220:	38e5c83a 	sub	r18,r7,r3
 8011224:	1023883a 	mov	r17,r2
 8011228:	003fae06 	br	80110e4 <__alt_data_end+0xffff16e4>
 801122c:	8880004c 	andi	r2,r17,1
 8011230:	043fffc4 	movi	r16,-1
 8011234:	000b883a 	mov	r5,zero
 8011238:	003f8a06 	br	8011064 <__alt_data_end+0xffff1664>
 801123c:	00ff0034 	movhi	r3,64512
 8011240:	18ffffc4 	addi	r3,r3,-1
 8011244:	80a1c83a 	sub	r16,r16,r2
 8011248:	90c6703a 	and	r3,r18,r3
 801124c:	003f7706 	br	801102c <__alt_data_end+0xffff162c>
 8011250:	2000431e 	bne	r4,zero,8011360 <__subsf3+0x398>
 8011254:	81000044 	addi	r4,r16,1
 8011258:	21803fcc 	andi	r6,r4,255
 801125c:	01400044 	movi	r5,1
 8011260:	2980280e 	bge	r5,r6,8011304 <__subsf3+0x33c>
 8011264:	01403fc4 	movi	r5,255
 8011268:	21402326 	beq	r4,r5,80112f8 <__subsf3+0x330>
 801126c:	19c7883a 	add	r3,r3,r7
 8011270:	1806d07a 	srli	r3,r3,1
 8011274:	2021883a 	mov	r16,r4
 8011278:	003f6c06 	br	801102c <__alt_data_end+0xffff162c>
 801127c:	1023883a 	mov	r17,r2
 8011280:	003fa906 	br	8011128 <__alt_data_end+0xffff1728>
 8011284:	01c00044 	movi	r7,1
 8011288:	003f9006 	br	80110cc <__alt_data_end+0xffff16cc>
 801128c:	8000151e 	bne	r16,zero,80112e4 <__subsf3+0x31c>
 8011290:	18002f26 	beq	r3,zero,8011350 <__subsf3+0x388>
 8011294:	0108303a 	nor	r4,zero,r4
 8011298:	20000a26 	beq	r4,zero,80112c4 <__subsf3+0x2fc>
 801129c:	01403fc4 	movi	r5,255
 80112a0:	31402b26 	beq	r6,r5,8011350 <__subsf3+0x388>
 80112a4:	014006c4 	movi	r5,27
 80112a8:	29006e16 	blt	r5,r4,8011464 <__subsf3+0x49c>
 80112ac:	01400804 	movi	r5,32
 80112b0:	290bc83a 	sub	r5,r5,r4
 80112b4:	194a983a 	sll	r5,r3,r5
 80112b8:	1908d83a 	srl	r4,r3,r4
 80112bc:	2806c03a 	cmpne	r3,r5,zero
 80112c0:	20c6b03a 	or	r3,r4,r3
 80112c4:	38c7c83a 	sub	r3,r7,r3
 80112c8:	3021883a 	mov	r16,r6
 80112cc:	1023883a 	mov	r17,r2
 80112d0:	003f7f06 	br	80110d0 <__alt_data_end+0xffff16d0>
 80112d4:	903f831e 	bne	r18,zero,80110e4 <__alt_data_end+0xffff16e4>
 80112d8:	0005883a 	mov	r2,zero
 80112dc:	0021883a 	mov	r16,zero
 80112e0:	003f9a06 	br	801114c <__alt_data_end+0xffff174c>
 80112e4:	01403fc4 	movi	r5,255
 80112e8:	31401926 	beq	r6,r5,8011350 <__subsf3+0x388>
 80112ec:	0109c83a 	sub	r4,zero,r4
 80112f0:	18c10034 	orhi	r3,r3,1024
 80112f4:	003feb06 	br	80112a4 <__alt_data_end+0xffff18a4>
 80112f8:	043fffc4 	movi	r16,-1
 80112fc:	000b883a 	mov	r5,zero
 8011300:	003f5806 	br	8011064 <__alt_data_end+0xffff1664>
 8011304:	8000481e 	bne	r16,zero,8011428 <__subsf3+0x460>
 8011308:	18006226 	beq	r3,zero,8011494 <__subsf3+0x4cc>
 801130c:	383f4726 	beq	r7,zero,801102c <__alt_data_end+0xffff162c>
 8011310:	19c7883a 	add	r3,r3,r7
 8011314:	1881002c 	andhi	r2,r3,1024
 8011318:	103f8326 	beq	r2,zero,8011128 <__alt_data_end+0xffff1728>
 801131c:	00bf0034 	movhi	r2,64512
 8011320:	10bfffc4 	addi	r2,r2,-1
 8011324:	2821883a 	mov	r16,r5
 8011328:	1886703a 	and	r3,r3,r2
 801132c:	003f3f06 	br	801102c <__alt_data_end+0xffff162c>
 8011330:	80001c1e 	bne	r16,zero,80113a4 <__subsf3+0x3dc>
 8011334:	1800261e 	bne	r3,zero,80113d0 <__subsf3+0x408>
 8011338:	38004c26 	beq	r7,zero,801146c <__subsf3+0x4a4>
 801133c:	3807883a 	mov	r3,r7
 8011340:	1023883a 	mov	r17,r2
 8011344:	003f3906 	br	801102c <__alt_data_end+0xffff162c>
 8011348:	01c00044 	movi	r7,1
 801134c:	003f9006 	br	8011190 <__alt_data_end+0xffff1790>
 8011350:	3807883a 	mov	r3,r7
 8011354:	3021883a 	mov	r16,r6
 8011358:	1023883a 	mov	r17,r2
 801135c:	003f3306 	br	801102c <__alt_data_end+0xffff162c>
 8011360:	8000161e 	bne	r16,zero,80113bc <__subsf3+0x3f4>
 8011364:	18002d26 	beq	r3,zero,801141c <__subsf3+0x454>
 8011368:	0108303a 	nor	r4,zero,r4
 801136c:	20000a26 	beq	r4,zero,8011398 <__subsf3+0x3d0>
 8011370:	01403fc4 	movi	r5,255
 8011374:	31402926 	beq	r6,r5,801141c <__subsf3+0x454>
 8011378:	014006c4 	movi	r5,27
 801137c:	29004716 	blt	r5,r4,801149c <__subsf3+0x4d4>
 8011380:	01400804 	movi	r5,32
 8011384:	290bc83a 	sub	r5,r5,r4
 8011388:	194a983a 	sll	r5,r3,r5
 801138c:	1908d83a 	srl	r4,r3,r4
 8011390:	2806c03a 	cmpne	r3,r5,zero
 8011394:	20c6b03a 	or	r3,r4,r3
 8011398:	19c7883a 	add	r3,r3,r7
 801139c:	3021883a 	mov	r16,r6
 80113a0:	003f7c06 	br	8011194 <__alt_data_end+0xffff1794>
 80113a4:	1800111e 	bne	r3,zero,80113ec <__subsf3+0x424>
 80113a8:	38003326 	beq	r7,zero,8011478 <__subsf3+0x4b0>
 80113ac:	3807883a 	mov	r3,r7
 80113b0:	1023883a 	mov	r17,r2
 80113b4:	04003fc4 	movi	r16,255
 80113b8:	003f1c06 	br	801102c <__alt_data_end+0xffff162c>
 80113bc:	01403fc4 	movi	r5,255
 80113c0:	31401626 	beq	r6,r5,801141c <__subsf3+0x454>
 80113c4:	0109c83a 	sub	r4,zero,r4
 80113c8:	18c10034 	orhi	r3,r3,1024
 80113cc:	003fea06 	br	8011378 <__alt_data_end+0xffff1978>
 80113d0:	383f1626 	beq	r7,zero,801102c <__alt_data_end+0xffff162c>
 80113d4:	19c9c83a 	sub	r4,r3,r7
 80113d8:	2141002c 	andhi	r5,r4,1024
 80113dc:	283f5026 	beq	r5,zero,8011120 <__alt_data_end+0xffff1720>
 80113e0:	38c7c83a 	sub	r3,r7,r3
 80113e4:	1023883a 	mov	r17,r2
 80113e8:	003f1006 	br	801102c <__alt_data_end+0xffff162c>
 80113ec:	38001b26 	beq	r7,zero,801145c <__subsf3+0x494>
 80113f0:	1806d0fa 	srli	r3,r3,3
 80113f4:	1900102c 	andhi	r4,r3,64
 80113f8:	20000526 	beq	r4,zero,8011410 <__subsf3+0x448>
 80113fc:	380ed0fa 	srli	r7,r7,3
 8011400:	3900102c 	andhi	r4,r7,64
 8011404:	2000021e 	bne	r4,zero,8011410 <__subsf3+0x448>
 8011408:	3807883a 	mov	r3,r7
 801140c:	1023883a 	mov	r17,r2
 8011410:	180690fa 	slli	r3,r3,3
 8011414:	04003fc4 	movi	r16,255
 8011418:	003f0406 	br	801102c <__alt_data_end+0xffff162c>
 801141c:	3807883a 	mov	r3,r7
 8011420:	3021883a 	mov	r16,r6
 8011424:	003f0106 	br	801102c <__alt_data_end+0xffff162c>
 8011428:	18001726 	beq	r3,zero,8011488 <__subsf3+0x4c0>
 801142c:	38000b26 	beq	r7,zero,801145c <__subsf3+0x494>
 8011430:	1806d0fa 	srli	r3,r3,3
 8011434:	1900102c 	andhi	r4,r3,64
 8011438:	20000426 	beq	r4,zero,801144c <__subsf3+0x484>
 801143c:	380ed0fa 	srli	r7,r7,3
 8011440:	3900102c 	andhi	r4,r7,64
 8011444:	2000011e 	bne	r4,zero,801144c <__subsf3+0x484>
 8011448:	3807883a 	mov	r3,r7
 801144c:	180690fa 	slli	r3,r3,3
 8011450:	1023883a 	mov	r17,r2
 8011454:	04003fc4 	movi	r16,255
 8011458:	003ef406 	br	801102c <__alt_data_end+0xffff162c>
 801145c:	04003fc4 	movi	r16,255
 8011460:	003ef206 	br	801102c <__alt_data_end+0xffff162c>
 8011464:	00c00044 	movi	r3,1
 8011468:	003f9606 	br	80112c4 <__alt_data_end+0xffff18c4>
 801146c:	000b883a 	mov	r5,zero
 8011470:	0005883a 	mov	r2,zero
 8011474:	003f3506 	br	801114c <__alt_data_end+0xffff174c>
 8011478:	01402034 	movhi	r5,128
 801147c:	297fffc4 	addi	r5,r5,-1
 8011480:	0005883a 	mov	r2,zero
 8011484:	003f2f06 	br	8011144 <__alt_data_end+0xffff1744>
 8011488:	3807883a 	mov	r3,r7
 801148c:	04003fc4 	movi	r16,255
 8011490:	003ee606 	br	801102c <__alt_data_end+0xffff162c>
 8011494:	3807883a 	mov	r3,r7
 8011498:	003ee406 	br	801102c <__alt_data_end+0xffff162c>
 801149c:	00c00044 	movi	r3,1
 80114a0:	003fbd06 	br	8011398 <__alt_data_end+0xffff1998>
 80114a4:	0005883a 	mov	r2,zero
 80114a8:	003f2806 	br	801114c <__alt_data_end+0xffff174c>

080114ac <__fixsfsi>:
 80114ac:	200ad5fa 	srli	r5,r4,23
 80114b0:	00c02034 	movhi	r3,128
 80114b4:	18ffffc4 	addi	r3,r3,-1
 80114b8:	29403fcc 	andi	r5,r5,255
 80114bc:	00801f84 	movi	r2,126
 80114c0:	1906703a 	and	r3,r3,r4
 80114c4:	2008d7fa 	srli	r4,r4,31
 80114c8:	11400e0e 	bge	r2,r5,8011504 <__fixsfsi+0x58>
 80114cc:	00802744 	movi	r2,157
 80114d0:	11400816 	blt	r2,r5,80114f4 <__fixsfsi+0x48>
 80114d4:	00802544 	movi	r2,149
 80114d8:	18c02034 	orhi	r3,r3,128
 80114dc:	11400b0e 	bge	r2,r5,801150c <__fixsfsi+0x60>
 80114e0:	28bfda84 	addi	r2,r5,-150
 80114e4:	1884983a 	sll	r2,r3,r2
 80114e8:	20000726 	beq	r4,zero,8011508 <__fixsfsi+0x5c>
 80114ec:	0085c83a 	sub	r2,zero,r2
 80114f0:	f800283a 	ret
 80114f4:	00a00034 	movhi	r2,32768
 80114f8:	10bfffc4 	addi	r2,r2,-1
 80114fc:	2085883a 	add	r2,r4,r2
 8011500:	f800283a 	ret
 8011504:	0005883a 	mov	r2,zero
 8011508:	f800283a 	ret
 801150c:	00802584 	movi	r2,150
 8011510:	1145c83a 	sub	r2,r2,r5
 8011514:	1884d83a 	srl	r2,r3,r2
 8011518:	003ff306 	br	80114e8 <__alt_data_end+0xffff1ae8>

0801151c <__floatunsisf>:
 801151c:	defffe04 	addi	sp,sp,-8
 8011520:	dfc00115 	stw	ra,4(sp)
 8011524:	dc000015 	stw	r16,0(sp)
 8011528:	20002c26 	beq	r4,zero,80115dc <__floatunsisf+0xc0>
 801152c:	2021883a 	mov	r16,r4
 8011530:	801160c0 	call	801160c <__clzsi2>
 8011534:	00c02784 	movi	r3,158
 8011538:	1887c83a 	sub	r3,r3,r2
 801153c:	01002584 	movi	r4,150
 8011540:	20c00f16 	blt	r4,r3,8011580 <__floatunsisf+0x64>
 8011544:	20c9c83a 	sub	r4,r4,r3
 8011548:	8108983a 	sll	r4,r16,r4
 801154c:	00802034 	movhi	r2,128
 8011550:	10bfffc4 	addi	r2,r2,-1
 8011554:	2088703a 	and	r4,r4,r2
 8011558:	18803fcc 	andi	r2,r3,255
 801155c:	100695fa 	slli	r3,r2,23
 8011560:	00802034 	movhi	r2,128
 8011564:	10bfffc4 	addi	r2,r2,-1
 8011568:	2084703a 	and	r2,r4,r2
 801156c:	10c4b03a 	or	r2,r2,r3
 8011570:	dfc00117 	ldw	ra,4(sp)
 8011574:	dc000017 	ldw	r16,0(sp)
 8011578:	dec00204 	addi	sp,sp,8
 801157c:	f800283a 	ret
 8011580:	01002644 	movi	r4,153
 8011584:	20c01816 	blt	r4,r3,80115e8 <__floatunsisf+0xcc>
 8011588:	20c9c83a 	sub	r4,r4,r3
 801158c:	8108983a 	sll	r4,r16,r4
 8011590:	017f0034 	movhi	r5,64512
 8011594:	297fffc4 	addi	r5,r5,-1
 8011598:	218001cc 	andi	r6,r4,7
 801159c:	214a703a 	and	r5,r4,r5
 80115a0:	30000426 	beq	r6,zero,80115b4 <__floatunsisf+0x98>
 80115a4:	210003cc 	andi	r4,r4,15
 80115a8:	01800104 	movi	r6,4
 80115ac:	21800126 	beq	r4,r6,80115b4 <__floatunsisf+0x98>
 80115b0:	298b883a 	add	r5,r5,r6
 80115b4:	2901002c 	andhi	r4,r5,1024
 80115b8:	20000526 	beq	r4,zero,80115d0 <__floatunsisf+0xb4>
 80115bc:	00c027c4 	movi	r3,159
 80115c0:	1887c83a 	sub	r3,r3,r2
 80115c4:	00bf0034 	movhi	r2,64512
 80115c8:	10bfffc4 	addi	r2,r2,-1
 80115cc:	288a703a 	and	r5,r5,r2
 80115d0:	280891ba 	slli	r4,r5,6
 80115d4:	2008d27a 	srli	r4,r4,9
 80115d8:	003fdf06 	br	8011558 <__alt_data_end+0xffff1b58>
 80115dc:	0007883a 	mov	r3,zero
 80115e0:	0009883a 	mov	r4,zero
 80115e4:	003fdc06 	br	8011558 <__alt_data_end+0xffff1b58>
 80115e8:	01402e44 	movi	r5,185
 80115ec:	28cbc83a 	sub	r5,r5,r3
 80115f0:	01000144 	movi	r4,5
 80115f4:	2089c83a 	sub	r4,r4,r2
 80115f8:	814a983a 	sll	r5,r16,r5
 80115fc:	8108d83a 	srl	r4,r16,r4
 8011600:	2820c03a 	cmpne	r16,r5,zero
 8011604:	2408b03a 	or	r4,r4,r16
 8011608:	003fe106 	br	8011590 <__alt_data_end+0xffff1b90>

0801160c <__clzsi2>:
 801160c:	00bfffd4 	movui	r2,65535
 8011610:	11000536 	bltu	r2,r4,8011628 <__clzsi2+0x1c>
 8011614:	00803fc4 	movi	r2,255
 8011618:	11000f36 	bltu	r2,r4,8011658 <__clzsi2+0x4c>
 801161c:	00800804 	movi	r2,32
 8011620:	0007883a 	mov	r3,zero
 8011624:	00000506 	br	801163c <__clzsi2+0x30>
 8011628:	00804034 	movhi	r2,256
 801162c:	10bfffc4 	addi	r2,r2,-1
 8011630:	11000c2e 	bgeu	r2,r4,8011664 <__clzsi2+0x58>
 8011634:	00800204 	movi	r2,8
 8011638:	00c00604 	movi	r3,24
 801163c:	20c8d83a 	srl	r4,r4,r3
 8011640:	00c20074 	movhi	r3,2049
 8011644:	18d8a304 	addi	r3,r3,25228
 8011648:	1909883a 	add	r4,r3,r4
 801164c:	20c00003 	ldbu	r3,0(r4)
 8011650:	10c5c83a 	sub	r2,r2,r3
 8011654:	f800283a 	ret
 8011658:	00800604 	movi	r2,24
 801165c:	00c00204 	movi	r3,8
 8011660:	003ff606 	br	801163c <__alt_data_end+0xffff1c3c>
 8011664:	00800404 	movi	r2,16
 8011668:	1007883a 	mov	r3,r2
 801166c:	003ff306 	br	801163c <__alt_data_end+0xffff1c3c>

08011670 <__mulsi3>:
 8011670:	0005883a 	mov	r2,zero
 8011674:	20000726 	beq	r4,zero,8011694 <__mulsi3+0x24>
 8011678:	20c0004c 	andi	r3,r4,1
 801167c:	2008d07a 	srli	r4,r4,1
 8011680:	18000126 	beq	r3,zero,8011688 <__mulsi3+0x18>
 8011684:	1145883a 	add	r2,r2,r5
 8011688:	294b883a 	add	r5,r5,r5
 801168c:	203ffa1e 	bne	r4,zero,8011678 <__alt_data_end+0xffff1c78>
 8011690:	f800283a 	ret
 8011694:	f800283a 	ret

08011698 <_printf_r>:
 8011698:	defffd04 	addi	sp,sp,-12
 801169c:	dfc00015 	stw	ra,0(sp)
 80116a0:	d9800115 	stw	r6,4(sp)
 80116a4:	d9c00215 	stw	r7,8(sp)
 80116a8:	20c00217 	ldw	r3,8(r4)
 80116ac:	01820074 	movhi	r6,2049
 80116b0:	31876104 	addi	r6,r6,7556
 80116b4:	19800115 	stw	r6,4(r3)
 80116b8:	280d883a 	mov	r6,r5
 80116bc:	21400217 	ldw	r5,8(r4)
 80116c0:	d9c00104 	addi	r7,sp,4
 80116c4:	801183c0 	call	801183c <___vfprintf_internal_r>
 80116c8:	dfc00017 	ldw	ra,0(sp)
 80116cc:	dec00304 	addi	sp,sp,12
 80116d0:	f800283a 	ret

080116d4 <printf>:
 80116d4:	defffc04 	addi	sp,sp,-16
 80116d8:	dfc00015 	stw	ra,0(sp)
 80116dc:	d9400115 	stw	r5,4(sp)
 80116e0:	d9800215 	stw	r6,8(sp)
 80116e4:	d9c00315 	stw	r7,12(sp)
 80116e8:	00820074 	movhi	r2,2049
 80116ec:	109dc504 	addi	r2,r2,30484
 80116f0:	10800017 	ldw	r2,0(r2)
 80116f4:	01420074 	movhi	r5,2049
 80116f8:	29476104 	addi	r5,r5,7556
 80116fc:	10c00217 	ldw	r3,8(r2)
 8011700:	d9800104 	addi	r6,sp,4
 8011704:	19400115 	stw	r5,4(r3)
 8011708:	200b883a 	mov	r5,r4
 801170c:	11000217 	ldw	r4,8(r2)
 8011710:	8011d680 	call	8011d68 <__vfprintf_internal>
 8011714:	dfc00017 	ldw	ra,0(sp)
 8011718:	dec00404 	addi	sp,sp,16
 801171c:	f800283a 	ret

08011720 <_puts_r>:
 8011720:	defffd04 	addi	sp,sp,-12
 8011724:	dc000015 	stw	r16,0(sp)
 8011728:	2021883a 	mov	r16,r4
 801172c:	2809883a 	mov	r4,r5
 8011730:	dfc00215 	stw	ra,8(sp)
 8011734:	dc400115 	stw	r17,4(sp)
 8011738:	2823883a 	mov	r17,r5
 801173c:	80117b40 	call	80117b4 <strlen>
 8011740:	81400217 	ldw	r5,8(r16)
 8011744:	01020074 	movhi	r4,2049
 8011748:	21076104 	addi	r4,r4,7556
 801174c:	29000115 	stw	r4,4(r5)
 8011750:	100f883a 	mov	r7,r2
 8011754:	880d883a 	mov	r6,r17
 8011758:	8009883a 	mov	r4,r16
 801175c:	8011d840 	call	8011d84 <__sfvwrite_small_dev>
 8011760:	00ffffc4 	movi	r3,-1
 8011764:	10c00926 	beq	r2,r3,801178c <_puts_r+0x6c>
 8011768:	81400217 	ldw	r5,8(r16)
 801176c:	01820074 	movhi	r6,2049
 8011770:	01c00044 	movi	r7,1
 8011774:	28800117 	ldw	r2,4(r5)
 8011778:	3198e304 	addi	r6,r6,25484
 801177c:	8009883a 	mov	r4,r16
 8011780:	103ee83a 	callr	r2
 8011784:	10bfffe0 	cmpeqi	r2,r2,-1
 8011788:	0085c83a 	sub	r2,zero,r2
 801178c:	dfc00217 	ldw	ra,8(sp)
 8011790:	dc400117 	ldw	r17,4(sp)
 8011794:	dc000017 	ldw	r16,0(sp)
 8011798:	dec00304 	addi	sp,sp,12
 801179c:	f800283a 	ret

080117a0 <puts>:
 80117a0:	00820074 	movhi	r2,2049
 80117a4:	109dc504 	addi	r2,r2,30484
 80117a8:	200b883a 	mov	r5,r4
 80117ac:	11000017 	ldw	r4,0(r2)
 80117b0:	80117201 	jmpi	8011720 <_puts_r>

080117b4 <strlen>:
 80117b4:	2005883a 	mov	r2,r4
 80117b8:	10c00007 	ldb	r3,0(r2)
 80117bc:	18000226 	beq	r3,zero,80117c8 <strlen+0x14>
 80117c0:	10800044 	addi	r2,r2,1
 80117c4:	003ffc06 	br	80117b8 <__alt_data_end+0xffff1db8>
 80117c8:	1105c83a 	sub	r2,r2,r4
 80117cc:	f800283a 	ret

080117d0 <print_repeat>:
 80117d0:	defffb04 	addi	sp,sp,-20
 80117d4:	dc800315 	stw	r18,12(sp)
 80117d8:	dc400215 	stw	r17,8(sp)
 80117dc:	dc000115 	stw	r16,4(sp)
 80117e0:	dfc00415 	stw	ra,16(sp)
 80117e4:	2025883a 	mov	r18,r4
 80117e8:	2823883a 	mov	r17,r5
 80117ec:	d9800005 	stb	r6,0(sp)
 80117f0:	3821883a 	mov	r16,r7
 80117f4:	04000a0e 	bge	zero,r16,8011820 <print_repeat+0x50>
 80117f8:	88800117 	ldw	r2,4(r17)
 80117fc:	01c00044 	movi	r7,1
 8011800:	d80d883a 	mov	r6,sp
 8011804:	880b883a 	mov	r5,r17
 8011808:	9009883a 	mov	r4,r18
 801180c:	103ee83a 	callr	r2
 8011810:	843fffc4 	addi	r16,r16,-1
 8011814:	103ff726 	beq	r2,zero,80117f4 <__alt_data_end+0xffff1df4>
 8011818:	00bfffc4 	movi	r2,-1
 801181c:	00000106 	br	8011824 <print_repeat+0x54>
 8011820:	0005883a 	mov	r2,zero
 8011824:	dfc00417 	ldw	ra,16(sp)
 8011828:	dc800317 	ldw	r18,12(sp)
 801182c:	dc400217 	ldw	r17,8(sp)
 8011830:	dc000117 	ldw	r16,4(sp)
 8011834:	dec00504 	addi	sp,sp,20
 8011838:	f800283a 	ret

0801183c <___vfprintf_internal_r>:
 801183c:	deffe504 	addi	sp,sp,-108
 8011840:	d8c00804 	addi	r3,sp,32
 8011844:	ddc01815 	stw	r23,96(sp)
 8011848:	dd801715 	stw	r22,92(sp)
 801184c:	dd401615 	stw	r21,88(sp)
 8011850:	dd001515 	stw	r20,84(sp)
 8011854:	dcc01415 	stw	r19,80(sp)
 8011858:	dc801315 	stw	r18,76(sp)
 801185c:	dc401215 	stw	r17,72(sp)
 8011860:	dc001115 	stw	r16,68(sp)
 8011864:	dfc01a15 	stw	ra,104(sp)
 8011868:	df001915 	stw	fp,100(sp)
 801186c:	2029883a 	mov	r20,r4
 8011870:	2823883a 	mov	r17,r5
 8011874:	382d883a 	mov	r22,r7
 8011878:	d9800f15 	stw	r6,60(sp)
 801187c:	0021883a 	mov	r16,zero
 8011880:	d8000e15 	stw	zero,56(sp)
 8011884:	d8000a15 	stw	zero,40(sp)
 8011888:	002b883a 	mov	r21,zero
 801188c:	0027883a 	mov	r19,zero
 8011890:	0025883a 	mov	r18,zero
 8011894:	d8000c15 	stw	zero,48(sp)
 8011898:	d8000b15 	stw	zero,44(sp)
 801189c:	002f883a 	mov	r23,zero
 80118a0:	d8c00915 	stw	r3,36(sp)
 80118a4:	d8c00f17 	ldw	r3,60(sp)
 80118a8:	19000003 	ldbu	r4,0(r3)
 80118ac:	20803fcc 	andi	r2,r4,255
 80118b0:	1080201c 	xori	r2,r2,128
 80118b4:	10bfe004 	addi	r2,r2,-128
 80118b8:	10011e26 	beq	r2,zero,8011d34 <___vfprintf_internal_r+0x4f8>
 80118bc:	00c00044 	movi	r3,1
 80118c0:	b8c01426 	beq	r23,r3,8011914 <___vfprintf_internal_r+0xd8>
 80118c4:	1dc00216 	blt	r3,r23,80118d0 <___vfprintf_internal_r+0x94>
 80118c8:	b8000626 	beq	r23,zero,80118e4 <___vfprintf_internal_r+0xa8>
 80118cc:	00011506 	br	8011d24 <___vfprintf_internal_r+0x4e8>
 80118d0:	01400084 	movi	r5,2
 80118d4:	b9401d26 	beq	r23,r5,801194c <___vfprintf_internal_r+0x110>
 80118d8:	014000c4 	movi	r5,3
 80118dc:	b9402b26 	beq	r23,r5,801198c <___vfprintf_internal_r+0x150>
 80118e0:	00011006 	br	8011d24 <___vfprintf_internal_r+0x4e8>
 80118e4:	01400944 	movi	r5,37
 80118e8:	1140fc26 	beq	r2,r5,8011cdc <___vfprintf_internal_r+0x4a0>
 80118ec:	88800117 	ldw	r2,4(r17)
 80118f0:	d9000005 	stb	r4,0(sp)
 80118f4:	01c00044 	movi	r7,1
 80118f8:	d80d883a 	mov	r6,sp
 80118fc:	880b883a 	mov	r5,r17
 8011900:	a009883a 	mov	r4,r20
 8011904:	103ee83a 	callr	r2
 8011908:	1000d81e 	bne	r2,zero,8011c6c <___vfprintf_internal_r+0x430>
 801190c:	84000044 	addi	r16,r16,1
 8011910:	00010406 	br	8011d24 <___vfprintf_internal_r+0x4e8>
 8011914:	01400c04 	movi	r5,48
 8011918:	1140fa26 	beq	r2,r5,8011d04 <___vfprintf_internal_r+0x4c8>
 801191c:	01400944 	movi	r5,37
 8011920:	11400a1e 	bne	r2,r5,801194c <___vfprintf_internal_r+0x110>
 8011924:	d8800005 	stb	r2,0(sp)
 8011928:	88800117 	ldw	r2,4(r17)
 801192c:	b80f883a 	mov	r7,r23
 8011930:	d80d883a 	mov	r6,sp
 8011934:	880b883a 	mov	r5,r17
 8011938:	a009883a 	mov	r4,r20
 801193c:	103ee83a 	callr	r2
 8011940:	1000ca1e 	bne	r2,zero,8011c6c <___vfprintf_internal_r+0x430>
 8011944:	84000044 	addi	r16,r16,1
 8011948:	0000f506 	br	8011d20 <___vfprintf_internal_r+0x4e4>
 801194c:	25fff404 	addi	r23,r4,-48
 8011950:	bdc03fcc 	andi	r23,r23,255
 8011954:	00c00244 	movi	r3,9
 8011958:	1dc00936 	bltu	r3,r23,8011980 <___vfprintf_internal_r+0x144>
 801195c:	00bfffc4 	movi	r2,-1
 8011960:	90800426 	beq	r18,r2,8011974 <___vfprintf_internal_r+0x138>
 8011964:	01400284 	movi	r5,10
 8011968:	9009883a 	mov	r4,r18
 801196c:	80116700 	call	8011670 <__mulsi3>
 8011970:	00000106 	br	8011978 <___vfprintf_internal_r+0x13c>
 8011974:	0005883a 	mov	r2,zero
 8011978:	b8a5883a 	add	r18,r23,r2
 801197c:	0000e206 	br	8011d08 <___vfprintf_internal_r+0x4cc>
 8011980:	01400b84 	movi	r5,46
 8011984:	1140e426 	beq	r2,r5,8011d18 <___vfprintf_internal_r+0x4dc>
 8011988:	05c00084 	movi	r23,2
 801198c:	213ff404 	addi	r4,r4,-48
 8011990:	27003fcc 	andi	fp,r4,255
 8011994:	00c00244 	movi	r3,9
 8011998:	1f000936 	bltu	r3,fp,80119c0 <___vfprintf_internal_r+0x184>
 801199c:	00bfffc4 	movi	r2,-1
 80119a0:	98800426 	beq	r19,r2,80119b4 <___vfprintf_internal_r+0x178>
 80119a4:	01400284 	movi	r5,10
 80119a8:	9809883a 	mov	r4,r19
 80119ac:	80116700 	call	8011670 <__mulsi3>
 80119b0:	00000106 	br	80119b8 <___vfprintf_internal_r+0x17c>
 80119b4:	0005883a 	mov	r2,zero
 80119b8:	e0a7883a 	add	r19,fp,r2
 80119bc:	0000d906 	br	8011d24 <___vfprintf_internal_r+0x4e8>
 80119c0:	00c01b04 	movi	r3,108
 80119c4:	10c0d226 	beq	r2,r3,8011d10 <___vfprintf_internal_r+0x4d4>
 80119c8:	013fffc4 	movi	r4,-1
 80119cc:	99000226 	beq	r19,r4,80119d8 <___vfprintf_internal_r+0x19c>
 80119d0:	d8000b15 	stw	zero,44(sp)
 80119d4:	00000106 	br	80119dc <___vfprintf_internal_r+0x1a0>
 80119d8:	04c00044 	movi	r19,1
 80119dc:	01001a44 	movi	r4,105
 80119e0:	11001626 	beq	r2,r4,8011a3c <___vfprintf_internal_r+0x200>
 80119e4:	20800916 	blt	r4,r2,8011a0c <___vfprintf_internal_r+0x1d0>
 80119e8:	010018c4 	movi	r4,99
 80119ec:	11008826 	beq	r2,r4,8011c10 <___vfprintf_internal_r+0x3d4>
 80119f0:	01001904 	movi	r4,100
 80119f4:	11001126 	beq	r2,r4,8011a3c <___vfprintf_internal_r+0x200>
 80119f8:	01001604 	movi	r4,88
 80119fc:	1100c81e 	bne	r2,r4,8011d20 <___vfprintf_internal_r+0x4e4>
 8011a00:	00c00044 	movi	r3,1
 8011a04:	d8c00e15 	stw	r3,56(sp)
 8011a08:	00001506 	br	8011a60 <___vfprintf_internal_r+0x224>
 8011a0c:	01001cc4 	movi	r4,115
 8011a10:	11009826 	beq	r2,r4,8011c74 <___vfprintf_internal_r+0x438>
 8011a14:	20800416 	blt	r4,r2,8011a28 <___vfprintf_internal_r+0x1ec>
 8011a18:	01001bc4 	movi	r4,111
 8011a1c:	1100c01e 	bne	r2,r4,8011d20 <___vfprintf_internal_r+0x4e4>
 8011a20:	05400204 	movi	r21,8
 8011a24:	00000f06 	br	8011a64 <___vfprintf_internal_r+0x228>
 8011a28:	01001d44 	movi	r4,117
 8011a2c:	11000d26 	beq	r2,r4,8011a64 <___vfprintf_internal_r+0x228>
 8011a30:	01001e04 	movi	r4,120
 8011a34:	11000a26 	beq	r2,r4,8011a60 <___vfprintf_internal_r+0x224>
 8011a38:	0000b906 	br	8011d20 <___vfprintf_internal_r+0x4e4>
 8011a3c:	d8c00a17 	ldw	r3,40(sp)
 8011a40:	b7000104 	addi	fp,r22,4
 8011a44:	18000726 	beq	r3,zero,8011a64 <___vfprintf_internal_r+0x228>
 8011a48:	df000d15 	stw	fp,52(sp)
 8011a4c:	b5c00017 	ldw	r23,0(r22)
 8011a50:	b800080e 	bge	r23,zero,8011a74 <___vfprintf_internal_r+0x238>
 8011a54:	05efc83a 	sub	r23,zero,r23
 8011a58:	02400044 	movi	r9,1
 8011a5c:	00000606 	br	8011a78 <___vfprintf_internal_r+0x23c>
 8011a60:	05400404 	movi	r21,16
 8011a64:	b0c00104 	addi	r3,r22,4
 8011a68:	d8c00d15 	stw	r3,52(sp)
 8011a6c:	b5c00017 	ldw	r23,0(r22)
 8011a70:	d8000a15 	stw	zero,40(sp)
 8011a74:	0013883a 	mov	r9,zero
 8011a78:	d839883a 	mov	fp,sp
 8011a7c:	b8001726 	beq	r23,zero,8011adc <___vfprintf_internal_r+0x2a0>
 8011a80:	a80b883a 	mov	r5,r21
 8011a84:	b809883a 	mov	r4,r23
 8011a88:	da401015 	stw	r9,64(sp)
 8011a8c:	8010a200 	call	8010a20 <__udivsi3>
 8011a90:	a80b883a 	mov	r5,r21
 8011a94:	1009883a 	mov	r4,r2
 8011a98:	102d883a 	mov	r22,r2
 8011a9c:	80116700 	call	8011670 <__mulsi3>
 8011aa0:	b885c83a 	sub	r2,r23,r2
 8011aa4:	00c00244 	movi	r3,9
 8011aa8:	da401017 	ldw	r9,64(sp)
 8011aac:	18800216 	blt	r3,r2,8011ab8 <___vfprintf_internal_r+0x27c>
 8011ab0:	10800c04 	addi	r2,r2,48
 8011ab4:	00000506 	br	8011acc <___vfprintf_internal_r+0x290>
 8011ab8:	d8c00e17 	ldw	r3,56(sp)
 8011abc:	18000226 	beq	r3,zero,8011ac8 <___vfprintf_internal_r+0x28c>
 8011ac0:	10800dc4 	addi	r2,r2,55
 8011ac4:	00000106 	br	8011acc <___vfprintf_internal_r+0x290>
 8011ac8:	108015c4 	addi	r2,r2,87
 8011acc:	e0800005 	stb	r2,0(fp)
 8011ad0:	b02f883a 	mov	r23,r22
 8011ad4:	e7000044 	addi	fp,fp,1
 8011ad8:	003fe806 	br	8011a7c <__alt_data_end+0xffff207c>
 8011adc:	e6efc83a 	sub	r23,fp,sp
 8011ae0:	9dc5c83a 	sub	r2,r19,r23
 8011ae4:	0080090e 	bge	zero,r2,8011b0c <___vfprintf_internal_r+0x2d0>
 8011ae8:	e085883a 	add	r2,fp,r2
 8011aec:	01400c04 	movi	r5,48
 8011af0:	d8c00917 	ldw	r3,36(sp)
 8011af4:	e009883a 	mov	r4,fp
 8011af8:	e0c0032e 	bgeu	fp,r3,8011b08 <___vfprintf_internal_r+0x2cc>
 8011afc:	e7000044 	addi	fp,fp,1
 8011b00:	21400005 	stb	r5,0(r4)
 8011b04:	e0bffa1e 	bne	fp,r2,8011af0 <__alt_data_end+0xffff20f0>
 8011b08:	e6efc83a 	sub	r23,fp,sp
 8011b0c:	d8c00b17 	ldw	r3,44(sp)
 8011b10:	4dd1883a 	add	r8,r9,r23
 8011b14:	922dc83a 	sub	r22,r18,r8
 8011b18:	18001626 	beq	r3,zero,8011b74 <___vfprintf_internal_r+0x338>
 8011b1c:	48000a26 	beq	r9,zero,8011b48 <___vfprintf_internal_r+0x30c>
 8011b20:	00800b44 	movi	r2,45
 8011b24:	d8800805 	stb	r2,32(sp)
 8011b28:	88800117 	ldw	r2,4(r17)
 8011b2c:	01c00044 	movi	r7,1
 8011b30:	d9800804 	addi	r6,sp,32
 8011b34:	880b883a 	mov	r5,r17
 8011b38:	a009883a 	mov	r4,r20
 8011b3c:	103ee83a 	callr	r2
 8011b40:	10004a1e 	bne	r2,zero,8011c6c <___vfprintf_internal_r+0x430>
 8011b44:	84000044 	addi	r16,r16,1
 8011b48:	0580070e 	bge	zero,r22,8011b68 <___vfprintf_internal_r+0x32c>
 8011b4c:	b00f883a 	mov	r7,r22
 8011b50:	01800c04 	movi	r6,48
 8011b54:	880b883a 	mov	r5,r17
 8011b58:	a009883a 	mov	r4,r20
 8011b5c:	80117d00 	call	80117d0 <print_repeat>
 8011b60:	1000421e 	bne	r2,zero,8011c6c <___vfprintf_internal_r+0x430>
 8011b64:	85a1883a 	add	r16,r16,r22
 8011b68:	e02d883a 	mov	r22,fp
 8011b6c:	bf2fc83a 	sub	r23,r23,fp
 8011b70:	00002006 	br	8011bf4 <___vfprintf_internal_r+0x3b8>
 8011b74:	0580090e 	bge	zero,r22,8011b9c <___vfprintf_internal_r+0x360>
 8011b78:	b00f883a 	mov	r7,r22
 8011b7c:	01800804 	movi	r6,32
 8011b80:	880b883a 	mov	r5,r17
 8011b84:	a009883a 	mov	r4,r20
 8011b88:	da401015 	stw	r9,64(sp)
 8011b8c:	80117d00 	call	80117d0 <print_repeat>
 8011b90:	da401017 	ldw	r9,64(sp)
 8011b94:	1000351e 	bne	r2,zero,8011c6c <___vfprintf_internal_r+0x430>
 8011b98:	85a1883a 	add	r16,r16,r22
 8011b9c:	483ff226 	beq	r9,zero,8011b68 <__alt_data_end+0xffff2168>
 8011ba0:	00800b44 	movi	r2,45
 8011ba4:	d8800805 	stb	r2,32(sp)
 8011ba8:	88800117 	ldw	r2,4(r17)
 8011bac:	01c00044 	movi	r7,1
 8011bb0:	d9800804 	addi	r6,sp,32
 8011bb4:	880b883a 	mov	r5,r17
 8011bb8:	a009883a 	mov	r4,r20
 8011bbc:	103ee83a 	callr	r2
 8011bc0:	10002a1e 	bne	r2,zero,8011c6c <___vfprintf_internal_r+0x430>
 8011bc4:	84000044 	addi	r16,r16,1
 8011bc8:	003fe706 	br	8011b68 <__alt_data_end+0xffff2168>
 8011bcc:	b5bfffc4 	addi	r22,r22,-1
 8011bd0:	b0800003 	ldbu	r2,0(r22)
 8011bd4:	01c00044 	movi	r7,1
 8011bd8:	d9800804 	addi	r6,sp,32
 8011bdc:	d8800805 	stb	r2,32(sp)
 8011be0:	88800117 	ldw	r2,4(r17)
 8011be4:	880b883a 	mov	r5,r17
 8011be8:	a009883a 	mov	r4,r20
 8011bec:	103ee83a 	callr	r2
 8011bf0:	10001e1e 	bne	r2,zero,8011c6c <___vfprintf_internal_r+0x430>
 8011bf4:	8585c83a 	sub	r2,r16,r22
 8011bf8:	b5c9883a 	add	r4,r22,r23
 8011bfc:	e085883a 	add	r2,fp,r2
 8011c00:	013ff216 	blt	zero,r4,8011bcc <__alt_data_end+0xffff21cc>
 8011c04:	1021883a 	mov	r16,r2
 8011c08:	dd800d17 	ldw	r22,52(sp)
 8011c0c:	00004406 	br	8011d20 <___vfprintf_internal_r+0x4e4>
 8011c10:	00800044 	movi	r2,1
 8011c14:	1480080e 	bge	r2,r18,8011c38 <___vfprintf_internal_r+0x3fc>
 8011c18:	95ffffc4 	addi	r23,r18,-1
 8011c1c:	b80f883a 	mov	r7,r23
 8011c20:	01800804 	movi	r6,32
 8011c24:	880b883a 	mov	r5,r17
 8011c28:	a009883a 	mov	r4,r20
 8011c2c:	80117d00 	call	80117d0 <print_repeat>
 8011c30:	10000e1e 	bne	r2,zero,8011c6c <___vfprintf_internal_r+0x430>
 8011c34:	85e1883a 	add	r16,r16,r23
 8011c38:	b0800017 	ldw	r2,0(r22)
 8011c3c:	01c00044 	movi	r7,1
 8011c40:	d80d883a 	mov	r6,sp
 8011c44:	d8800005 	stb	r2,0(sp)
 8011c48:	88800117 	ldw	r2,4(r17)
 8011c4c:	880b883a 	mov	r5,r17
 8011c50:	a009883a 	mov	r4,r20
 8011c54:	b5c00104 	addi	r23,r22,4
 8011c58:	103ee83a 	callr	r2
 8011c5c:	1000031e 	bne	r2,zero,8011c6c <___vfprintf_internal_r+0x430>
 8011c60:	84000044 	addi	r16,r16,1
 8011c64:	b82d883a 	mov	r22,r23
 8011c68:	00002d06 	br	8011d20 <___vfprintf_internal_r+0x4e4>
 8011c6c:	00bfffc4 	movi	r2,-1
 8011c70:	00003106 	br	8011d38 <___vfprintf_internal_r+0x4fc>
 8011c74:	b5c00017 	ldw	r23,0(r22)
 8011c78:	b7000104 	addi	fp,r22,4
 8011c7c:	b809883a 	mov	r4,r23
 8011c80:	80117b40 	call	80117b4 <strlen>
 8011c84:	9091c83a 	sub	r8,r18,r2
 8011c88:	102d883a 	mov	r22,r2
 8011c8c:	0200090e 	bge	zero,r8,8011cb4 <___vfprintf_internal_r+0x478>
 8011c90:	400f883a 	mov	r7,r8
 8011c94:	01800804 	movi	r6,32
 8011c98:	880b883a 	mov	r5,r17
 8011c9c:	a009883a 	mov	r4,r20
 8011ca0:	da001015 	stw	r8,64(sp)
 8011ca4:	80117d00 	call	80117d0 <print_repeat>
 8011ca8:	da001017 	ldw	r8,64(sp)
 8011cac:	103fef1e 	bne	r2,zero,8011c6c <__alt_data_end+0xffff226c>
 8011cb0:	8221883a 	add	r16,r16,r8
 8011cb4:	88800117 	ldw	r2,4(r17)
 8011cb8:	b00f883a 	mov	r7,r22
 8011cbc:	b80d883a 	mov	r6,r23
 8011cc0:	880b883a 	mov	r5,r17
 8011cc4:	a009883a 	mov	r4,r20
 8011cc8:	103ee83a 	callr	r2
 8011ccc:	103fe71e 	bne	r2,zero,8011c6c <__alt_data_end+0xffff226c>
 8011cd0:	85a1883a 	add	r16,r16,r22
 8011cd4:	e02d883a 	mov	r22,fp
 8011cd8:	00001106 	br	8011d20 <___vfprintf_internal_r+0x4e4>
 8011cdc:	00c00044 	movi	r3,1
 8011ce0:	04ffffc4 	movi	r19,-1
 8011ce4:	d8000e15 	stw	zero,56(sp)
 8011ce8:	d8c00a15 	stw	r3,40(sp)
 8011cec:	05400284 	movi	r21,10
 8011cf0:	9825883a 	mov	r18,r19
 8011cf4:	d8000c15 	stw	zero,48(sp)
 8011cf8:	d8000b15 	stw	zero,44(sp)
 8011cfc:	182f883a 	mov	r23,r3
 8011d00:	00000806 	br	8011d24 <___vfprintf_internal_r+0x4e8>
 8011d04:	ddc00b15 	stw	r23,44(sp)
 8011d08:	05c00084 	movi	r23,2
 8011d0c:	00000506 	br	8011d24 <___vfprintf_internal_r+0x4e8>
 8011d10:	00c00044 	movi	r3,1
 8011d14:	d8c00c15 	stw	r3,48(sp)
 8011d18:	05c000c4 	movi	r23,3
 8011d1c:	00000106 	br	8011d24 <___vfprintf_internal_r+0x4e8>
 8011d20:	002f883a 	mov	r23,zero
 8011d24:	d8c00f17 	ldw	r3,60(sp)
 8011d28:	18c00044 	addi	r3,r3,1
 8011d2c:	d8c00f15 	stw	r3,60(sp)
 8011d30:	003edc06 	br	80118a4 <__alt_data_end+0xffff1ea4>
 8011d34:	8005883a 	mov	r2,r16
 8011d38:	dfc01a17 	ldw	ra,104(sp)
 8011d3c:	df001917 	ldw	fp,100(sp)
 8011d40:	ddc01817 	ldw	r23,96(sp)
 8011d44:	dd801717 	ldw	r22,92(sp)
 8011d48:	dd401617 	ldw	r21,88(sp)
 8011d4c:	dd001517 	ldw	r20,84(sp)
 8011d50:	dcc01417 	ldw	r19,80(sp)
 8011d54:	dc801317 	ldw	r18,76(sp)
 8011d58:	dc401217 	ldw	r17,72(sp)
 8011d5c:	dc001117 	ldw	r16,68(sp)
 8011d60:	dec01b04 	addi	sp,sp,108
 8011d64:	f800283a 	ret

08011d68 <__vfprintf_internal>:
 8011d68:	00820074 	movhi	r2,2049
 8011d6c:	109dc504 	addi	r2,r2,30484
 8011d70:	300f883a 	mov	r7,r6
 8011d74:	280d883a 	mov	r6,r5
 8011d78:	200b883a 	mov	r5,r4
 8011d7c:	11000017 	ldw	r4,0(r2)
 8011d80:	801183c1 	jmpi	801183c <___vfprintf_internal_r>

08011d84 <__sfvwrite_small_dev>:
 8011d84:	2880000b 	ldhu	r2,0(r5)
 8011d88:	1080020c 	andi	r2,r2,8
 8011d8c:	10002126 	beq	r2,zero,8011e14 <__sfvwrite_small_dev+0x90>
 8011d90:	2880008f 	ldh	r2,2(r5)
 8011d94:	defffa04 	addi	sp,sp,-24
 8011d98:	dc000015 	stw	r16,0(sp)
 8011d9c:	dfc00515 	stw	ra,20(sp)
 8011da0:	dd000415 	stw	r20,16(sp)
 8011da4:	dcc00315 	stw	r19,12(sp)
 8011da8:	dc800215 	stw	r18,8(sp)
 8011dac:	dc400115 	stw	r17,4(sp)
 8011db0:	2821883a 	mov	r16,r5
 8011db4:	10001216 	blt	r2,zero,8011e00 <__sfvwrite_small_dev+0x7c>
 8011db8:	2027883a 	mov	r19,r4
 8011dbc:	3025883a 	mov	r18,r6
 8011dc0:	3823883a 	mov	r17,r7
 8011dc4:	05010004 	movi	r20,1024
 8011dc8:	04400b0e 	bge	zero,r17,8011df8 <__sfvwrite_small_dev+0x74>
 8011dcc:	880f883a 	mov	r7,r17
 8011dd0:	a440010e 	bge	r20,r17,8011dd8 <__sfvwrite_small_dev+0x54>
 8011dd4:	01c10004 	movi	r7,1024
 8011dd8:	8140008f 	ldh	r5,2(r16)
 8011ddc:	900d883a 	mov	r6,r18
 8011de0:	9809883a 	mov	r4,r19
 8011de4:	8011e3c0 	call	8011e3c <_write_r>
 8011de8:	0080050e 	bge	zero,r2,8011e00 <__sfvwrite_small_dev+0x7c>
 8011dec:	88a3c83a 	sub	r17,r17,r2
 8011df0:	90a5883a 	add	r18,r18,r2
 8011df4:	003ff406 	br	8011dc8 <__alt_data_end+0xffff23c8>
 8011df8:	0005883a 	mov	r2,zero
 8011dfc:	00000706 	br	8011e1c <__sfvwrite_small_dev+0x98>
 8011e00:	8080000b 	ldhu	r2,0(r16)
 8011e04:	10801014 	ori	r2,r2,64
 8011e08:	8080000d 	sth	r2,0(r16)
 8011e0c:	00bfffc4 	movi	r2,-1
 8011e10:	00000206 	br	8011e1c <__sfvwrite_small_dev+0x98>
 8011e14:	00bfffc4 	movi	r2,-1
 8011e18:	f800283a 	ret
 8011e1c:	dfc00517 	ldw	ra,20(sp)
 8011e20:	dd000417 	ldw	r20,16(sp)
 8011e24:	dcc00317 	ldw	r19,12(sp)
 8011e28:	dc800217 	ldw	r18,8(sp)
 8011e2c:	dc400117 	ldw	r17,4(sp)
 8011e30:	dc000017 	ldw	r16,0(sp)
 8011e34:	dec00604 	addi	sp,sp,24
 8011e38:	f800283a 	ret

08011e3c <_write_r>:
 8011e3c:	defffd04 	addi	sp,sp,-12
 8011e40:	dc000015 	stw	r16,0(sp)
 8011e44:	040200b4 	movhi	r16,2050
 8011e48:	dc400115 	stw	r17,4(sp)
 8011e4c:	8422a604 	addi	r16,r16,-30056
 8011e50:	2023883a 	mov	r17,r4
 8011e54:	2809883a 	mov	r4,r5
 8011e58:	300b883a 	mov	r5,r6
 8011e5c:	380d883a 	mov	r6,r7
 8011e60:	dfc00215 	stw	ra,8(sp)
 8011e64:	80000015 	stw	zero,0(r16)
 8011e68:	80120380 	call	8012038 <write>
 8011e6c:	00ffffc4 	movi	r3,-1
 8011e70:	10c0031e 	bne	r2,r3,8011e80 <_write_r+0x44>
 8011e74:	80c00017 	ldw	r3,0(r16)
 8011e78:	18000126 	beq	r3,zero,8011e80 <_write_r+0x44>
 8011e7c:	88c00015 	stw	r3,0(r17)
 8011e80:	dfc00217 	ldw	ra,8(sp)
 8011e84:	dc400117 	ldw	r17,4(sp)
 8011e88:	dc000017 	ldw	r16,0(sp)
 8011e8c:	dec00304 	addi	sp,sp,12
 8011e90:	f800283a 	ret

08011e94 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 8011e94:	defffc04 	addi	sp,sp,-16
 8011e98:	df000315 	stw	fp,12(sp)
 8011e9c:	df000304 	addi	fp,sp,12
 8011ea0:	e13ffd15 	stw	r4,-12(fp)
 8011ea4:	e17ffe15 	stw	r5,-8(fp)
 8011ea8:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 8011eac:	e0fffe17 	ldw	r3,-8(fp)
 8011eb0:	e0bffd17 	ldw	r2,-12(fp)
 8011eb4:	18800c26 	beq	r3,r2,8011ee8 <alt_load_section+0x54>
  {
    while( to != end )
 8011eb8:	00000806 	br	8011edc <alt_load_section+0x48>
    {
      *to++ = *from++;
 8011ebc:	e0bffe17 	ldw	r2,-8(fp)
 8011ec0:	10c00104 	addi	r3,r2,4
 8011ec4:	e0fffe15 	stw	r3,-8(fp)
 8011ec8:	e0fffd17 	ldw	r3,-12(fp)
 8011ecc:	19000104 	addi	r4,r3,4
 8011ed0:	e13ffd15 	stw	r4,-12(fp)
 8011ed4:	18c00017 	ldw	r3,0(r3)
 8011ed8:	10c00015 	stw	r3,0(r2)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 8011edc:	e0fffe17 	ldw	r3,-8(fp)
 8011ee0:	e0bfff17 	ldw	r2,-4(fp)
 8011ee4:	18bff51e 	bne	r3,r2,8011ebc <__alt_data_end+0xffff24bc>
    {
      *to++ = *from++;
    }
  }
}
 8011ee8:	0001883a 	nop
 8011eec:	e037883a 	mov	sp,fp
 8011ef0:	df000017 	ldw	fp,0(sp)
 8011ef4:	dec00104 	addi	sp,sp,4
 8011ef8:	f800283a 	ret

08011efc <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 8011efc:	defffe04 	addi	sp,sp,-8
 8011f00:	dfc00115 	stw	ra,4(sp)
 8011f04:	df000015 	stw	fp,0(sp)
 8011f08:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 8011f0c:	01820074 	movhi	r6,2049
 8011f10:	319dd104 	addi	r6,r6,30532
 8011f14:	01420074 	movhi	r5,2049
 8011f18:	2958fc04 	addi	r5,r5,25584
 8011f1c:	01020074 	movhi	r4,2049
 8011f20:	211dd104 	addi	r4,r4,30532
 8011f24:	8011e940 	call	8011e94 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 8011f28:	01820074 	movhi	r6,2049
 8011f2c:	31808c04 	addi	r6,r6,560
 8011f30:	01420074 	movhi	r5,2049
 8011f34:	29400804 	addi	r5,r5,32
 8011f38:	01020074 	movhi	r4,2049
 8011f3c:	21000804 	addi	r4,r4,32
 8011f40:	8011e940 	call	8011e94 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 8011f44:	01820074 	movhi	r6,2049
 8011f48:	3198fc04 	addi	r6,r6,25584
 8011f4c:	01420074 	movhi	r5,2049
 8011f50:	29582904 	addi	r5,r5,24740
 8011f54:	01020074 	movhi	r4,2049
 8011f58:	21182904 	addi	r4,r4,24740
 8011f5c:	8011e940 	call	8011e94 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 8011f60:	8014c140 	call	8014c14 <alt_dcache_flush_all>
  alt_icache_flush_all();
 8011f64:	8014e900 	call	8014e90 <alt_icache_flush_all>
}
 8011f68:	0001883a 	nop
 8011f6c:	e037883a 	mov	sp,fp
 8011f70:	dfc00117 	ldw	ra,4(sp)
 8011f74:	df000017 	ldw	fp,0(sp)
 8011f78:	dec00204 	addi	sp,sp,8
 8011f7c:	f800283a 	ret

08011f80 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 8011f80:	defffd04 	addi	sp,sp,-12
 8011f84:	dfc00215 	stw	ra,8(sp)
 8011f88:	df000115 	stw	fp,4(sp)
 8011f8c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 8011f90:	0009883a 	mov	r4,zero
 8011f94:	801216c0 	call	801216c <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
 8011f98:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 8011f9c:	80121a40 	call	80121a4 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 8011fa0:	01820074 	movhi	r6,2049
 8011fa4:	3198e404 	addi	r6,r6,25488
 8011fa8:	01420074 	movhi	r5,2049
 8011fac:	2958e404 	addi	r5,r5,25488
 8011fb0:	01020074 	movhi	r4,2049
 8011fb4:	2118e404 	addi	r4,r4,25488
 8011fb8:	80152340 	call	8015234 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 8011fbc:	8014d400 	call	8014d40 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 8011fc0:	01020074 	movhi	r4,2049
 8011fc4:	21136804 	addi	r4,r4,19872
 8011fc8:	8015c500 	call	8015c50 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 8011fcc:	d0a4e317 	ldw	r2,-27764(gp)
 8011fd0:	d0e4e417 	ldw	r3,-27760(gp)
 8011fd4:	d124e517 	ldw	r4,-27756(gp)
 8011fd8:	200d883a 	mov	r6,r4
 8011fdc:	180b883a 	mov	r5,r3
 8011fe0:	1009883a 	mov	r4,r2
 8011fe4:	80105c80 	call	80105c8 <main>
 8011fe8:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 8011fec:	01000044 	movi	r4,1
 8011ff0:	8014b3c0 	call	8014b3c <close>
  exit (result);
 8011ff4:	e13fff17 	ldw	r4,-4(fp)
 8011ff8:	8015c640 	call	8015c64 <exit>

08011ffc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 8011ffc:	defffe04 	addi	sp,sp,-8
 8012000:	dfc00115 	stw	ra,4(sp)
 8012004:	df000015 	stw	fp,0(sp)
 8012008:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 801200c:	d0a00917 	ldw	r2,-32732(gp)
 8012010:	10000326 	beq	r2,zero,8012020 <alt_get_errno+0x24>
 8012014:	d0a00917 	ldw	r2,-32732(gp)
 8012018:	103ee83a 	callr	r2
 801201c:	00000106 	br	8012024 <alt_get_errno+0x28>
 8012020:	d0a4e204 	addi	r2,gp,-27768
}
 8012024:	e037883a 	mov	sp,fp
 8012028:	dfc00117 	ldw	ra,4(sp)
 801202c:	df000017 	ldw	fp,0(sp)
 8012030:	dec00204 	addi	sp,sp,8
 8012034:	f800283a 	ret

08012038 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
 8012038:	defff904 	addi	sp,sp,-28
 801203c:	dfc00615 	stw	ra,24(sp)
 8012040:	df000515 	stw	fp,20(sp)
 8012044:	df000504 	addi	fp,sp,20
 8012048:	e13ffd15 	stw	r4,-12(fp)
 801204c:	e17ffe15 	stw	r5,-8(fp)
 8012050:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
 8012054:	e0bffd17 	ldw	r2,-12(fp)
 8012058:	10000816 	blt	r2,zero,801207c <write+0x44>
 801205c:	01400304 	movi	r5,12
 8012060:	e13ffd17 	ldw	r4,-12(fp)
 8012064:	80116700 	call	8011670 <__mulsi3>
 8012068:	1007883a 	mov	r3,r2
 801206c:	00820074 	movhi	r2,2049
 8012070:	109d6404 	addi	r2,r2,30096
 8012074:	1885883a 	add	r2,r3,r2
 8012078:	00000106 	br	8012080 <write+0x48>
 801207c:	0005883a 	mov	r2,zero
 8012080:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
 8012084:	e0bffb17 	ldw	r2,-20(fp)
 8012088:	10002126 	beq	r2,zero,8012110 <write+0xd8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
 801208c:	e0bffb17 	ldw	r2,-20(fp)
 8012090:	10800217 	ldw	r2,8(r2)
 8012094:	108000cc 	andi	r2,r2,3
 8012098:	10001826 	beq	r2,zero,80120fc <write+0xc4>
 801209c:	e0bffb17 	ldw	r2,-20(fp)
 80120a0:	10800017 	ldw	r2,0(r2)
 80120a4:	10800617 	ldw	r2,24(r2)
 80120a8:	10001426 	beq	r2,zero,80120fc <write+0xc4>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
 80120ac:	e0bffb17 	ldw	r2,-20(fp)
 80120b0:	10800017 	ldw	r2,0(r2)
 80120b4:	10800617 	ldw	r2,24(r2)
 80120b8:	e0ffff17 	ldw	r3,-4(fp)
 80120bc:	180d883a 	mov	r6,r3
 80120c0:	e17ffe17 	ldw	r5,-8(fp)
 80120c4:	e13ffb17 	ldw	r4,-20(fp)
 80120c8:	103ee83a 	callr	r2
 80120cc:	e0bffc15 	stw	r2,-16(fp)
 80120d0:	e0bffc17 	ldw	r2,-16(fp)
 80120d4:	1000070e 	bge	r2,zero,80120f4 <write+0xbc>
      {
        ALT_ERRNO = -rval;
 80120d8:	8011ffc0 	call	8011ffc <alt_get_errno>
 80120dc:	1007883a 	mov	r3,r2
 80120e0:	e0bffc17 	ldw	r2,-16(fp)
 80120e4:	0085c83a 	sub	r2,zero,r2
 80120e8:	18800015 	stw	r2,0(r3)
        return -1;
 80120ec:	00bfffc4 	movi	r2,-1
 80120f0:	00000c06 	br	8012124 <write+0xec>
      }
      return rval;
 80120f4:	e0bffc17 	ldw	r2,-16(fp)
 80120f8:	00000a06 	br	8012124 <write+0xec>
    }
    else
    {
      ALT_ERRNO = EACCES;
 80120fc:	8011ffc0 	call	8011ffc <alt_get_errno>
 8012100:	1007883a 	mov	r3,r2
 8012104:	00800344 	movi	r2,13
 8012108:	18800015 	stw	r2,0(r3)
 801210c:	00000406 	br	8012120 <write+0xe8>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
 8012110:	8011ffc0 	call	8011ffc <alt_get_errno>
 8012114:	1007883a 	mov	r3,r2
 8012118:	00801444 	movi	r2,81
 801211c:	18800015 	stw	r2,0(r3)
  }
  return -1;
 8012120:	00bfffc4 	movi	r2,-1
}
 8012124:	e037883a 	mov	sp,fp
 8012128:	dfc00117 	ldw	ra,4(sp)
 801212c:	df000017 	ldw	fp,0(sp)
 8012130:	dec00204 	addi	sp,sp,8
 8012134:	f800283a 	ret

08012138 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 8012138:	defffd04 	addi	sp,sp,-12
 801213c:	dfc00215 	stw	ra,8(sp)
 8012140:	df000115 	stw	fp,4(sp)
 8012144:	df000104 	addi	fp,sp,4
 8012148:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 801214c:	d1600604 	addi	r5,gp,-32744
 8012150:	e13fff17 	ldw	r4,-4(fp)
 8012154:	8014c9c0 	call	8014c9c <alt_dev_llist_insert>
}
 8012158:	e037883a 	mov	sp,fp
 801215c:	dfc00117 	ldw	ra,4(sp)
 8012160:	df000017 	ldw	fp,0(sp)
 8012164:	dec00204 	addi	sp,sp,8
 8012168:	f800283a 	ret

0801216c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 801216c:	defffd04 	addi	sp,sp,-12
 8012170:	dfc00215 	stw	ra,8(sp)
 8012174:	df000115 	stw	fp,4(sp)
 8012178:	df000104 	addi	fp,sp,4
 801217c:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
 8012180:	80159c40 	call	80159c4 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 8012184:	00800044 	movi	r2,1
 8012188:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 801218c:	0001883a 	nop
 8012190:	e037883a 	mov	sp,fp
 8012194:	dfc00117 	ldw	ra,4(sp)
 8012198:	df000017 	ldw	fp,0(sp)
 801219c:	dec00204 	addi	sp,sp,8
 80121a0:	f800283a 	ret

080121a4 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 80121a4:	defffe04 	addi	sp,sp,-8
 80121a8:	dfc00115 	stw	ra,4(sp)
 80121ac:	df000015 	stw	fp,0(sp)
 80121b0:	d839883a 	mov	fp,sp
    ALTERA_AVALON_I2C_INIT ( I2C_0, i2c_0);
 80121b4:	01020074 	movhi	r4,2049
 80121b8:	21193404 	addi	r4,r4,25808
 80121bc:	801244c0 	call	801244c <alt_avalon_i2c_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
 80121c0:	01800044 	movi	r6,1
 80121c4:	000b883a 	mov	r5,zero
 80121c8:	01020074 	movhi	r4,2049
 80121cc:	21194c04 	addi	r4,r4,25904
 80121d0:	8013f780 	call	8013f78 <altera_avalon_jtag_uart_init>
 80121d4:	01020074 	movhi	r4,2049
 80121d8:	21194204 	addi	r4,r4,25864
 80121dc:	80121380 	call	8012138 <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
 80121e0:	0001883a 	nop
}
 80121e4:	0001883a 	nop
 80121e8:	e037883a 	mov	sp,fp
 80121ec:	dfc00117 	ldw	ra,4(sp)
 80121f0:	df000017 	ldw	fp,0(sp)
 80121f4:	dec00204 	addi	sp,sp,8
 80121f8:	f800283a 	ret

080121fc <optional_irq_callback>:

/* for all functions in this file, see the altera_avalon_i2c.h file for more complete function descriptions. */

/* optional irq callback */
static void optional_irq_callback(void * context)
{
 80121fc:	defff904 	addi	sp,sp,-28
 8012200:	dfc00615 	stw	ra,24(sp)
 8012204:	df000515 	stw	fp,20(sp)
 8012208:	df000504 	addi	fp,sp,20
 801220c:	e13fff15 	stw	r4,-4(fp)
   int timeout=100000;
 8012210:	008000b4 	movhi	r2,2
 8012214:	10a1a804 	addi	r2,r2,-31072
 8012218:	e0bffb15 	stw	r2,-20(fp)
   alt_u32 bytes_read;

   ALT_AVALON_I2C_DEV_t *i2c_dev = context;
 801221c:	e0bfff17 	ldw	r2,-4(fp)
 8012220:	e0bffc15 	stw	r2,-16(fp)
   IRQ_DATA_t *irq = i2c_dev->callback_context;
 8012224:	e0bffc17 	ldw	r2,-16(fp)
 8012228:	10800717 	ldw	r2,28(r2)
 801222c:	e0bffd15 	stw	r2,-12(fp)

   if (irq->irq_busy==2)  /*receive request*/
 8012230:	e0bffd17 	ldw	r2,-12(fp)
 8012234:	10800217 	ldw	r2,8(r2)
 8012238:	10800098 	cmpnei	r2,r2,2
 801223c:	1000251e 	bne	r2,zero,80122d4 <optional_irq_callback+0xd8>
   {
       alt_avalon_i2c_rx_read_available(i2c_dev, irq->buffer, irq->size, &bytes_read);
 8012240:	e0bffd17 	ldw	r2,-12(fp)
 8012244:	10c00017 	ldw	r3,0(r2)
 8012248:	e0bffd17 	ldw	r2,-12(fp)
 801224c:	10800117 	ldw	r2,4(r2)
 8012250:	e13ffe04 	addi	r4,fp,-8
 8012254:	200f883a 	mov	r7,r4
 8012258:	100d883a 	mov	r6,r2
 801225c:	180b883a 	mov	r5,r3
 8012260:	e13ffc17 	ldw	r4,-16(fp)
 8012264:	80129ac0 	call	80129ac <alt_avalon_i2c_rx_read_available>
       irq->size-=bytes_read;
 8012268:	e0bffd17 	ldw	r2,-12(fp)
 801226c:	10c00117 	ldw	r3,4(r2)
 8012270:	e0bffe17 	ldw	r2,-8(fp)
 8012274:	1887c83a 	sub	r3,r3,r2
 8012278:	e0bffd17 	ldw	r2,-12(fp)
 801227c:	10c00115 	stw	r3,4(r2)
       irq->buffer+=bytes_read;
 8012280:	e0bffd17 	ldw	r2,-12(fp)
 8012284:	10c00017 	ldw	r3,0(r2)
 8012288:	e0bffe17 	ldw	r2,-8(fp)
 801228c:	1887883a 	add	r3,r3,r2
 8012290:	e0bffd17 	ldw	r2,-12(fp)
 8012294:	10c00015 	stw	r3,0(r2)
       if (irq->size > 0)
 8012298:	e0bffd17 	ldw	r2,-12(fp)
 801229c:	10800117 	ldw	r2,4(r2)
 80122a0:	10000c26 	beq	r2,zero,80122d4 <optional_irq_callback+0xd8>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 80122a4:	01400704 	movi	r5,28
 80122a8:	e13ffc17 	ldw	r4,-16(fp)
 80122ac:	8013b640 	call	8013b64 <alt_avalon_i2c_int_clear>
         /* re-enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
 80122b0:	01400084 	movi	r5,2
 80122b4:	e13ffc17 	ldw	r4,-16(fp)
 80122b8:	8013c080 	call	8013c08 <alt_avalon_i2c_int_enable>
 80122bc:	00000e06 	br	80122f8 <optional_irq_callback+0xfc>
    /*for a write, this code will only be reached after the cmd fifo is*/
    /*empty (sent).  For a read this code will only be reached after all*/
    /*bytes have been received.*/
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
    { 
      if (--timeout == 0)
 80122c0:	e0bffb17 	ldw	r2,-20(fp)
 80122c4:	10bfffc4 	addi	r2,r2,-1
 80122c8:	e0bffb15 	stw	r2,-20(fp)
 80122cc:	e0bffb17 	ldw	r2,-20(fp)
 80122d0:	10000426 	beq	r2,zero,80122e4 <optional_irq_callback+0xe8>

    /*transaction should be done so no or minimal looping should occur*/
    /*for a write, this code will only be reached after the cmd fifo is*/
    /*empty (sent).  For a read this code will only be reached after all*/
    /*bytes have been received.*/
    while (alt_avalon_i2c_is_busy(i2c_dev)) 
 80122d4:	e13ffc17 	ldw	r4,-16(fp)
 80122d8:	80129680 	call	8012968 <alt_avalon_i2c_is_busy>
 80122dc:	103ff81e 	bne	r2,zero,80122c0 <__alt_data_end+0xffff28c0>
 80122e0:	00000106 	br	80122e8 <optional_irq_callback+0xec>
    { 
      if (--timeout == 0)
      {
         break;
 80122e4:	0001883a 	nop
      }
    }

    /*disable the ip.  The ip is disabled and enabled for each transaction.*/
    alt_avalon_i2c_disable(i2c_dev);
 80122e8:	e13ffc17 	ldw	r4,-16(fp)
 80122ec:	80126100 	call	8012610 <alt_avalon_i2c_disable>

    irq->irq_busy=0;
 80122f0:	e0bffd17 	ldw	r2,-12(fp)
 80122f4:	10000215 	stw	zero,8(r2)
}
 80122f8:	e037883a 	mov	sp,fp
 80122fc:	dfc00117 	ldw	ra,4(sp)
 8012300:	df000017 	ldw	fp,0(sp)
 8012304:	dec00204 	addi	sp,sp,8
 8012308:	f800283a 	ret

0801230c <alt_avalon_i2c_register_optional_irq_handler>:

void alt_avalon_i2c_register_optional_irq_handler(ALT_AVALON_I2C_DEV_t *i2c_dev,IRQ_DATA_t * irq_data)
{
 801230c:	defffc04 	addi	sp,sp,-16
 8012310:	dfc00315 	stw	ra,12(sp)
 8012314:	df000215 	stw	fp,8(sp)
 8012318:	df000204 	addi	fp,sp,8
 801231c:	e13ffe15 	stw	r4,-8(fp)
 8012320:	e17fff15 	stw	r5,-4(fp)
   irq_data->irq_busy=0;
 8012324:	e0bfff17 	ldw	r2,-4(fp)
 8012328:	10000215 	stw	zero,8(r2)
   alt_avalon_i2c_register_callback(i2c_dev,optional_irq_callback,0,irq_data);
 801232c:	e1ffff17 	ldw	r7,-4(fp)
 8012330:	000d883a 	mov	r6,zero
 8012334:	01420074 	movhi	r5,2049
 8012338:	29487f04 	addi	r5,r5,8700
 801233c:	e13ffe17 	ldw	r4,-8(fp)
 8012340:	80123f80 	call	80123f8 <alt_avalon_i2c_register_callback>
}
 8012344:	0001883a 	nop
 8012348:	e037883a 	mov	sp,fp
 801234c:	dfc00117 	ldw	ra,4(sp)
 8012350:	df000017 	ldw	fp,0(sp)
 8012354:	dec00204 	addi	sp,sp,8
 8012358:	f800283a 	ret

0801235c <alt_avalon_i2c_irq>:
ALT_LLIST_HEAD(alt_avalon_i2c_list);

/* Interrupt handler for the AVALON_I2C module. */
/* Interrupts are not re-enabled in this handler */
static void alt_avalon_i2c_irq(void *context)
{
 801235c:	defff904 	addi	sp,sp,-28
 8012360:	dfc00615 	stw	ra,24(sp)
 8012364:	df000515 	stw	fp,20(sp)
 8012368:	df000504 	addi	fp,sp,20
 801236c:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_DEV_t *dev = (ALT_AVALON_I2C_DEV_t *) context;
 8012370:	e0bfff17 	ldw	r2,-4(fp)
 8012374:	e0bffb15 	stw	r2,-20(fp)
    alt_irq_context cpu_sr;
     
    /*disable i2c interrupts*/
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
 8012378:	014007c4 	movi	r5,31
 801237c:	e13ffb17 	ldw	r4,-20(fp)
 8012380:	8013ba00 	call	8013ba0 <alt_avalon_i2c_int_disable>
    
    /* clear irq status */
    alt_avalon_i2c_int_clear(dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 8012384:	01400704 	movi	r5,28
 8012388:	e13ffb17 	ldw	r4,-20(fp)
 801238c:	8013b640 	call	8013b64 <alt_avalon_i2c_int_clear>
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
 8012390:	e0bffb17 	ldw	r2,-20(fp)
 8012394:	10800617 	ldw	r2,24(r2)
 8012398:	10001126 	beq	r2,zero,80123e0 <alt_avalon_i2c_irq+0x84>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 801239c:	0005303a 	rdctl	r2,status
 80123a0:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 80123a4:	e0fffd17 	ldw	r3,-12(fp)
 80123a8:	00bfff84 	movi	r2,-2
 80123ac:	1884703a 	and	r2,r3,r2
 80123b0:	1001703a 	wrctl	status,r2
  
  return context;
 80123b4:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
 80123b8:	e0bffc15 	stw	r2,-16(fp)
        dev->callback(dev);
 80123bc:	e0bffb17 	ldw	r2,-20(fp)
 80123c0:	10800617 	ldw	r2,24(r2)
 80123c4:	e13ffb17 	ldw	r4,-20(fp)
 80123c8:	103ee83a 	callr	r2
 80123cc:	e0bffc17 	ldw	r2,-16(fp)
 80123d0:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 80123d4:	e0bffe17 	ldw	r2,-8(fp)
 80123d8:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    return;
 80123dc:	0001883a 	nop
 80123e0:	0001883a 	nop
}
 80123e4:	e037883a 	mov	sp,fp
 80123e8:	dfc00117 	ldw	ra,4(sp)
 80123ec:	df000017 	ldw	fp,0(sp)
 80123f0:	dec00204 	addi	sp,sp,8
 80123f4:	f800283a 	ret

080123f8 <alt_avalon_i2c_register_callback>:
void alt_avalon_i2c_register_callback(
    ALT_AVALON_I2C_DEV_t *dev,
    alt_avalon_i2c_callback callback,
    alt_u32 control,
    void *context)
{
 80123f8:	defffb04 	addi	sp,sp,-20
 80123fc:	df000415 	stw	fp,16(sp)
 8012400:	df000404 	addi	fp,sp,16
 8012404:	e13ffc15 	stw	r4,-16(fp)
 8012408:	e17ffd15 	stw	r5,-12(fp)
 801240c:	e1bffe15 	stw	r6,-8(fp)
 8012410:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
 8012414:	e0bffc17 	ldw	r2,-16(fp)
 8012418:	e0fffd17 	ldw	r3,-12(fp)
 801241c:	10c00615 	stw	r3,24(r2)
    dev->callback_context = context;
 8012420:	e0bffc17 	ldw	r2,-16(fp)
 8012424:	e0ffff17 	ldw	r3,-4(fp)
 8012428:	10c00715 	stw	r3,28(r2)
    dev->control          = control;
 801242c:	e0bffc17 	ldw	r2,-16(fp)
 8012430:	e0fffe17 	ldw	r3,-8(fp)
 8012434:	10c00815 	stw	r3,32(r2)

    return ;
 8012438:	0001883a 	nop
}
 801243c:	e037883a 	mov	sp,fp
 8012440:	df000017 	ldw	fp,0(sp)
 8012444:	dec00104 	addi	sp,sp,4
 8012448:	f800283a 	ret

0801244c <alt_avalon_i2c_init>:

 /* Initializes the I2C Module. This routine is called
 * from the ALT_AVALON_I2C_INIT macro and is called automatically
 * by alt_sys_init.c */
void alt_avalon_i2c_init (ALT_AVALON_I2C_DEV_t *dev)
{
 801244c:	defff704 	addi	sp,sp,-36
 8012450:	dfc00815 	stw	ra,32(sp)
 8012454:	df000715 	stw	fp,28(sp)
 8012458:	df000704 	addi	fp,sp,28
 801245c:	e13fff15 	stw	r4,-4(fp)
    extern alt_llist alt_avalon_i2c_list;
    ALT_AVALON_I2C_MASTER_CONFIG_t cfg;
    int error;

    /* disable ip */
    alt_avalon_i2c_disable(dev);
 8012460:	e13fff17 	ldw	r4,-4(fp)
 8012464:	80126100 	call	8012610 <alt_avalon_i2c_disable>

    /* Disable interrupts */
    alt_avalon_i2c_int_disable(dev,ALT_AVALON_I2C_ISR_ALLINTS_MSK);
 8012468:	014007c4 	movi	r5,31
 801246c:	e13fff17 	ldw	r4,-4(fp)
 8012470:	8013ba00 	call	8013ba0 <alt_avalon_i2c_int_disable>

    /* clear ISR register content */
    alt_avalon_i2c_int_clear(dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 8012474:	01400704 	movi	r5,28
 8012478:	e13fff17 	ldw	r4,-4(fp)
 801247c:	8013b640 	call	8013b64 <alt_avalon_i2c_int_clear>
    
    /* set the cmd fifo threshold */
    alt_avalon_i2c_tfr_cmd_fifo_threshold_set(dev,ALT_AVALON_I2C_TFR_CMD_FIFO_NOT_FULL);
 8012480:	014000c4 	movi	r5,3
 8012484:	e13fff17 	ldw	r4,-4(fp)
 8012488:	8013dac0 	call	8013dac <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
    
    /* set the tx fifo threshold */
    alt_avalon_i2c_rx_fifo_threshold_set(dev,ALT_AVALON_I2C_RX_DATA_FIFO_FULL);
 801248c:	014000c4 	movi	r5,3
 8012490:	e13fff17 	ldw	r4,-4(fp)
 8012494:	8013cfc0 	call	8013cfc <alt_avalon_i2c_rx_fifo_threshold_set>
    
    /* set the default bus speed */
    cfg.speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;
 8012498:	e03ffc15 	stw	zero,-16(fp)
    
    /*set the address mode */
    cfg.addr_mode = ALT_AVALON_I2C_ADDR_MODE_7_BIT;
 801249c:	e03ffb15 	stw	zero,-20(fp)
    
    /* set the bus speed */
    alt_avalon_i2c_master_config_speed_set(dev,&cfg,ALT_AVALON_I2C_SS_MAX_HZ);
 80124a0:	e0bffb04 	addi	r2,fp,-20
 80124a4:	018000b4 	movhi	r6,2
 80124a8:	31a1a804 	addi	r6,r6,-31072
 80124ac:	100b883a 	mov	r5,r2
 80124b0:	e13fff17 	ldw	r4,-4(fp)
 80124b4:	801286c0 	call	801286c <alt_avalon_i2c_master_config_speed_set>
    
    /* write the cfg information */
    alt_avalon_i2c_master_config_set(dev,&cfg);
 80124b8:	e0bffb04 	addi	r2,fp,-20
 80124bc:	100b883a 	mov	r5,r2
 80124c0:	e13fff17 	ldw	r4,-4(fp)
 80124c4:	801270c0 	call	801270c <alt_avalon_i2c_master_config_set>
    
    /* Register this instance of the i2c controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_avalon_i2c_list);
 80124c8:	d1600204 	addi	r5,gp,-32760
 80124cc:	e13fff17 	ldw	r4,-4(fp)
 80124d0:	8014c9c0 	call	8014c9c <alt_dev_llist_insert>
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 80124d4:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
 80124d8:	e0bffa15 	stw	r2,-24(fp)

    if (!error)
 80124dc:	e0bffa17 	ldw	r2,-24(fp)
 80124e0:	10000c1e 	bne	r2,zero,8012514 <alt_avalon_i2c_init+0xc8>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(dev->irq_controller_ID, dev->irq_ID, alt_avalon_i2c_irq, dev, 0x0);
 80124e4:	e0bfff17 	ldw	r2,-4(fp)
 80124e8:	10c00417 	ldw	r3,16(r2)
 80124ec:	e0bfff17 	ldw	r2,-4(fp)
 80124f0:	10800517 	ldw	r2,20(r2)
 80124f4:	d8000015 	stw	zero,0(sp)
 80124f8:	e1ffff17 	ldw	r7,-4(fp)
 80124fc:	01820074 	movhi	r6,2049
 8012500:	3188d704 	addi	r6,r6,9052
 8012504:	100b883a 	mov	r5,r2
 8012508:	1809883a 	mov	r4,r3
 801250c:	8014eb00 	call	8014eb0 <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }

    return;
 8012510:	00000406 	br	8012524 <alt_avalon_i2c_init+0xd8>
        /* Install IRQ handler */
        alt_ic_isr_register(dev->irq_controller_ID, dev->irq_ID, alt_avalon_i2c_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
 8012514:	01020074 	movhi	r4,2049
 8012518:	2118f104 	addi	r4,r4,25540
 801251c:	80155340 	call	8015534 <alt_printf>
    }

    return;
 8012520:	0001883a 	nop

}
 8012524:	e037883a 	mov	sp,fp
 8012528:	dfc00117 	ldw	ra,4(sp)
 801252c:	df000017 	ldw	fp,0(sp)
 8012530:	dec00204 	addi	sp,sp,8
 8012534:	f800283a 	ret

08012538 <alt_avalon_i2c_open>:

/*  Retrieve a pointer to the i2c instance */
ALT_AVALON_I2C_DEV_t* alt_avalon_i2c_open(const char* name)
{
 8012538:	defffc04 	addi	sp,sp,-16
 801253c:	dfc00315 	stw	ra,12(sp)
 8012540:	df000215 	stw	fp,8(sp)
 8012544:	df000204 	addi	fp,sp,8
 8012548:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_DEV_t* dev = NULL;
 801254c:	e03ffe15 	stw	zero,-8(fp)

    dev = (ALT_AVALON_I2C_DEV_t*) alt_find_dev (name, &alt_avalon_i2c_list);
 8012550:	d1600204 	addi	r5,gp,-32760
 8012554:	e13fff17 	ldw	r4,-4(fp)
 8012558:	8014e000 	call	8014e00 <alt_find_dev>
 801255c:	e0bffe15 	stw	r2,-8(fp)

    return dev;
 8012560:	e0bffe17 	ldw	r2,-8(fp)
}
 8012564:	e037883a 	mov	sp,fp
 8012568:	dfc00117 	ldw	ra,4(sp)
 801256c:	df000017 	ldw	fp,0(sp)
 8012570:	dec00204 	addi	sp,sp,8
 8012574:	f800283a 	ret

08012578 <alt_avalon_i2c_enable>:

/* enable the avalon i2c ip */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_enable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 8012578:	defffc04 	addi	sp,sp,-16
 801257c:	df000315 	stw	fp,12(sp)
 8012580:	df000304 	addi	fp,sp,12
 8012584:	e13fff15 	stw	r4,-4(fp)
   IRQ_DATA_t *irq_data = i2c_dev->callback_context;
 8012588:	e0bfff17 	ldw	r2,-4(fp)
 801258c:	10800717 	ldw	r2,28(r2)
 8012590:	e0bffd15 	stw	r2,-12(fp)
   alt_u32 enable_status;
       
   /*if the ip is already enabled, return a busy status*/
   enable_status = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_EN_MSK) >> ALT_AVALON_I2C_CTRL_EN_OFST;
 8012594:	e0bfff17 	ldw	r2,-4(fp)
 8012598:	10800317 	ldw	r2,12(r2)
 801259c:	10800204 	addi	r2,r2,8
 80125a0:	10800037 	ldwio	r2,0(r2)
 80125a4:	1080004c 	andi	r2,r2,1
 80125a8:	e0bffe15 	stw	r2,-8(fp)
   if (enable_status)
 80125ac:	e0bffe17 	ldw	r2,-8(fp)
 80125b0:	10000226 	beq	r2,zero,80125bc <alt_avalon_i2c_enable+0x44>
   {
     return ALT_AVALON_I2C_BUSY;
 80125b4:	00bffe44 	movi	r2,-7
 80125b8:	00001106 	br	8012600 <alt_avalon_i2c_enable+0x88>
   }
   
   /*if the optional irq callback is registered ensure irq_busy is 0*/
   if (i2c_dev->callback == optional_irq_callback)
 80125bc:	e0bfff17 	ldw	r2,-4(fp)
 80125c0:	10c00617 	ldw	r3,24(r2)
 80125c4:	00820074 	movhi	r2,2049
 80125c8:	10887f04 	addi	r2,r2,8700
 80125cc:	1880021e 	bne	r3,r2,80125d8 <alt_avalon_i2c_enable+0x60>
   {
     irq_data->irq_busy=0;
 80125d0:	e0bffd17 	ldw	r2,-12(fp)
 80125d4:	10000215 	stw	zero,8(r2)
   }
   
   /* enable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,ALT_AVALON_I2C_CTRL_EN_MSK,ALT_AVALON_I2C_CTRL_EN_MSK);
 80125d8:	e0bfff17 	ldw	r2,-4(fp)
 80125dc:	10800317 	ldw	r2,12(r2)
 80125e0:	10800204 	addi	r2,r2,8
 80125e4:	e0ffff17 	ldw	r3,-4(fp)
 80125e8:	18c00317 	ldw	r3,12(r3)
 80125ec:	18c00204 	addi	r3,r3,8
 80125f0:	18c00037 	ldwio	r3,0(r3)
 80125f4:	18c00054 	ori	r3,r3,1
 80125f8:	10c00035 	stwio	r3,0(r2)

   return ALT_AVALON_I2C_SUCCESS;
 80125fc:	0005883a 	mov	r2,zero
}
 8012600:	e037883a 	mov	sp,fp
 8012604:	df000017 	ldw	fp,0(sp)
 8012608:	dec00104 	addi	sp,sp,4
 801260c:	f800283a 	ret

08012610 <alt_avalon_i2c_disable>:

/* disable the avalon i2c ip */
void alt_avalon_i2c_disable(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 8012610:	defffe04 	addi	sp,sp,-8
 8012614:	df000115 	stw	fp,4(sp)
 8012618:	df000104 	addi	fp,sp,4
 801261c:	e13fff15 	stw	r4,-4(fp)
   /* disable ip */
   IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,0,ALT_AVALON_I2C_CTRL_EN_MSK);
 8012620:	e0bfff17 	ldw	r2,-4(fp)
 8012624:	10800317 	ldw	r2,12(r2)
 8012628:	10800204 	addi	r2,r2,8
 801262c:	e0ffff17 	ldw	r3,-4(fp)
 8012630:	18c00317 	ldw	r3,12(r3)
 8012634:	18c00204 	addi	r3,r3,8
 8012638:	19000037 	ldwio	r4,0(r3)
 801263c:	00ffff84 	movi	r3,-2
 8012640:	20c6703a 	and	r3,r4,r3
 8012644:	10c00035 	stwio	r3,0(r2)

}
 8012648:	0001883a 	nop
 801264c:	e037883a 	mov	sp,fp
 8012650:	df000017 	ldw	fp,0(sp)
 8012654:	dec00104 	addi	sp,sp,4
 8012658:	f800283a 	ret

0801265c <alt_avalon_i2c_master_config_get>:

/* populate the the master config structure from the register values */
void alt_avalon_i2c_master_config_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
 801265c:	defffd04 	addi	sp,sp,-12
 8012660:	df000215 	stw	fp,8(sp)
 8012664:	df000204 	addi	fp,sp,8
 8012668:	e13ffe15 	stw	r4,-8(fp)
 801266c:	e17fff15 	stw	r5,-4(fp)

    cfg->addr_mode = i2c_dev->address_mode;
 8012670:	e0bffe17 	ldw	r2,-8(fp)
 8012674:	10c00d17 	ldw	r3,52(r2)
 8012678:	e0bfff17 	ldw	r2,-4(fp)
 801267c:	10c00015 	stw	r3,0(r2)
    cfg->speed_mode = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK) >> ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST;    
 8012680:	e0bffe17 	ldw	r2,-8(fp)
 8012684:	10800317 	ldw	r2,12(r2)
 8012688:	10800204 	addi	r2,r2,8
 801268c:	10800037 	ldwio	r2,0(r2)
 8012690:	1080008c 	andi	r2,r2,2
 8012694:	1005d07a 	srai	r2,r2,1
 8012698:	1007883a 	mov	r3,r2
 801269c:	e0bfff17 	ldw	r2,-4(fp)
 80126a0:	10c00115 	stw	r3,4(r2)

    cfg->scl_hcnt = (IORD_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_HIGH_COUNT_PERIOD_OFST;    
 80126a4:	e0bffe17 	ldw	r2,-8(fp)
 80126a8:	10800317 	ldw	r2,12(r2)
 80126ac:	10800904 	addi	r2,r2,36
 80126b0:	10800037 	ldwio	r2,0(r2)
 80126b4:	1007883a 	mov	r3,r2
 80126b8:	e0bfff17 	ldw	r2,-4(fp)
 80126bc:	10c0020d 	sth	r3,8(r2)
    cfg->scl_lcnt = (IORD_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base) & ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SCL_LOW_COUNT_PERIOD_OFST;    
 80126c0:	e0bffe17 	ldw	r2,-8(fp)
 80126c4:	10800317 	ldw	r2,12(r2)
 80126c8:	10800804 	addi	r2,r2,32
 80126cc:	10800037 	ldwio	r2,0(r2)
 80126d0:	1007883a 	mov	r3,r2
 80126d4:	e0bfff17 	ldw	r2,-4(fp)
 80126d8:	10c0028d 	sth	r3,10(r2)
    cfg->sda_cnt = (IORD_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base) & ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_MSK) >> ALT_AVALON_I2C_SDA_HOLD_COUNT_PERIOD_OFST;    
 80126dc:	e0bffe17 	ldw	r2,-8(fp)
 80126e0:	10800317 	ldw	r2,12(r2)
 80126e4:	10800a04 	addi	r2,r2,40
 80126e8:	10800037 	ldwio	r2,0(r2)
 80126ec:	1007883a 	mov	r3,r2
 80126f0:	e0bfff17 	ldw	r2,-4(fp)
 80126f4:	10c0030d 	sth	r3,12(r2)
}
 80126f8:	0001883a 	nop
 80126fc:	e037883a 	mov	sp,fp
 8012700:	df000017 	ldw	fp,0(sp)
 8012704:	dec00104 	addi	sp,sp,4
 8012708:	f800283a 	ret

0801270c <alt_avalon_i2c_master_config_set>:

/* set the registers from the master config structure */
void alt_avalon_i2c_master_config_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                          const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg)
{
 801270c:	defffd04 	addi	sp,sp,-12
 8012710:	df000215 	stw	fp,8(sp)
 8012714:	df000204 	addi	fp,sp,8
 8012718:	e13ffe15 	stw	r4,-8(fp)
 801271c:	e17fff15 	stw	r5,-4(fp)
    i2c_dev->address_mode   =   cfg->addr_mode;
 8012720:	e0bfff17 	ldw	r2,-4(fp)
 8012724:	10c00017 	ldw	r3,0(r2)
 8012728:	e0bffe17 	ldw	r2,-8(fp)
 801272c:	10c00d15 	stw	r3,52(r2)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,(cfg->speed_mode) << ALT_AVALON_I2C_CTRL_BUS_SPEED_OFST,ALT_AVALON_I2C_CTRL_BUS_SPEED_MSK);
 8012730:	e0bffe17 	ldw	r2,-8(fp)
 8012734:	10800317 	ldw	r2,12(r2)
 8012738:	10c00204 	addi	r3,r2,8
 801273c:	e0bffe17 	ldw	r2,-8(fp)
 8012740:	10800317 	ldw	r2,12(r2)
 8012744:	10800204 	addi	r2,r2,8
 8012748:	10800037 	ldwio	r2,0(r2)
 801274c:	1009883a 	mov	r4,r2
 8012750:	00bfff44 	movi	r2,-3
 8012754:	2088703a 	and	r4,r4,r2
 8012758:	e0bfff17 	ldw	r2,-4(fp)
 801275c:	10800117 	ldw	r2,4(r2)
 8012760:	1085883a 	add	r2,r2,r2
 8012764:	1080008c 	andi	r2,r2,2
 8012768:	2084b03a 	or	r2,r4,r2
 801276c:	18800035 	stwio	r2,0(r3)

    IOWR_ALT_AVALON_I2C_SCL_HIGH(i2c_dev->i2c_base,cfg->scl_hcnt);
 8012770:	e0bffe17 	ldw	r2,-8(fp)
 8012774:	10800317 	ldw	r2,12(r2)
 8012778:	10800904 	addi	r2,r2,36
 801277c:	e0ffff17 	ldw	r3,-4(fp)
 8012780:	18c0020b 	ldhu	r3,8(r3)
 8012784:	18ffffcc 	andi	r3,r3,65535
 8012788:	10c00035 	stwio	r3,0(r2)
    IOWR_ALT_AVALON_I2C_SCL_LOW(i2c_dev->i2c_base,cfg->scl_lcnt);
 801278c:	e0bffe17 	ldw	r2,-8(fp)
 8012790:	10800317 	ldw	r2,12(r2)
 8012794:	10800804 	addi	r2,r2,32
 8012798:	e0ffff17 	ldw	r3,-4(fp)
 801279c:	18c0028b 	ldhu	r3,10(r3)
 80127a0:	18ffffcc 	andi	r3,r3,65535
 80127a4:	10c00035 	stwio	r3,0(r2)
    IOWR_ALT_AVALON_I2C_SDA_HOLD(i2c_dev->i2c_base,cfg->sda_cnt);
 80127a8:	e0bffe17 	ldw	r2,-8(fp)
 80127ac:	10800317 	ldw	r2,12(r2)
 80127b0:	10800a04 	addi	r2,r2,40
 80127b4:	e0ffff17 	ldw	r3,-4(fp)
 80127b8:	18c0030b 	ldhu	r3,12(r3)
 80127bc:	18ffffcc 	andi	r3,r3,65535
 80127c0:	10c00035 	stwio	r3,0(r2)
}
 80127c4:	0001883a 	nop
 80127c8:	e037883a 	mov	sp,fp
 80127cc:	df000017 	ldw	fp,0(sp)
 80127d0:	dec00104 	addi	sp,sp,4
 80127d4:	f800283a 	ret

080127d8 <alt_avalon_i2c_master_config_speed_get>:
 * I2C master configuration.
*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                const ALT_AVALON_I2C_MASTER_CONFIG_t* cfg,
                                                alt_u32 * speed_in_hz)
{
 80127d8:	defffb04 	addi	sp,sp,-20
 80127dc:	dfc00415 	stw	ra,16(sp)
 80127e0:	df000315 	stw	fp,12(sp)
 80127e4:	df000304 	addi	fp,sp,12
 80127e8:	e13ffd15 	stw	r4,-12(fp)
 80127ec:	e17ffe15 	stw	r5,-8(fp)
 80127f0:	e1bfff15 	stw	r6,-4(fp)

   if ((cfg->scl_lcnt == 0) || (cfg->scl_hcnt == 0))
 80127f4:	e0bffe17 	ldw	r2,-8(fp)
 80127f8:	1080028b 	ldhu	r2,10(r2)
 80127fc:	10bfffcc 	andi	r2,r2,65535
 8012800:	10000426 	beq	r2,zero,8012814 <alt_avalon_i2c_master_config_speed_get+0x3c>
 8012804:	e0bffe17 	ldw	r2,-8(fp)
 8012808:	1080020b 	ldhu	r2,8(r2)
 801280c:	10bfffcc 	andi	r2,r2,65535
 8012810:	1000021e 	bne	r2,zero,801281c <alt_avalon_i2c_master_config_speed_get+0x44>
   {
       return ALT_AVALON_I2C_BAD_ARG;
 8012814:	00bfff44 	movi	r2,-3
 8012818:	00000f06 	br	8012858 <alt_avalon_i2c_master_config_speed_get+0x80>
   }
    
   *speed_in_hz = (i2c_dev->ip_freq_in_hz) / (cfg->scl_lcnt + cfg->scl_hcnt);
 801281c:	e0bffd17 	ldw	r2,-12(fp)
 8012820:	11000c17 	ldw	r4,48(r2)
 8012824:	e0bffe17 	ldw	r2,-8(fp)
 8012828:	1080028b 	ldhu	r2,10(r2)
 801282c:	10ffffcc 	andi	r3,r2,65535
 8012830:	e0bffe17 	ldw	r2,-8(fp)
 8012834:	1080020b 	ldhu	r2,8(r2)
 8012838:	10bfffcc 	andi	r2,r2,65535
 801283c:	1885883a 	add	r2,r3,r2
 8012840:	100b883a 	mov	r5,r2
 8012844:	8010a200 	call	8010a20 <__udivsi3>
 8012848:	1007883a 	mov	r3,r2
 801284c:	e0bfff17 	ldw	r2,-4(fp)
 8012850:	10c00015 	stw	r3,0(r2)

   return ALT_AVALON_I2C_SUCCESS;
 8012854:	0005883a 	mov	r2,zero
}
 8012858:	e037883a 	mov	sp,fp
 801285c:	dfc00117 	ldw	ra,4(sp)
 8012860:	df000017 	ldw	fp,0(sp)
 8012864:	dec00204 	addi	sp,sp,8
 8012868:	f800283a 	ret

0801286c <alt_avalon_i2c_master_config_speed_set>:
/*This is a utility function that computes parameters for the I2C master
 * configuration that best matches the speed requested. */
 ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_config_speed_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                ALT_AVALON_I2C_MASTER_CONFIG_t * cfg,
                                                alt_u32 speed_in_hz)
{
 801286c:	defff904 	addi	sp,sp,-28
 8012870:	dfc00615 	stw	ra,24(sp)
 8012874:	df000515 	stw	fp,20(sp)
 8012878:	df000504 	addi	fp,sp,20
 801287c:	e13ffd15 	stw	r4,-12(fp)
 8012880:	e17ffe15 	stw	r5,-8(fp)
 8012884:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 scl_lcnt,scl_hcnt;

    /* If speed is not standard or fast return range error */
    if ((speed_in_hz > ALT_AVALON_I2C_FS_MAX_HZ) || (speed_in_hz < ALT_AVALON_I2C_SS_MIN_HZ) || (speed_in_hz == 0))
 8012888:	e0ffff17 	ldw	r3,-4(fp)
 801288c:	008001b4 	movhi	r2,6
 8012890:	1086a004 	addi	r2,r2,6784
 8012894:	10c00436 	bltu	r2,r3,80128a8 <alt_avalon_i2c_master_config_speed_set+0x3c>
 8012898:	e0bfff17 	ldw	r2,-4(fp)
 801289c:	10000226 	beq	r2,zero,80128a8 <alt_avalon_i2c_master_config_speed_set+0x3c>
 80128a0:	e0bfff17 	ldw	r2,-4(fp)
 80128a4:	1000021e 	bne	r2,zero,80128b0 <alt_avalon_i2c_master_config_speed_set+0x44>
    {
        return ALT_AVALON_I2C_RANGE;
 80128a8:	00bfff04 	movi	r2,-4
 80128ac:	00002906 	br	8012954 <alt_avalon_i2c_master_config_speed_set+0xe8>
    }

     /* <lcount> = <internal clock> / 2 * <speed, Hz> */
    scl_lcnt = (i2c_dev->ip_freq_in_hz) / (speed_in_hz << 1);
 80128b0:	e0bffd17 	ldw	r2,-12(fp)
 80128b4:	10c00c17 	ldw	r3,48(r2)
 80128b8:	e0bfff17 	ldw	r2,-4(fp)
 80128bc:	1085883a 	add	r2,r2,r2
 80128c0:	100b883a 	mov	r5,r2
 80128c4:	1809883a 	mov	r4,r3
 80128c8:	8010a200 	call	8010a20 <__udivsi3>
 80128cc:	e0bffb15 	stw	r2,-20(fp)

    /* adjust h/l by predetermined amount */
    scl_hcnt = scl_lcnt + ALT_AVALON_I2C_DIFF_LCNT_HCNT;
 80128d0:	e0bffb17 	ldw	r2,-20(fp)
 80128d4:	10800f04 	addi	r2,r2,60
 80128d8:	e0bffc15 	stw	r2,-16(fp)
    scl_lcnt = scl_lcnt - ALT_AVALON_I2C_DIFF_LCNT_HCNT;
 80128dc:	e0bffb17 	ldw	r2,-20(fp)
 80128e0:	10bff104 	addi	r2,r2,-60
 80128e4:	e0bffb15 	stw	r2,-20(fp)

    if (speed_in_hz > ALT_AVALON_I2C_FS_MIN_HZ)
 80128e8:	e0ffff17 	ldw	r3,-4(fp)
 80128ec:	008000b4 	movhi	r2,2
 80128f0:	10a1a804 	addi	r2,r2,-31072
 80128f4:	10c0042e 	bgeu	r2,r3,8012908 <alt_avalon_i2c_master_config_speed_set+0x9c>
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_FAST;
 80128f8:	e0bffe17 	ldw	r2,-8(fp)
 80128fc:	00c00044 	movi	r3,1
 8012900:	10c00115 	stw	r3,4(r2)
 8012904:	00000206 	br	8012910 <alt_avalon_i2c_master_config_speed_set+0xa4>
    }
    else 
    {
       cfg->speed_mode = ALT_AVALON_I2C_SPEED_STANDARD;    
 8012908:	e0bffe17 	ldw	r2,-8(fp)
 801290c:	10000115 	stw	zero,4(r2)
    }

    cfg->scl_lcnt = scl_lcnt;
 8012910:	e0bffb17 	ldw	r2,-20(fp)
 8012914:	1007883a 	mov	r3,r2
 8012918:	e0bffe17 	ldw	r2,-8(fp)
 801291c:	10c0028d 	sth	r3,10(r2)
    cfg->scl_hcnt = scl_hcnt;
 8012920:	e0bffc17 	ldw	r2,-16(fp)
 8012924:	1007883a 	mov	r3,r2
 8012928:	e0bffe17 	ldw	r2,-8(fp)
 801292c:	10c0020d 	sth	r3,8(r2)
    cfg->sda_cnt  = scl_lcnt - (scl_lcnt / 2);
 8012930:	e0bffb17 	ldw	r2,-20(fp)
 8012934:	1007883a 	mov	r3,r2
 8012938:	e0bffb17 	ldw	r2,-20(fp)
 801293c:	1004d07a 	srli	r2,r2,1
 8012940:	1885c83a 	sub	r2,r3,r2
 8012944:	1007883a 	mov	r3,r2
 8012948:	e0bffe17 	ldw	r2,-8(fp)
 801294c:	10c0030d 	sth	r3,12(r2)

    return ALT_AVALON_I2C_SUCCESS;
 8012950:	0005883a 	mov	r2,zero

}
 8012954:	e037883a 	mov	sp,fp
 8012958:	dfc00117 	ldw	ra,4(sp)
 801295c:	df000017 	ldw	fp,0(sp)
 8012960:	dec00204 	addi	sp,sp,8
 8012964:	f800283a 	ret

08012968 <alt_avalon_i2c_is_busy>:

/*Returns ALT_AVALON_I2C_TRUE if the I2C controller is busy. The I2C controller is busy if
 * not in the IDLE state */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_is_busy(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 8012968:	defffe04 	addi	sp,sp,-8
 801296c:	df000115 	stw	fp,4(sp)
 8012970:	df000104 	addi	fp,sp,4
 8012974:	e13fff15 	stw	r4,-4(fp)

    if (IORD_ALT_AVALON_I2C_STATUS(i2c_dev->i2c_base) & ALT_AVALON_I2C_STATUS_CORE_STATUS_MSK)
 8012978:	e0bfff17 	ldw	r2,-4(fp)
 801297c:	10800317 	ldw	r2,12(r2)
 8012980:	10800504 	addi	r2,r2,20
 8012984:	10800037 	ldwio	r2,0(r2)
 8012988:	1080004c 	andi	r2,r2,1
 801298c:	10000226 	beq	r2,zero,8012998 <alt_avalon_i2c_is_busy+0x30>
    {
       return ALT_AVALON_I2C_TRUE;
 8012990:	00800044 	movi	r2,1
 8012994:	00000106 	br	801299c <alt_avalon_i2c_is_busy+0x34>
    }

    return ALT_AVALON_I2C_FALSE;
 8012998:	0005883a 	mov	r2,zero
}
 801299c:	e037883a 	mov	sp,fp
 80129a0:	df000017 	ldw	fp,0(sp)
 80129a4:	dec00104 	addi	sp,sp,4
 80129a8:	f800283a 	ret

080129ac <alt_avalon_i2c_rx_read_available>:

/*Read all available bytes from the receive FIFO up to max_bytes_to_read.  If max_bytes_to_read = 0 then read all available */
void alt_avalon_i2c_rx_read_available(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *buffer, alt_u32 max_bytes_to_read, alt_u32 *bytes_read)
{
 80129ac:	defffb04 	addi	sp,sp,-20
 80129b0:	df000415 	stw	fp,16(sp)
 80129b4:	df000404 	addi	fp,sp,16
 80129b8:	e13ffc15 	stw	r4,-16(fp)
 80129bc:	e17ffd15 	stw	r5,-12(fp)
 80129c0:	e1bffe15 	stw	r6,-8(fp)
 80129c4:	e1ffff15 	stw	r7,-4(fp)
    *bytes_read = 0;
 80129c8:	e0bfff17 	ldw	r2,-4(fp)
 80129cc:	10000015 	stw	zero,0(r2)
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
 80129d0:	00001406 	br	8012a24 <alt_avalon_i2c_rx_read_available+0x78>
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
 80129d4:	e0bfff17 	ldw	r2,-4(fp)
 80129d8:	10800017 	ldw	r2,0(r2)
 80129dc:	e0fffd17 	ldw	r3,-12(fp)
 80129e0:	1885883a 	add	r2,r3,r2
 80129e4:	e0fffc17 	ldw	r3,-16(fp)
 80129e8:	18c00317 	ldw	r3,12(r3)
 80129ec:	18c00104 	addi	r3,r3,4
 80129f0:	18c00037 	ldwio	r3,0(r3)
 80129f4:	10c00005 	stb	r3,0(r2)
       *bytes_read+=1; 
 80129f8:	e0bfff17 	ldw	r2,-4(fp)
 80129fc:	10800017 	ldw	r2,0(r2)
 8012a00:	10c00044 	addi	r3,r2,1
 8012a04:	e0bfff17 	ldw	r2,-4(fp)
 8012a08:	10c00015 	stw	r3,0(r2)
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
 8012a0c:	e0bfff17 	ldw	r2,-4(fp)
 8012a10:	10c00017 	ldw	r3,0(r2)
 8012a14:	e0bffe17 	ldw	r2,-8(fp)
 8012a18:	1880021e 	bne	r3,r2,8012a24 <alt_avalon_i2c_rx_read_available+0x78>
 8012a1c:	e0bffe17 	ldw	r2,-8(fp)
 8012a20:	1000061e 	bne	r2,zero,8012a3c <alt_avalon_i2c_rx_read_available+0x90>
/*Read all available bytes from the receive FIFO up to max_bytes_to_read.  If max_bytes_to_read = 0 then read all available */
void alt_avalon_i2c_rx_read_available(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *buffer, alt_u32 max_bytes_to_read, alt_u32 *bytes_read)
{
    *bytes_read = 0;
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
 8012a24:	e0bffc17 	ldw	r2,-16(fp)
 8012a28:	10800317 	ldw	r2,12(r2)
 8012a2c:	10800704 	addi	r2,r2,28
 8012a30:	10800037 	ldwio	r2,0(r2)
 8012a34:	103fe71e 	bne	r2,zero,80129d4 <__alt_data_end+0xffff2fd4>
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
       *bytes_read+=1; 
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
    }
}
 8012a38:	00000106 	br	8012a40 <alt_avalon_i2c_rx_read_available+0x94>
    
    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base))
    {
       buffer[*bytes_read] = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
       *bytes_read+=1; 
       if ((*bytes_read == max_bytes_to_read) && (max_bytes_to_read != 0)) break;       
 8012a3c:	0001883a 	nop
    }
}
 8012a40:	0001883a 	nop
 8012a44:	e037883a 	mov	sp,fp
 8012a48:	df000017 	ldw	fp,0(sp)
 8012a4c:	dec00104 	addi	sp,sp,4
 8012a50:	f800283a 	ret

08012a54 <alt_avalon_i2c_rx_read>:

/*when a byte is available, reads a single data byte from the receive FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_rx_read(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u8 *val)
{
 8012a54:	defffa04 	addi	sp,sp,-24
 8012a58:	dfc00515 	stw	ra,20(sp)
 8012a5c:	df000415 	stw	fp,16(sp)
 8012a60:	df000404 	addi	fp,sp,16
 8012a64:	e13ffe15 	stw	r4,-8(fp)
 8012a68:	e17fff15 	stw	r5,-4(fp)
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
 8012a6c:	e03ffc15 	stw	zero,-16(fp)
    alt_u32 timeout = 100000;
 8012a70:	008000b4 	movhi	r2,2
 8012a74:	10a1a804 	addi	r2,r2,-31072
 8012a78:	e0bffd15 	stw	r2,-12(fp)


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
 8012a7c:	00000d06 	br	8012ab4 <alt_avalon_i2c_rx_read+0x60>
    {
      if (timeout<10) alt_busy_sleep(10000);
 8012a80:	e0bffd17 	ldw	r2,-12(fp)
 8012a84:	108002a8 	cmpgeui	r2,r2,10
 8012a88:	1000021e 	bne	r2,zero,8012a94 <alt_avalon_i2c_rx_read+0x40>
 8012a8c:	0109c404 	movi	r4,10000
 8012a90:	80149a80 	call	80149a8 <alt_busy_sleep>
      if (--timeout == 0)
 8012a94:	e0bffd17 	ldw	r2,-12(fp)
 8012a98:	10bfffc4 	addi	r2,r2,-1
 8012a9c:	e0bffd15 	stw	r2,-12(fp)
 8012aa0:	e0bffd17 	ldw	r2,-12(fp)
 8012aa4:	1000031e 	bne	r2,zero,8012ab4 <alt_avalon_i2c_rx_read+0x60>
      {
        status = ALT_AVALON_I2C_TIMEOUT;
 8012aa8:	00bfff84 	movi	r2,-2
 8012aac:	e0bffc15 	stw	r2,-16(fp)
        break;
 8012ab0:	00000506 	br	8012ac8 <alt_avalon_i2c_rx_read+0x74>
{
    alt_u32 status = ALT_AVALON_I2C_SUCCESS;
    alt_u32 timeout = 100000;


    while (IORD_ALT_AVALON_I2C_RX_DATA_FIFO_LVL(i2c_dev->i2c_base) == 0)
 8012ab4:	e0bffe17 	ldw	r2,-8(fp)
 8012ab8:	10800317 	ldw	r2,12(r2)
 8012abc:	10800704 	addi	r2,r2,28
 8012ac0:	10800037 	ldwio	r2,0(r2)
 8012ac4:	103fee26 	beq	r2,zero,8012a80 <__alt_data_end+0xffff3080>
        status = ALT_AVALON_I2C_TIMEOUT;
        break;
      }
    }

    *val = (alt_u8)IORD_ALT_AVALON_I2C_RX_DATA(i2c_dev->i2c_base);
 8012ac8:	e0bffe17 	ldw	r2,-8(fp)
 8012acc:	10800317 	ldw	r2,12(r2)
 8012ad0:	10800104 	addi	r2,r2,4
 8012ad4:	10800037 	ldwio	r2,0(r2)
 8012ad8:	1007883a 	mov	r3,r2
 8012adc:	e0bfff17 	ldw	r2,-4(fp)
 8012ae0:	10c00005 	stb	r3,0(r2)
        
    return status;
 8012ae4:	e0bffc17 	ldw	r2,-16(fp)
}
 8012ae8:	e037883a 	mov	sp,fp
 8012aec:	dfc00117 	ldw	ra,4(sp)
 8012af0:	df000017 	ldw	fp,0(sp)
 8012af4:	dec00204 	addi	sp,sp,8
 8012af8:	f800283a 	ret

08012afc <alt_avalon_i2c_cmd_write>:
/* When space is available, writes the Transfer Command FIFO. */
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_cmd_write(ALT_AVALON_I2C_DEV_t *i2c_dev, 
                                                      alt_u8 val,
                                                      alt_u8 issue_restart,
                                                      alt_u8 issue_stop)
{
 8012afc:	defff804 	addi	sp,sp,-32
 8012b00:	dfc00715 	stw	ra,28(sp)
 8012b04:	df000615 	stw	fp,24(sp)
 8012b08:	df000604 	addi	fp,sp,24
 8012b0c:	e13ffc15 	stw	r4,-16(fp)
 8012b10:	2809883a 	mov	r4,r5
 8012b14:	3007883a 	mov	r3,r6
 8012b18:	3805883a 	mov	r2,r7
 8012b1c:	e13ffd05 	stb	r4,-12(fp)
 8012b20:	e0fffe05 	stb	r3,-8(fp)
 8012b24:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 timeout = 10000;
 8012b28:	0089c404 	movi	r2,10000
 8012b2c:	e0bffa15 	stw	r2,-24(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 8012b30:	e03ffb15 	stw	zero,-20(fp)


    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
 8012b34:	00000c06 	br	8012b68 <alt_avalon_i2c_cmd_write+0x6c>
    {
      if (timeout<10) alt_busy_sleep(10000);    
 8012b38:	e0bffa17 	ldw	r2,-24(fp)
 8012b3c:	108002a8 	cmpgeui	r2,r2,10
 8012b40:	1000021e 	bne	r2,zero,8012b4c <alt_avalon_i2c_cmd_write+0x50>
 8012b44:	0109c404 	movi	r4,10000
 8012b48:	80149a80 	call	80149a8 <alt_busy_sleep>
      if (--timeout == 0)
 8012b4c:	e0bffa17 	ldw	r2,-24(fp)
 8012b50:	10bfffc4 	addi	r2,r2,-1
 8012b54:	e0bffa15 	stw	r2,-24(fp)
 8012b58:	e0bffa17 	ldw	r2,-24(fp)
 8012b5c:	1000021e 	bne	r2,zero,8012b68 <alt_avalon_i2c_cmd_write+0x6c>
      {
        return ALT_AVALON_I2C_TIMEOUT;
 8012b60:	00bfff84 	movi	r2,-2
 8012b64:	00001906 	br	8012bcc <alt_avalon_i2c_cmd_write+0xd0>
{
    alt_u32 timeout = 10000;
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;


    while ((IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_TX_READY_MSK)==0) 
 8012b68:	e0bffc17 	ldw	r2,-16(fp)
 8012b6c:	10800317 	ldw	r2,12(r2)
 8012b70:	10800404 	addi	r2,r2,16
 8012b74:	10800037 	ldwio	r2,0(r2)
 8012b78:	1080004c 	andi	r2,r2,1
 8012b7c:	103fee26 	beq	r2,zero,8012b38 <__alt_data_end+0xffff3138>
      {
        return ALT_AVALON_I2C_TIMEOUT;
      }
    }

    IOWR_ALT_AVALON_I2C_TFR_CMD(i2c_dev->i2c_base,val |
 8012b80:	e0bffc17 	ldw	r2,-16(fp)
 8012b84:	10800317 	ldw	r2,12(r2)
 8012b88:	e13ffd03 	ldbu	r4,-12(fp)
 8012b8c:	e0fffe03 	ldbu	r3,-8(fp)
 8012b90:	1806927a 	slli	r3,r3,9
 8012b94:	20c8b03a 	or	r4,r4,r3
 8012b98:	e0ffff03 	ldbu	r3,-4(fp)
 8012b9c:	1806923a 	slli	r3,r3,8
 8012ba0:	20c6b03a 	or	r3,r4,r3
 8012ba4:	10c00035 	stwio	r3,0(r2)
                                     (issue_restart << ALT_AVALON_I2C_TFR_CMD_STA_OFST) |
                                     (issue_stop << ALT_AVALON_I2C_TFR_CMD_STO_OFST));


    /*check for nack error*/
    alt_avalon_i2c_check_nack(i2c_dev,&status);
 8012ba8:	e0bffb04 	addi	r2,fp,-20
 8012bac:	100b883a 	mov	r5,r2
 8012bb0:	e13ffc17 	ldw	r4,-16(fp)
 8012bb4:	8012d3c0 	call	8012d3c <alt_avalon_i2c_check_nack>
    
    /*check for arb lost*/
    alt_avalon_i2c_check_arblost(i2c_dev,&status);
 8012bb8:	e0bffb04 	addi	r2,fp,-20
 8012bbc:	100b883a 	mov	r5,r2
 8012bc0:	e13ffc17 	ldw	r4,-16(fp)
 8012bc4:	8012d880 	call	8012d88 <alt_avalon_i2c_check_arblost>
    
    return status;
 8012bc8:	e0bffb17 	ldw	r2,-20(fp)
}
 8012bcc:	e037883a 	mov	sp,fp
 8012bd0:	dfc00117 	ldw	ra,4(sp)
 8012bd4:	df000017 	ldw	fp,0(sp)
 8012bd8:	dec00204 	addi	sp,sp,8
 8012bdc:	f800283a 	ret

08012be0 <alt_avalon_i2c_send_address>:

/*send 7 or 10 bit i2c address to cmd fifo*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_send_address(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                                       const alt_u32 rw_bit,
                                                       const alt_u8 issue_restart)
{
 8012be0:	defffa04 	addi	sp,sp,-24
 8012be4:	dfc00515 	stw	ra,20(sp)
 8012be8:	df000415 	stw	fp,16(sp)
 8012bec:	df000404 	addi	fp,sp,16
 8012bf0:	e13ffd15 	stw	r4,-12(fp)
 8012bf4:	e17ffe15 	stw	r5,-8(fp)
 8012bf8:	3005883a 	mov	r2,r6
 8012bfc:	e0bfff05 	stb	r2,-4(fp)
    alt_u32 status;
        
    if (i2c_dev->address_mode == ALT_AVALON_I2C_ADDR_MODE_10_BIT)
 8012c00:	e0bffd17 	ldw	r2,-12(fp)
 8012c04:	10800d17 	ldw	r2,52(r2)
 8012c08:	10800058 	cmpnei	r2,r2,1
 8012c0c:	10001c1e 	bne	r2,zero,8012c80 <alt_avalon_i2c_send_address+0xa0>
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(((i2c_dev->master_target_address | TARGET_ADDR_MASK_10BIT) >> 7) & 0xfe) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
 8012c10:	e0bffd17 	ldw	r2,-12(fp)
 8012c14:	10800917 	ldw	r2,36(r2)
 8012c18:	109e0014 	ori	r2,r2,30720
 8012c1c:	1004d1fa 	srli	r2,r2,7
 8012c20:	1007883a 	mov	r3,r2
 8012c24:	00bfff84 	movi	r2,-2
 8012c28:	1884703a 	and	r2,r3,r2
 8012c2c:	1007883a 	mov	r3,r2
 8012c30:	e0bffe17 	ldw	r2,-8(fp)
 8012c34:	1884b03a 	or	r2,r3,r2
 8012c38:	10803fcc 	andi	r2,r2,255
 8012c3c:	e0ffff03 	ldbu	r3,-4(fp)
 8012c40:	000f883a 	mov	r7,zero
 8012c44:	180d883a 	mov	r6,r3
 8012c48:	100b883a 	mov	r5,r2
 8012c4c:	e13ffd17 	ldw	r4,-12(fp)
 8012c50:	8012afc0 	call	8012afc <alt_avalon_i2c_cmd_write>
 8012c54:	e0bffc15 	stw	r2,-16(fp)
       status = alt_avalon_i2c_cmd_write(i2c_dev,i2c_dev->master_target_address & 0xff,ALT_AVALON_I2C_NO_RESTART,ALT_AVALON_I2C_NO_STOP);      
 8012c58:	e0bffd17 	ldw	r2,-12(fp)
 8012c5c:	10800917 	ldw	r2,36(r2)
 8012c60:	10803fcc 	andi	r2,r2,255
 8012c64:	000f883a 	mov	r7,zero
 8012c68:	000d883a 	mov	r6,zero
 8012c6c:	100b883a 	mov	r5,r2
 8012c70:	e13ffd17 	ldw	r4,-12(fp)
 8012c74:	8012afc0 	call	8012afc <alt_avalon_i2c_cmd_write>
 8012c78:	e0bffc15 	stw	r2,-16(fp)
 8012c7c:	00000e06 	br	8012cb8 <alt_avalon_i2c_send_address+0xd8>
    }
    else
    {
       status = alt_avalon_i2c_cmd_write(i2c_dev,(i2c_dev->master_target_address << 1) | rw_bit,issue_restart,ALT_AVALON_I2C_NO_STOP);
 8012c80:	e0bffd17 	ldw	r2,-12(fp)
 8012c84:	10800917 	ldw	r2,36(r2)
 8012c88:	1085883a 	add	r2,r2,r2
 8012c8c:	1007883a 	mov	r3,r2
 8012c90:	e0bffe17 	ldw	r2,-8(fp)
 8012c94:	1884b03a 	or	r2,r3,r2
 8012c98:	10803fcc 	andi	r2,r2,255
 8012c9c:	e0ffff03 	ldbu	r3,-4(fp)
 8012ca0:	000f883a 	mov	r7,zero
 8012ca4:	180d883a 	mov	r6,r3
 8012ca8:	100b883a 	mov	r5,r2
 8012cac:	e13ffd17 	ldw	r4,-12(fp)
 8012cb0:	8012afc0 	call	8012afc <alt_avalon_i2c_cmd_write>
 8012cb4:	e0bffc15 	stw	r2,-16(fp)
    }
    
    return status;
 8012cb8:	e0bffc17 	ldw	r2,-16(fp)
}
 8012cbc:	e037883a 	mov	sp,fp
 8012cc0:	dfc00117 	ldw	ra,4(sp)
 8012cc4:	df000017 	ldw	fp,0(sp)
 8012cc8:	dec00204 	addi	sp,sp,8
 8012ccc:	f800283a 	ret

08012cd0 <alt_avalon_i2c_master_target_get>:

/* This function returns the current target address. */
void alt_avalon_i2c_master_target_get(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 * target_addr)
{
 8012cd0:	defffd04 	addi	sp,sp,-12
 8012cd4:	df000215 	stw	fp,8(sp)
 8012cd8:	df000204 	addi	fp,sp,8
 8012cdc:	e13ffe15 	stw	r4,-8(fp)
 8012ce0:	e17fff15 	stw	r5,-4(fp)
    *target_addr=i2c_dev->master_target_address;
 8012ce4:	e0bffe17 	ldw	r2,-8(fp)
 8012ce8:	10c00917 	ldw	r3,36(r2)
 8012cec:	e0bfff17 	ldw	r2,-4(fp)
 8012cf0:	10c00015 	stw	r3,0(r2)
}
 8012cf4:	0001883a 	nop
 8012cf8:	e037883a 	mov	sp,fp
 8012cfc:	df000017 	ldw	fp,0(sp)
 8012d00:	dec00104 	addi	sp,sp,4
 8012d04:	f800283a 	ret

08012d08 <alt_avalon_i2c_master_target_set>:

/* This function updates the target address for any upcoming I2C bus IO. */
void alt_avalon_i2c_master_target_set(ALT_AVALON_I2C_DEV_t * i2c_dev, alt_u32 target_addr)
{
 8012d08:	defffd04 	addi	sp,sp,-12
 8012d0c:	df000215 	stw	fp,8(sp)
 8012d10:	df000204 	addi	fp,sp,8
 8012d14:	e13ffe15 	stw	r4,-8(fp)
 8012d18:	e17fff15 	stw	r5,-4(fp)
    i2c_dev->master_target_address=target_addr;
 8012d1c:	e0bffe17 	ldw	r2,-8(fp)
 8012d20:	e0ffff17 	ldw	r3,-4(fp)
 8012d24:	10c00915 	stw	r3,36(r2)
}
 8012d28:	0001883a 	nop
 8012d2c:	e037883a 	mov	sp,fp
 8012d30:	df000017 	ldw	fp,0(sp)
 8012d34:	dec00104 	addi	sp,sp,4
 8012d38:	f800283a 	ret

08012d3c <alt_avalon_i2c_check_nack>:

/*if nack detected, status is set to ALT_AVALON_I2C_NACK_ERR*/
void alt_avalon_i2c_check_nack(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{    
 8012d3c:	defffd04 	addi	sp,sp,-12
 8012d40:	df000215 	stw	fp,8(sp)
 8012d44:	df000204 	addi	fp,sp,8
 8012d48:	e13ffe15 	stw	r4,-8(fp)
 8012d4c:	e17fff15 	stw	r5,-4(fp)
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_NACK_DET_MSK)
 8012d50:	e0bffe17 	ldw	r2,-8(fp)
 8012d54:	10800317 	ldw	r2,12(r2)
 8012d58:	10800404 	addi	r2,r2,16
 8012d5c:	10800037 	ldwio	r2,0(r2)
 8012d60:	1080010c 	andi	r2,r2,4
 8012d64:	10000326 	beq	r2,zero,8012d74 <alt_avalon_i2c_check_nack+0x38>
    {
      *status=ALT_AVALON_I2C_NACK_ERR;
 8012d68:	e0bfff17 	ldw	r2,-4(fp)
 8012d6c:	00fffec4 	movi	r3,-5
 8012d70:	10c00015 	stw	r3,0(r2)
    }
}
 8012d74:	0001883a 	nop
 8012d78:	e037883a 	mov	sp,fp
 8012d7c:	df000017 	ldw	fp,0(sp)
 8012d80:	dec00104 	addi	sp,sp,4
 8012d84:	f800283a 	ret

08012d88 <alt_avalon_i2c_check_arblost>:

/*if arb lost is detected, status is set to ALT_AVALON_I2C_ARB_LOST_ERR*/
void alt_avalon_i2c_check_arblost(ALT_AVALON_I2C_DEV_t *i2c_dev,ALT_AVALON_I2C_STATUS_CODE * status)
{      
 8012d88:	defffd04 	addi	sp,sp,-12
 8012d8c:	df000215 	stw	fp,8(sp)
 8012d90:	df000204 	addi	fp,sp,8
 8012d94:	e13ffe15 	stw	r4,-8(fp)
 8012d98:	e17fff15 	stw	r5,-4(fp)
    if (IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ARBLOST_DET_MSK)
 8012d9c:	e0bffe17 	ldw	r2,-8(fp)
 8012da0:	10800317 	ldw	r2,12(r2)
 8012da4:	10800404 	addi	r2,r2,16
 8012da8:	10800037 	ldwio	r2,0(r2)
 8012dac:	1080020c 	andi	r2,r2,8
 8012db0:	10000326 	beq	r2,zero,8012dc0 <alt_avalon_i2c_check_arblost+0x38>
    {
      *status=ALT_AVALON_I2C_ARB_LOST_ERR;
 8012db4:	e0bfff17 	ldw	r2,-4(fp)
 8012db8:	00fffe84 	movi	r3,-6
 8012dbc:	10c00015 	stw	r3,0(r2)
    }
}
 8012dc0:	0001883a 	nop
 8012dc4:	e037883a 	mov	sp,fp
 8012dc8:	df000017 	ldw	fp,0(sp)
 8012dcc:	dec00104 	addi	sp,sp,4
 8012dd0:	f800283a 	ret

08012dd4 <alt_avalon_i2c_interrupt_transaction_status>:

ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_interrupt_transaction_status(ALT_AVALON_I2C_DEV_t *i2c_dev)
{
 8012dd4:	defff804 	addi	sp,sp,-32
 8012dd8:	dfc00715 	stw	ra,28(sp)
 8012ddc:	df000615 	stw	fp,24(sp)
 8012de0:	df000604 	addi	fp,sp,24
 8012de4:	e13fff15 	stw	r4,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 8012de8:	e03ffc15 	stw	zero,-16(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;
 8012dec:	e0bfff17 	ldw	r2,-4(fp)
 8012df0:	10800717 	ldw	r2,28(r2)
 8012df4:	e0bffb15 	stw	r2,-20(fp)
    alt_u32 timeout=10000 * irq_data->size + 10000;
 8012df8:	e0bffb17 	ldw	r2,-20(fp)
 8012dfc:	10800117 	ldw	r2,4(r2)
 8012e00:	10800044 	addi	r2,r2,1
 8012e04:	0149c404 	movi	r5,10000
 8012e08:	1009883a 	mov	r4,r2
 8012e0c:	80116700 	call	8011670 <__mulsi3>
 8012e10:	e0bffa15 	stw	r2,-24(fp)
    alt_u32 saveints,temp_bytes_read;
    
    /* save current enabled interrupts */
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&saveints);
 8012e14:	e0bffd04 	addi	r2,fp,-12
 8012e18:	100b883a 	mov	r5,r2
 8012e1c:	e13fff17 	ldw	r4,-4(fp)
 8012e20:	8013c6c0 	call	8013c6c <alt_avalon_i2c_enabled_ints_get>
    
    /* disable the enabled interrupts */
    alt_avalon_i2c_int_disable(i2c_dev,saveints);
 8012e24:	e0bffd17 	ldw	r2,-12(fp)
 8012e28:	100b883a 	mov	r5,r2
 8012e2c:	e13fff17 	ldw	r4,-4(fp)
 8012e30:	8013ba00 	call	8013ba0 <alt_avalon_i2c_int_disable>
    
    alt_avalon_i2c_check_nack(i2c_dev,&status);
 8012e34:	e0bffc04 	addi	r2,fp,-16
 8012e38:	100b883a 	mov	r5,r2
 8012e3c:	e13fff17 	ldw	r4,-4(fp)
 8012e40:	8012d3c0 	call	8012d3c <alt_avalon_i2c_check_nack>

    if (status!=ALT_AVALON_I2C_SUCCESS)
 8012e44:	e0bffc17 	ldw	r2,-16(fp)
 8012e48:	10002226 	beq	r2,zero,8012ed4 <alt_avalon_i2c_interrupt_transaction_status+0x100>
    {
      if (irq_data->irq_busy)
 8012e4c:	e0bffb17 	ldw	r2,-20(fp)
 8012e50:	10800217 	ldw	r2,8(r2)
 8012e54:	10001d26 	beq	r2,zero,8012ecc <alt_avalon_i2c_interrupt_transaction_status+0xf8>
      {
        while (alt_avalon_i2c_is_busy(i2c_dev))
 8012e58:	00000d06 	br	8012e90 <alt_avalon_i2c_interrupt_transaction_status+0xbc>
        {
              if (timeout<10) alt_busy_sleep(10000);
 8012e5c:	e0bffa17 	ldw	r2,-24(fp)
 8012e60:	108002a8 	cmpgeui	r2,r2,10
 8012e64:	1000021e 	bne	r2,zero,8012e70 <alt_avalon_i2c_interrupt_transaction_status+0x9c>
 8012e68:	0109c404 	movi	r4,10000
 8012e6c:	80149a80 	call	80149a8 <alt_busy_sleep>
              if (--timeout == 0)
 8012e70:	e0bffa17 	ldw	r2,-24(fp)
 8012e74:	10bfffc4 	addi	r2,r2,-1
 8012e78:	e0bffa15 	stw	r2,-24(fp)
 8012e7c:	e0bffa17 	ldw	r2,-24(fp)
 8012e80:	1000031e 	bne	r2,zero,8012e90 <alt_avalon_i2c_interrupt_transaction_status+0xbc>
              {
                 status = ALT_AVALON_I2C_TIMEOUT;
 8012e84:	00bfff84 	movi	r2,-2
 8012e88:	e0bffc15 	stw	r2,-16(fp)
                 break;
 8012e8c:	00000306 	br	8012e9c <alt_avalon_i2c_interrupt_transaction_status+0xc8>

    if (status!=ALT_AVALON_I2C_SUCCESS)
    {
      if (irq_data->irq_busy)
      {
        while (alt_avalon_i2c_is_busy(i2c_dev))
 8012e90:	e13fff17 	ldw	r4,-4(fp)
 8012e94:	80129680 	call	8012968 <alt_avalon_i2c_is_busy>
 8012e98:	103ff01e 	bne	r2,zero,8012e5c <__alt_data_end+0xffff345c>
                 break;
              }
        }
          
        /*clear any rx entries */
        alt_avalon_i2c_rx_read_available(i2c_dev, irq_data->buffer,0,&temp_bytes_read);
 8012e9c:	e0bffb17 	ldw	r2,-20(fp)
 8012ea0:	10800017 	ldw	r2,0(r2)
 8012ea4:	e0fffe04 	addi	r3,fp,-8
 8012ea8:	180f883a 	mov	r7,r3
 8012eac:	000d883a 	mov	r6,zero
 8012eb0:	100b883a 	mov	r5,r2
 8012eb4:	e13fff17 	ldw	r4,-4(fp)
 8012eb8:	80129ac0 	call	80129ac <alt_avalon_i2c_rx_read_available>
       
        /*disable the ip.  The ip is disabled and enabled for each transaction. */
        alt_avalon_i2c_disable(i2c_dev);
 8012ebc:	e13fff17 	ldw	r4,-4(fp)
 8012ec0:	80126100 	call	8012610 <alt_avalon_i2c_disable>
          
        /*abort the transaction */
        irq_data->irq_busy=0;
 8012ec4:	e0bffb17 	ldw	r2,-20(fp)
 8012ec8:	10000215 	stw	zero,8(r2)
      }
      
      /*return nack error so transaction can be retried*/
      return status;
 8012ecc:	e0bffc17 	ldw	r2,-16(fp)
 8012ed0:	00000a06 	br	8012efc <alt_avalon_i2c_interrupt_transaction_status+0x128>
    }
    
    if (irq_data->irq_busy)
 8012ed4:	e0bffb17 	ldw	r2,-20(fp)
 8012ed8:	10800217 	ldw	r2,8(r2)
 8012edc:	10000626 	beq	r2,zero,8012ef8 <alt_avalon_i2c_interrupt_transaction_status+0x124>
    {
        /*re-enable the interrupts*/
        alt_avalon_i2c_int_enable(i2c_dev,saveints);
 8012ee0:	e0bffd17 	ldw	r2,-12(fp)
 8012ee4:	100b883a 	mov	r5,r2
 8012ee8:	e13fff17 	ldw	r4,-4(fp)
 8012eec:	8013c080 	call	8013c08 <alt_avalon_i2c_int_enable>
        
        /*return transaction still busy*/
        return ALT_AVALON_I2C_BUSY;
 8012ef0:	00bffe44 	movi	r2,-7
 8012ef4:	00000106 	br	8012efc <alt_avalon_i2c_interrupt_transaction_status+0x128>
    }
    
    /*return transaction completed status, ok to do another transaction*/
    return ALT_AVALON_I2C_SUCCESS;
 8012ef8:	0005883a 	mov	r2,zero
}
 8012efc:	e037883a 	mov	sp,fp
 8012f00:	dfc00117 	ldw	ra,4(sp)
 8012f04:	df000017 	ldw	fp,0(sp)
 8012f08:	dec00204 	addi	sp,sp,8
 8012f0c:	f800283a 	ret

08012f10 <alt_avalon_i2c_master_tx>:
/*transmit function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_tx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       const alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
 8012f10:	defff704 	addi	sp,sp,-36
 8012f14:	dfc00815 	stw	ra,32(sp)
 8012f18:	df000715 	stw	fp,28(sp)
 8012f1c:	df000704 	addi	fp,sp,28
 8012f20:	e13ffc15 	stw	r4,-16(fp)
 8012f24:	e17ffd15 	stw	r5,-12(fp)
 8012f28:	e1bffe15 	stw	r6,-8(fp)
 8012f2c:	3805883a 	mov	r2,r7
 8012f30:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
 8012f34:	0089c404 	movi	r2,10000
 8012f38:	e0bffb15 	stw	r2,-20(fp)
    
    while (retry--)
 8012f3c:	00002206 	br	8012fc8 <alt_avalon_i2c_master_tx+0xb8>
    {
      if (retry<10) alt_busy_sleep(10000);
 8012f40:	e0bffb17 	ldw	r2,-20(fp)
 8012f44:	108002a8 	cmpgeui	r2,r2,10
 8012f48:	1000021e 	bne	r2,zero,8012f54 <alt_avalon_i2c_master_tx+0x44>
 8012f4c:	0109c404 	movi	r4,10000
 8012f50:	80149a80 	call	80149a8 <alt_busy_sleep>
      if (use_interrupts)
 8012f54:	e0bfff03 	ldbu	r2,-4(fp)
 8012f58:	10000926 	beq	r2,zero,8012f80 <alt_avalon_i2c_master_tx+0x70>
      {
         status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP); 
 8012f5c:	00800044 	movi	r2,1
 8012f60:	d8800015 	stw	r2,0(sp)
 8012f64:	000f883a 	mov	r7,zero
 8012f68:	e1bffe17 	ldw	r6,-8(fp)
 8012f6c:	e17ffd17 	ldw	r5,-12(fp)
 8012f70:	e13ffc17 	ldw	r4,-16(fp)
 8012f74:	80134bc0 	call	80134bc <alt_avalon_i2c_master_transmit_using_interrupts>
 8012f78:	e0bffa15 	stw	r2,-24(fp)
 8012f7c:	00000806 	br	8012fa0 <alt_avalon_i2c_master_tx+0x90>
      }
      else
      {
         status = alt_avalon_i2c_master_transmit(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);
 8012f80:	00800044 	movi	r2,1
 8012f84:	d8800015 	stw	r2,0(sp)
 8012f88:	000f883a 	mov	r7,zero
 8012f8c:	e1bffe17 	ldw	r6,-8(fp)
 8012f90:	e17ffd17 	ldw	r5,-12(fp)
 8012f94:	e13ffc17 	ldw	r4,-16(fp)
 8012f98:	80132fc0 	call	80132fc <alt_avalon_i2c_master_transmit>
 8012f9c:	e0bffa15 	stw	r2,-24(fp)
      }
      if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 8012fa0:	e0bffa17 	ldw	r2,-24(fp)
 8012fa4:	10bffea0 	cmpeqi	r2,r2,-6
 8012fa8:	1000061e 	bne	r2,zero,8012fc4 <alt_avalon_i2c_master_tx+0xb4>
 8012fac:	e0bffa17 	ldw	r2,-24(fp)
 8012fb0:	10bffee0 	cmpeqi	r2,r2,-5
 8012fb4:	1000031e 	bne	r2,zero,8012fc4 <alt_avalon_i2c_master_tx+0xb4>
 8012fb8:	e0bffa17 	ldw	r2,-24(fp)
 8012fbc:	10bffe58 	cmpnei	r2,r2,-7
 8012fc0:	1000061e 	bne	r2,zero,8012fdc <alt_avalon_i2c_master_tx+0xcc>
 8012fc4:	0001883a 	nop
                                       const alt_u8 use_interrupts)
{
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    while (retry--)
 8012fc8:	e0bffb17 	ldw	r2,-20(fp)
 8012fcc:	10ffffc4 	addi	r3,r2,-1
 8012fd0:	e0fffb15 	stw	r3,-20(fp)
 8012fd4:	103fda1e 	bne	r2,zero,8012f40 <__alt_data_end+0xffff3540>
 8012fd8:	00000106 	br	8012fe0 <alt_avalon_i2c_master_tx+0xd0>
      else
      {
         status = alt_avalon_i2c_master_transmit(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);
      }
      if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
      break;
 8012fdc:	0001883a 	nop
    }

    return status;
 8012fe0:	e0bffa17 	ldw	r2,-24(fp)
}        
 8012fe4:	e037883a 	mov	sp,fp
 8012fe8:	dfc00117 	ldw	ra,4(sp)
 8012fec:	df000017 	ldw	fp,0(sp)
 8012ff0:	dec00204 	addi	sp,sp,8
 8012ff4:	f800283a 	ret

08012ff8 <alt_avalon_i2c_master_rx>:
/*receive function with retry and optionally interrupts*/
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_rx(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 use_interrupts)
{
 8012ff8:	defff704 	addi	sp,sp,-36
 8012ffc:	dfc00815 	stw	ra,32(sp)
 8013000:	df000715 	stw	fp,28(sp)
 8013004:	df000704 	addi	fp,sp,28
 8013008:	e13ffc15 	stw	r4,-16(fp)
 801300c:	e17ffd15 	stw	r5,-12(fp)
 8013010:	e1bffe15 	stw	r6,-8(fp)
 8013014:	3805883a 	mov	r2,r7
 8013018:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
 801301c:	0089c404 	movi	r2,10000
 8013020:	e0bffb15 	stw	r2,-20(fp)
    
    if (use_interrupts) 
 8013024:	e0bfff03 	ldbu	r2,-4(fp)
 8013028:	10003426 	beq	r2,zero,80130fc <alt_avalon_i2c_master_rx+0x104>
    {
      while (retry--) 
 801302c:	00001706 	br	801308c <alt_avalon_i2c_master_rx+0x94>
      {
        if (retry<10) alt_busy_sleep(10000);      
 8013030:	e0bffb17 	ldw	r2,-20(fp)
 8013034:	108002a8 	cmpgeui	r2,r2,10
 8013038:	1000021e 	bne	r2,zero,8013044 <alt_avalon_i2c_master_rx+0x4c>
 801303c:	0109c404 	movi	r4,10000
 8013040:	80149a80 	call	80149a8 <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
 8013044:	00800044 	movi	r2,1
 8013048:	d8800015 	stw	r2,0(sp)
 801304c:	000f883a 	mov	r7,zero
 8013050:	e1bffe17 	ldw	r6,-8(fp)
 8013054:	e17ffd17 	ldw	r5,-12(fp)
 8013058:	e13ffc17 	ldw	r4,-16(fp)
 801305c:	80138d80 	call	80138d8 <alt_avalon_i2c_master_receive_using_interrupts>
 8013060:	e0bffa15 	stw	r2,-24(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 8013064:	e0bffa17 	ldw	r2,-24(fp)
 8013068:	10bffea0 	cmpeqi	r2,r2,-6
 801306c:	1000061e 	bne	r2,zero,8013088 <alt_avalon_i2c_master_rx+0x90>
 8013070:	e0bffa17 	ldw	r2,-24(fp)
 8013074:	10bffee0 	cmpeqi	r2,r2,-5
 8013078:	1000031e 	bne	r2,zero,8013088 <alt_avalon_i2c_master_rx+0x90>
 801307c:	e0bffa17 	ldw	r2,-24(fp)
 8013080:	10bffe58 	cmpnei	r2,r2,-7
 8013084:	1000221e 	bne	r2,zero,8013110 <alt_avalon_i2c_master_rx+0x118>
 8013088:	0001883a 	nop
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts) 
    {
      while (retry--) 
 801308c:	e0bffb17 	ldw	r2,-20(fp)
 8013090:	10ffffc4 	addi	r3,r2,-1
 8013094:	e0fffb15 	stw	r3,-20(fp)
 8013098:	103fe51e 	bne	r2,zero,8013030 <__alt_data_end+0xffff3630>
 801309c:	00001f06 	br	801311c <alt_avalon_i2c_master_rx+0x124>
    }
    else
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
 80130a0:	e0bffb17 	ldw	r2,-20(fp)
 80130a4:	108002a8 	cmpgeui	r2,r2,10
 80130a8:	1000021e 	bne	r2,zero,80130b4 <alt_avalon_i2c_master_rx+0xbc>
 80130ac:	0109c404 	movi	r4,10000
 80130b0:	80149a80 	call	80149a8 <alt_busy_sleep>
        status = alt_avalon_i2c_master_receive(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
 80130b4:	00800044 	movi	r2,1
 80130b8:	d8800015 	stw	r2,0(sp)
 80130bc:	000f883a 	mov	r7,zero
 80130c0:	e1bffe17 	ldw	r6,-8(fp)
 80130c4:	e17ffd17 	ldw	r5,-12(fp)
 80130c8:	e13ffc17 	ldw	r4,-16(fp)
 80130cc:	80136c80 	call	80136c8 <alt_avalon_i2c_master_receive>
 80130d0:	e0bffa15 	stw	r2,-24(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 80130d4:	e0bffa17 	ldw	r2,-24(fp)
 80130d8:	10bffea0 	cmpeqi	r2,r2,-6
 80130dc:	1000061e 	bne	r2,zero,80130f8 <alt_avalon_i2c_master_rx+0x100>
 80130e0:	e0bffa17 	ldw	r2,-24(fp)
 80130e4:	10bffee0 	cmpeqi	r2,r2,-5
 80130e8:	1000031e 	bne	r2,zero,80130f8 <alt_avalon_i2c_master_rx+0x100>
 80130ec:	e0bffa17 	ldw	r2,-24(fp)
 80130f0:	10bffe58 	cmpnei	r2,r2,-7
 80130f4:	1000081e 	bne	r2,zero,8013118 <alt_avalon_i2c_master_rx+0x120>
 80130f8:	0001883a 	nop
        break;
      }
    }
    else
    {
      while (retry--) 
 80130fc:	e0bffb17 	ldw	r2,-20(fp)
 8013100:	10ffffc4 	addi	r3,r2,-1
 8013104:	e0fffb15 	stw	r3,-20(fp)
 8013108:	103fe51e 	bne	r2,zero,80130a0 <__alt_data_end+0xffff36a0>
 801310c:	00000306 	br	801311c <alt_avalon_i2c_master_rx+0x124>
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
        break;
 8013110:	0001883a 	nop
 8013114:	00000106 	br	801311c <alt_avalon_i2c_master_rx+0x124>
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
        status = alt_avalon_i2c_master_receive(i2c_dev, buffer, size, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
        break;
 8013118:	0001883a 	nop
      }
    }
    
    return status;
 801311c:	e0bffa17 	ldw	r2,-24(fp)
}        
 8013120:	e037883a 	mov	sp,fp
 8013124:	dfc00117 	ldw	ra,4(sp)
 8013128:	df000017 	ldw	fp,0(sp)
 801312c:	dec00204 	addi	sp,sp,8
 8013130:	f800283a 	ret

08013134 <alt_avalon_i2c_master_tx_rx>:
                                       const alt_u8 * txbuffer,
                                       const alt_u32 txsize,
                                       alt_u8 * rxbuffer,
                                       const alt_u32 rxsize,
                                       const alt_u8 use_interrupts)                                       
{
 8013134:	defff604 	addi	sp,sp,-40
 8013138:	dfc00915 	stw	ra,36(sp)
 801313c:	df000815 	stw	fp,32(sp)
 8013140:	df000804 	addi	fp,sp,32
 8013144:	e13ffb15 	stw	r4,-20(fp)
 8013148:	e17ffc15 	stw	r5,-16(fp)
 801314c:	e1bffd15 	stw	r6,-12(fp)
 8013150:	e1fffe15 	stw	r7,-8(fp)
 8013154:	e0800317 	ldw	r2,12(fp)
 8013158:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
 801315c:	0089c404 	movi	r2,10000
 8013160:	e0bffa15 	stw	r2,-24(fp)
    
    if (use_interrupts)
 8013164:	e0bfff03 	ldbu	r2,-4(fp)
 8013168:	10005626 	beq	r2,zero,80132c4 <alt_avalon_i2c_master_tx_rx+0x190>
    {
      while (retry--) 
 801316c:	00002806 	br	8013210 <alt_avalon_i2c_master_tx_rx+0xdc>
      {
        if (retry<10) alt_busy_sleep(10000);      
 8013170:	e0bffa17 	ldw	r2,-24(fp)
 8013174:	108002a8 	cmpgeui	r2,r2,10
 8013178:	1000021e 	bne	r2,zero,8013184 <alt_avalon_i2c_master_tx_rx+0x50>
 801317c:	0109c404 	movi	r4,10000
 8013180:	80149a80 	call	80149a8 <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit_using_interrupts(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
 8013184:	d8000015 	stw	zero,0(sp)
 8013188:	000f883a 	mov	r7,zero
 801318c:	e1bffd17 	ldw	r6,-12(fp)
 8013190:	e17ffc17 	ldw	r5,-16(fp)
 8013194:	e13ffb17 	ldw	r4,-20(fp)
 8013198:	80134bc0 	call	80134bc <alt_avalon_i2c_master_transmit_using_interrupts>
 801319c:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 80131a0:	e0bff917 	ldw	r2,-28(fp)
 80131a4:	10bffea0 	cmpeqi	r2,r2,-6
 80131a8:	1000191e 	bne	r2,zero,8013210 <alt_avalon_i2c_master_tx_rx+0xdc>
 80131ac:	e0bff917 	ldw	r2,-28(fp)
 80131b0:	10bffee0 	cmpeqi	r2,r2,-5
 80131b4:	1000161e 	bne	r2,zero,8013210 <alt_avalon_i2c_master_tx_rx+0xdc>
 80131b8:	e0bff917 	ldw	r2,-28(fp)
 80131bc:	10bffe58 	cmpnei	r2,r2,-7
 80131c0:	1000011e 	bne	r2,zero,80131c8 <alt_avalon_i2c_master_tx_rx+0x94>
 80131c4:	00001206 	br	8013210 <alt_avalon_i2c_master_tx_rx+0xdc>
  
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
 80131c8:	00800044 	movi	r2,1
 80131cc:	d8800015 	stw	r2,0(sp)
 80131d0:	01c00044 	movi	r7,1
 80131d4:	e1800217 	ldw	r6,8(fp)
 80131d8:	e17ffe17 	ldw	r5,-8(fp)
 80131dc:	e13ffb17 	ldw	r4,-20(fp)
 80131e0:	80138d80 	call	80138d8 <alt_avalon_i2c_master_receive_using_interrupts>
 80131e4:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 80131e8:	e0bff917 	ldw	r2,-28(fp)
 80131ec:	10bffea0 	cmpeqi	r2,r2,-6
 80131f0:	1000061e 	bne	r2,zero,801320c <alt_avalon_i2c_master_tx_rx+0xd8>
 80131f4:	e0bff917 	ldw	r2,-28(fp)
 80131f8:	10bffee0 	cmpeqi	r2,r2,-5
 80131fc:	1000031e 	bne	r2,zero,801320c <alt_avalon_i2c_master_tx_rx+0xd8>
 8013200:	e0bff917 	ldw	r2,-28(fp)
 8013204:	10bffe58 	cmpnei	r2,r2,-7
 8013208:	1000331e 	bne	r2,zero,80132d8 <alt_avalon_i2c_master_tx_rx+0x1a4>
 801320c:	0001883a 	nop
    ALT_AVALON_I2C_STATUS_CODE status;
    alt_u32 retry=10000;  
    
    if (use_interrupts)
    {
      while (retry--) 
 8013210:	e0bffa17 	ldw	r2,-24(fp)
 8013214:	10ffffc4 	addi	r3,r2,-1
 8013218:	e0fffa15 	stw	r3,-24(fp)
 801321c:	103fd41e 	bne	r2,zero,8013170 <__alt_data_end+0xffff3770>
 8013220:	00003006 	br	80132e4 <alt_avalon_i2c_master_tx_rx+0x1b0>
    }
    else 
    {
      while (retry--) 
      {
        if (retry<10) alt_busy_sleep(10000);      
 8013224:	e0bffa17 	ldw	r2,-24(fp)
 8013228:	108002a8 	cmpgeui	r2,r2,10
 801322c:	1000021e 	bne	r2,zero,8013238 <alt_avalon_i2c_master_tx_rx+0x104>
 8013230:	0109c404 	movi	r4,10000
 8013234:	80149a80 	call	80149a8 <alt_busy_sleep>
        status = alt_avalon_i2c_master_transmit(i2c_dev, txbuffer, txsize, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);     
 8013238:	d8000015 	stw	zero,0(sp)
 801323c:	000f883a 	mov	r7,zero
 8013240:	e1bffd17 	ldw	r6,-12(fp)
 8013244:	e17ffc17 	ldw	r5,-16(fp)
 8013248:	e13ffb17 	ldw	r4,-20(fp)
 801324c:	80132fc0 	call	80132fc <alt_avalon_i2c_master_transmit>
 8013250:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 8013254:	e0bff917 	ldw	r2,-28(fp)
 8013258:	10bffea0 	cmpeqi	r2,r2,-6
 801325c:	1000191e 	bne	r2,zero,80132c4 <alt_avalon_i2c_master_tx_rx+0x190>
 8013260:	e0bff917 	ldw	r2,-28(fp)
 8013264:	10bffee0 	cmpeqi	r2,r2,-5
 8013268:	1000161e 	bne	r2,zero,80132c4 <alt_avalon_i2c_master_tx_rx+0x190>
 801326c:	e0bff917 	ldw	r2,-28(fp)
 8013270:	10bffe58 	cmpnei	r2,r2,-7
 8013274:	1000011e 	bne	r2,zero,801327c <alt_avalon_i2c_master_tx_rx+0x148>
 8013278:	00001206 	br	80132c4 <alt_avalon_i2c_master_tx_rx+0x190>

        status = alt_avalon_i2c_master_receive(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
 801327c:	00800044 	movi	r2,1
 8013280:	d8800015 	stw	r2,0(sp)
 8013284:	01c00044 	movi	r7,1
 8013288:	e1800217 	ldw	r6,8(fp)
 801328c:	e17ffe17 	ldw	r5,-8(fp)
 8013290:	e13ffb17 	ldw	r4,-20(fp)
 8013294:	80136c80 	call	80136c8 <alt_avalon_i2c_master_receive>
 8013298:	e0bff915 	stw	r2,-28(fp)
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
 801329c:	e0bff917 	ldw	r2,-28(fp)
 80132a0:	10bffea0 	cmpeqi	r2,r2,-6
 80132a4:	1000061e 	bne	r2,zero,80132c0 <alt_avalon_i2c_master_tx_rx+0x18c>
 80132a8:	e0bff917 	ldw	r2,-28(fp)
 80132ac:	10bffee0 	cmpeqi	r2,r2,-5
 80132b0:	1000031e 	bne	r2,zero,80132c0 <alt_avalon_i2c_master_tx_rx+0x18c>
 80132b4:	e0bff917 	ldw	r2,-28(fp)
 80132b8:	10bffe58 	cmpnei	r2,r2,-7
 80132bc:	1000081e 	bne	r2,zero,80132e0 <alt_avalon_i2c_master_tx_rx+0x1ac>
 80132c0:	0001883a 	nop
        break;
      }
    }
    else 
    {
      while (retry--) 
 80132c4:	e0bffa17 	ldw	r2,-24(fp)
 80132c8:	10ffffc4 	addi	r3,r2,-1
 80132cc:	e0fffa15 	stw	r3,-24(fp)
 80132d0:	103fd41e 	bne	r2,zero,8013224 <__alt_data_end+0xffff3824>
 80132d4:	00000306 	br	80132e4 <alt_avalon_i2c_master_tx_rx+0x1b0>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        status = alt_avalon_i2c_master_receive_using_interrupts(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        break;
 80132d8:	0001883a 	nop
 80132dc:	00000106 	br	80132e4 <alt_avalon_i2c_master_tx_rx+0x1b0>
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;

        status = alt_avalon_i2c_master_receive(i2c_dev, rxbuffer, rxsize, ALT_AVALON_I2C_RESTART, ALT_AVALON_I2C_STOP);     
        if ((status==ALT_AVALON_I2C_ARB_LOST_ERR) || (status==ALT_AVALON_I2C_NACK_ERR) || (status==ALT_AVALON_I2C_BUSY)) continue;
  
        break;
 80132e0:	0001883a 	nop
      }
    }
    
    return status;
 80132e4:	e0bff917 	ldw	r2,-28(fp)
}                                       
 80132e8:	e037883a 	mov	sp,fp
 80132ec:	dfc00117 	ldw	ra,4(sp)
 80132f0:	df000017 	ldw	fp,0(sp)
 80132f4:	dec00204 	addi	sp,sp,8
 80132f8:	f800283a 	ret

080132fc <alt_avalon_i2c_master_transmit>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
 80132fc:	defff704 	addi	sp,sp,-36
 8013300:	dfc00815 	stw	ra,32(sp)
 8013304:	df000715 	stw	fp,28(sp)
 8013308:	df000704 	addi	fp,sp,28
 801330c:	e13ffb15 	stw	r4,-20(fp)
 8013310:	e17ffc15 	stw	r5,-16(fp)
 8013314:	e1bffd15 	stw	r6,-12(fp)
 8013318:	3807883a 	mov	r3,r7
 801331c:	e0800217 	ldw	r2,8(fp)
 8013320:	e0fffe05 	stb	r3,-8(fp)
 8013324:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 8013328:	e03ffa15 	stw	zero,-24(fp)
    alt_u32 timeout=size * 10000;
 801332c:	0149c404 	movi	r5,10000
 8013330:	e13ffd17 	ldw	r4,-12(fp)
 8013334:	80116700 	call	8011670 <__mulsi3>
 8013338:	e0bff915 	stw	r2,-28(fp)
    
    if (size==0)
 801333c:	e0bffd17 	ldw	r2,-12(fp)
 8013340:	1000021e 	bne	r2,zero,801334c <alt_avalon_i2c_master_transmit+0x50>
    {
      return ALT_AVALON_I2C_SUCCESS;
 8013344:	0005883a 	mov	r2,zero
 8013348:	00005706 	br	80134a8 <alt_avalon_i2c_master_transmit+0x1ac>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 801334c:	e0bffe03 	ldbu	r2,-8(fp)
 8013350:	10000a1e 	bne	r2,zero,801337c <alt_avalon_i2c_master_transmit+0x80>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 8013354:	e13ffb17 	ldw	r4,-20(fp)
 8013358:	80125780 	call	8012578 <alt_avalon_i2c_enable>
 801335c:	e0bffa15 	stw	r2,-24(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 8013360:	e0bffa17 	ldw	r2,-24(fp)
 8013364:	10000226 	beq	r2,zero,8013370 <alt_avalon_i2c_master_transmit+0x74>
      {
        return status;
 8013368:	e0bffa17 	ldw	r2,-24(fp)
 801336c:	00004e06 	br	80134a8 <alt_avalon_i2c_master_transmit+0x1ac>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 8013370:	01400704 	movi	r5,28
 8013374:	e13ffb17 	ldw	r4,-20(fp)
 8013378:	8013b640 	call	8013b64 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
 801337c:	e0bffe03 	ldbu	r2,-8(fp)
 8013380:	100d883a 	mov	r6,r2
 8013384:	000b883a 	mov	r5,zero
 8013388:	e13ffb17 	ldw	r4,-20(fp)
 801338c:	8012be00 	call	8012be0 <alt_avalon_i2c_send_address>
 8013390:	e0bffa15 	stw	r2,-24(fp)
      
    if (status == ALT_AVALON_I2C_SUCCESS)
 8013394:	e0bffa17 	ldw	r2,-24(fp)
 8013398:	1000271e 	bne	r2,zero,8013438 <alt_avalon_i2c_master_transmit+0x13c>
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 801339c:	00000f06 	br	80133dc <alt_avalon_i2c_master_transmit+0xe0>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 80133a0:	e0bffc17 	ldw	r2,-16(fp)
 80133a4:	10800003 	ldbu	r2,0(r2)
 80133a8:	10803fcc 	andi	r2,r2,255
 80133ac:	000f883a 	mov	r7,zero
 80133b0:	000d883a 	mov	r6,zero
 80133b4:	100b883a 	mov	r5,r2
 80133b8:	e13ffb17 	ldw	r4,-20(fp)
 80133bc:	8012afc0 	call	8012afc <alt_avalon_i2c_cmd_write>
 80133c0:	e0bffa15 	stw	r2,-24(fp)
            
            ++buffer;
 80133c4:	e0bffc17 	ldw	r2,-16(fp)
 80133c8:	10800044 	addi	r2,r2,1
 80133cc:	e0bffc15 	stw	r2,-16(fp)
            --size;
 80133d0:	e0bffd17 	ldw	r2,-12(fp)
 80133d4:	10bfffc4 	addi	r2,r2,-1
 80133d8:	e0bffd15 	stw	r2,-12(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
      
    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 80133dc:	e0bffd17 	ldw	r2,-12(fp)
 80133e0:	108000b0 	cmpltui	r2,r2,2
 80133e4:	1000021e 	bne	r2,zero,80133f0 <alt_avalon_i2c_master_transmit+0xf4>
 80133e8:	e0bffa17 	ldw	r2,-24(fp)
 80133ec:	103fec26 	beq	r2,zero,80133a0 <__alt_data_end+0xffff39a0>
            ++buffer;
            --size;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 80133f0:	e0bffa17 	ldw	r2,-24(fp)
 80133f4:	1000101e 	bne	r2,zero,8013438 <alt_avalon_i2c_master_transmit+0x13c>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 80133f8:	e0bffc17 	ldw	r2,-16(fp)
 80133fc:	10800003 	ldbu	r2,0(r2)
 8013400:	10803fcc 	andi	r2,r2,255
 8013404:	e0ffff03 	ldbu	r3,-4(fp)
 8013408:	180f883a 	mov	r7,r3
 801340c:	000d883a 	mov	r6,zero
 8013410:	100b883a 	mov	r5,r2
 8013414:	e13ffb17 	ldw	r4,-20(fp)
 8013418:	8012afc0 	call	8012afc <alt_avalon_i2c_cmd_write>
 801341c:	e0bffa15 	stw	r2,-24(fp)

            ++buffer;
 8013420:	e0bffc17 	ldw	r2,-16(fp)
 8013424:	10800044 	addi	r2,r2,1
 8013428:	e0bffc15 	stw	r2,-16(fp)
            --size;
 801342c:	e0bffd17 	ldw	r2,-12(fp)
 8013430:	10bfffc4 	addi	r2,r2,-1
 8013434:	e0bffd15 	stw	r2,-12(fp)
        }
    }
    
    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
 8013438:	e0bfff03 	ldbu	r2,-4(fp)
 801343c:	1000101e 	bne	r2,zero,8013480 <alt_avalon_i2c_master_transmit+0x184>
 8013440:	e0bffa17 	ldw	r2,-24(fp)
 8013444:	10001726 	beq	r2,zero,80134a4 <alt_avalon_i2c_master_transmit+0x1a8>
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 8013448:	00000d06 	br	8013480 <alt_avalon_i2c_master_transmit+0x184>
        {
            if (timeout<10) alt_busy_sleep(10000);
 801344c:	e0bff917 	ldw	r2,-28(fp)
 8013450:	108002a8 	cmpgeui	r2,r2,10
 8013454:	1000021e 	bne	r2,zero,8013460 <alt_avalon_i2c_master_transmit+0x164>
 8013458:	0109c404 	movi	r4,10000
 801345c:	80149a80 	call	80149a8 <alt_busy_sleep>
            if (--timeout == 0)
 8013460:	e0bff917 	ldw	r2,-28(fp)
 8013464:	10bfffc4 	addi	r2,r2,-1
 8013468:	e0bff915 	stw	r2,-28(fp)
 801346c:	e0bff917 	ldw	r2,-28(fp)
 8013470:	1000031e 	bne	r2,zero,8013480 <alt_avalon_i2c_master_transmit+0x184>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 8013474:	00bfff84 	movi	r2,-2
 8013478:	e0bffa15 	stw	r2,-24(fp)
               break;
 801347c:	00000306 	br	801348c <alt_avalon_i2c_master_transmit+0x190>
    
    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 8013480:	e13ffb17 	ldw	r4,-20(fp)
 8013484:	80129680 	call	8012968 <alt_avalon_i2c_is_busy>
 8013488:	103ff01e 	bne	r2,zero,801344c <__alt_data_end+0xffff3a4c>
               break;
            }
        }
     
        /*check for a nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);
 801348c:	e0bffa04 	addi	r2,fp,-24
 8013490:	100b883a 	mov	r5,r2
 8013494:	e13ffb17 	ldw	r4,-20(fp)
 8013498:	8012d3c0 	call	8012d3c <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 801349c:	e13ffb17 	ldw	r4,-20(fp)
 80134a0:	80126100 	call	8012610 <alt_avalon_i2c_disable>
    }


    return status;
 80134a4:	e0bffa17 	ldw	r2,-24(fp)
}
 80134a8:	e037883a 	mov	sp,fp
 80134ac:	dfc00117 	ldw	ra,4(sp)
 80134b0:	df000017 	ldw	fp,0(sp)
 80134b4:	dec00204 	addi	sp,sp,8
 80134b8:	f800283a 	ret

080134bc <alt_avalon_i2c_master_transmit_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_transmit_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                        const alt_u8 * buffer,
                                        alt_u32 size,
                                        const alt_u8 issue_restart,
                                        const alt_u8 issue_stop)
{
 80134bc:	defff604 	addi	sp,sp,-40
 80134c0:	dfc00915 	stw	ra,36(sp)
 80134c4:	df000815 	stw	fp,32(sp)
 80134c8:	df000804 	addi	fp,sp,32
 80134cc:	e13ffb15 	stw	r4,-20(fp)
 80134d0:	e17ffc15 	stw	r5,-16(fp)
 80134d4:	e1bffd15 	stw	r6,-12(fp)
 80134d8:	3807883a 	mov	r3,r7
 80134dc:	e0800217 	ldw	r2,8(fp)
 80134e0:	e0fffe05 	stb	r3,-8(fp)
 80134e4:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 80134e8:	e03ff815 	stw	zero,-32(fp)
    alt_u32 timeout=size*10000;
 80134ec:	0149c404 	movi	r5,10000
 80134f0:	e13ffd17 	ldw	r4,-12(fp)
 80134f4:	80116700 	call	8011670 <__mulsi3>
 80134f8:	e0bff915 	stw	r2,-28(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
 80134fc:	e0bffb17 	ldw	r2,-20(fp)
 8013500:	10800717 	ldw	r2,28(r2)
 8013504:	e0bffa15 	stw	r2,-24(fp)
    
    if (size==0)
 8013508:	e0bffd17 	ldw	r2,-12(fp)
 801350c:	1000021e 	bne	r2,zero,8013518 <alt_avalon_i2c_master_transmit_using_interrupts+0x5c>
    {
      return ALT_AVALON_I2C_SUCCESS;
 8013510:	0005883a 	mov	r2,zero
 8013514:	00006706 	br	80136b4 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f8>
    }
    
    /*IS the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
 8013518:	e0bffb17 	ldw	r2,-20(fp)
 801351c:	10c00617 	ldw	r3,24(r2)
 8013520:	00820074 	movhi	r2,2049
 8013524:	10887f04 	addi	r2,r2,8700
 8013528:	18800226 	beq	r3,r2,8013534 <alt_avalon_i2c_master_transmit_using_interrupts+0x78>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
 801352c:	00bfff44 	movi	r2,-3
 8013530:	00006006 	br	80136b4 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f8>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 8013534:	e0bffe03 	ldbu	r2,-8(fp)
 8013538:	10000a1e 	bne	r2,zero,8013564 <alt_avalon_i2c_master_transmit_using_interrupts+0xa8>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 801353c:	e13ffb17 	ldw	r4,-20(fp)
 8013540:	80125780 	call	8012578 <alt_avalon_i2c_enable>
 8013544:	e0bff815 	stw	r2,-32(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 8013548:	e0bff817 	ldw	r2,-32(fp)
 801354c:	10000226 	beq	r2,zero,8013558 <alt_avalon_i2c_master_transmit_using_interrupts+0x9c>
      {
        return status;
 8013550:	e0bff817 	ldw	r2,-32(fp)
 8013554:	00005706 	br	80136b4 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f8>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 8013558:	01400704 	movi	r5,28
 801355c:	e13ffb17 	ldw	r4,-20(fp)
 8013560:	8013b640 	call	8013b64 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
 8013564:	e0bffe03 	ldbu	r2,-8(fp)
 8013568:	100d883a 	mov	r6,r2
 801356c:	000b883a 	mov	r5,zero
 8013570:	e13ffb17 	ldw	r4,-20(fp)
 8013574:	8012be00 	call	8012be0 <alt_avalon_i2c_send_address>
 8013578:	e0bff815 	stw	r2,-32(fp)
        
    if (status == ALT_AVALON_I2C_SUCCESS)
 801357c:	e0bff817 	ldw	r2,-32(fp)
 8013580:	1000271e 	bne	r2,zero,8013620 <alt_avalon_i2c_master_transmit_using_interrupts+0x164>
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 8013584:	00000f06 	br	80135c4 <alt_avalon_i2c_master_transmit_using_interrupts+0x108>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 8013588:	e0bffc17 	ldw	r2,-16(fp)
 801358c:	10800003 	ldbu	r2,0(r2)
 8013590:	10803fcc 	andi	r2,r2,255
 8013594:	000f883a 	mov	r7,zero
 8013598:	000d883a 	mov	r6,zero
 801359c:	100b883a 	mov	r5,r2
 80135a0:	e13ffb17 	ldw	r4,-20(fp)
 80135a4:	8012afc0 	call	8012afc <alt_avalon_i2c_cmd_write>
 80135a8:	e0bff815 	stw	r2,-32(fp)
            
            ++buffer;
 80135ac:	e0bffc17 	ldw	r2,-16(fp)
 80135b0:	10800044 	addi	r2,r2,1
 80135b4:	e0bffc15 	stw	r2,-16(fp)
            --size;
 80135b8:	e0bffd17 	ldw	r2,-12(fp)
 80135bc:	10bfffc4 	addi	r2,r2,-1
 80135c0:	e0bffd15 	stw	r2,-12(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_WRITE,issue_restart);
        
    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((size > 1) && (status == ALT_AVALON_I2C_SUCCESS))
 80135c4:	e0bffd17 	ldw	r2,-12(fp)
 80135c8:	108000b0 	cmpltui	r2,r2,2
 80135cc:	1000021e 	bne	r2,zero,80135d8 <alt_avalon_i2c_master_transmit_using_interrupts+0x11c>
 80135d0:	e0bff817 	ldw	r2,-32(fp)
 80135d4:	103fec26 	beq	r2,zero,8013588 <__alt_data_end+0xffff3b88>
            ++buffer;
            --size;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 80135d8:	e0bff817 	ldw	r2,-32(fp)
 80135dc:	1000101e 	bne	r2,zero,8013620 <alt_avalon_i2c_master_transmit_using_interrupts+0x164>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, *buffer, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 80135e0:	e0bffc17 	ldw	r2,-16(fp)
 80135e4:	10800003 	ldbu	r2,0(r2)
 80135e8:	10803fcc 	andi	r2,r2,255
 80135ec:	e0ffff03 	ldbu	r3,-4(fp)
 80135f0:	180f883a 	mov	r7,r3
 80135f4:	000d883a 	mov	r6,zero
 80135f8:	100b883a 	mov	r5,r2
 80135fc:	e13ffb17 	ldw	r4,-20(fp)
 8013600:	8012afc0 	call	8012afc <alt_avalon_i2c_cmd_write>
 8013604:	e0bff815 	stw	r2,-32(fp)

            ++buffer;
 8013608:	e0bffc17 	ldw	r2,-16(fp)
 801360c:	10800044 	addi	r2,r2,1
 8013610:	e0bffc15 	stw	r2,-16(fp)
            --size;
 8013614:	e0bffd17 	ldw	r2,-12(fp)
 8013618:	10bfffc4 	addi	r2,r2,-1
 801361c:	e0bffd15 	stw	r2,-12(fp)
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
 8013620:	e0bff817 	ldw	r2,-32(fp)
 8013624:	10001426 	beq	r2,zero,8013678 <alt_avalon_i2c_master_transmit_using_interrupts+0x1bc>
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 8013628:	00000d06 	br	8013660 <alt_avalon_i2c_master_transmit_using_interrupts+0x1a4>
        {
            if (timeout<10) alt_busy_sleep(10000);        
 801362c:	e0bff917 	ldw	r2,-28(fp)
 8013630:	108002a8 	cmpgeui	r2,r2,10
 8013634:	1000021e 	bne	r2,zero,8013640 <alt_avalon_i2c_master_transmit_using_interrupts+0x184>
 8013638:	0109c404 	movi	r4,10000
 801363c:	80149a80 	call	80149a8 <alt_busy_sleep>
            if (--timeout == 0)
 8013640:	e0bff917 	ldw	r2,-28(fp)
 8013644:	10bfffc4 	addi	r2,r2,-1
 8013648:	e0bff915 	stw	r2,-28(fp)
 801364c:	e0bff917 	ldw	r2,-28(fp)
 8013650:	1000031e 	bne	r2,zero,8013660 <alt_avalon_i2c_master_transmit_using_interrupts+0x1a4>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 8013654:	00bfff84 	movi	r2,-2
 8013658:	e0bff815 	stw	r2,-32(fp)
               break;
 801365c:	00000306 	br	801366c <alt_avalon_i2c_master_transmit_using_interrupts+0x1b0>
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    {

        while (alt_avalon_i2c_is_busy(i2c_dev))
 8013660:	e13ffb17 	ldw	r4,-20(fp)
 8013664:	80129680 	call	8012968 <alt_avalon_i2c_is_busy>
 8013668:	103ff01e 	bne	r2,zero,801362c <__alt_data_end+0xffff3c2c>
               break;
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 801366c:	e13ffb17 	ldw	r4,-20(fp)
 8013670:	80126100 	call	8012610 <alt_avalon_i2c_disable>
 8013674:	00000e06 	br	80136b0 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f4>
    }
    else
    {
       if (issue_stop)
 8013678:	e0bfff03 	ldbu	r2,-4(fp)
 801367c:	10000c26 	beq	r2,zero,80136b0 <alt_avalon_i2c_master_transmit_using_interrupts+0x1f4>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 8013680:	01400704 	movi	r5,28
 8013684:	e13ffb17 	ldw	r4,-20(fp)
 8013688:	8013b640 	call	8013b64 <alt_avalon_i2c_int_clear>
         /* set the cmd fifo threshold */
         alt_avalon_i2c_tfr_cmd_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_TFR_CMD_FIFO_EMPTY);
 801368c:	000b883a 	mov	r5,zero
 8013690:	e13ffb17 	ldw	r4,-20(fp)
 8013694:	8013dac0 	call	8013dac <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>
         /* set the interrupt transaction busy bit */
         irq_data->irq_busy=1;
 8013698:	e0bffa17 	ldw	r2,-24(fp)
 801369c:	00c00044 	movi	r3,1
 80136a0:	10c00215 	stw	r3,8(r2)
         /* enable the TX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_TX_READY_EN_MSK);
 80136a4:	01400044 	movi	r5,1
 80136a8:	e13ffb17 	ldw	r4,-20(fp)
 80136ac:	8013c080 	call	8013c08 <alt_avalon_i2c_int_enable>
       }
    }
    
    return status;
 80136b0:	e0bff817 	ldw	r2,-32(fp)
}
 80136b4:	e037883a 	mov	sp,fp
 80136b8:	dfc00117 	ldw	ra,4(sp)
 80136bc:	df000017 	ldw	fp,0(sp)
 80136c0:	dec00204 	addi	sp,sp,8
 80136c4:	f800283a 	ret

080136c8 <alt_avalon_i2c_master_receive>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
 80136c8:	defff404 	addi	sp,sp,-48
 80136cc:	dfc00b15 	stw	ra,44(sp)
 80136d0:	df000a15 	stw	fp,40(sp)
 80136d4:	df000a04 	addi	fp,sp,40
 80136d8:	e13ffb15 	stw	r4,-20(fp)
 80136dc:	e17ffc15 	stw	r5,-16(fp)
 80136e0:	e1bffd15 	stw	r6,-12(fp)
 80136e4:	3807883a 	mov	r3,r7
 80136e8:	e0800217 	ldw	r2,8(fp)
 80136ec:	e0fffe05 	stb	r3,-8(fp)
 80136f0:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 80136f4:	e03ff915 	stw	zero,-28(fp)
    alt_u32 timeout;
    alt_u32 bytes_read=0;
 80136f8:	e03ff715 	stw	zero,-36(fp)
    alt_u32 bytes_written=0;
 80136fc:	e03ff815 	stw	zero,-32(fp)
    alt_u32 temp_bytes_read;
    
    if (size==0)
 8013700:	e0bffd17 	ldw	r2,-12(fp)
 8013704:	1000021e 	bne	r2,zero,8013710 <alt_avalon_i2c_master_receive+0x48>
    {
      return ALT_AVALON_I2C_SUCCESS;
 8013708:	0005883a 	mov	r2,zero
 801370c:	00006d06 	br	80138c4 <alt_avalon_i2c_master_receive+0x1fc>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 8013710:	e0bffe03 	ldbu	r2,-8(fp)
 8013714:	10000a1e 	bne	r2,zero,8013740 <alt_avalon_i2c_master_receive+0x78>
    {
       /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 8013718:	e13ffb17 	ldw	r4,-20(fp)
 801371c:	80125780 	call	8012578 <alt_avalon_i2c_enable>
 8013720:	e0bff915 	stw	r2,-28(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 8013724:	e0bff917 	ldw	r2,-28(fp)
 8013728:	10000226 	beq	r2,zero,8013734 <alt_avalon_i2c_master_receive+0x6c>
      {
        return status;
 801372c:	e0bff917 	ldw	r2,-28(fp)
 8013730:	00006406 	br	80138c4 <alt_avalon_i2c_master_receive+0x1fc>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 8013734:	01400704 	movi	r5,28
 8013738:	e13ffb17 	ldw	r4,-20(fp)
 801373c:	8013b640 	call	8013b64 <alt_avalon_i2c_int_clear>
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
 8013740:	e0bffe03 	ldbu	r2,-8(fp)
 8013744:	100d883a 	mov	r6,r2
 8013748:	01400044 	movi	r5,1
 801374c:	e13ffb17 	ldw	r4,-20(fp)
 8013750:	8012be00 	call	8012be0 <alt_avalon_i2c_send_address>
 8013754:	e0bff915 	stw	r2,-28(fp)

    if (status == ALT_AVALON_I2C_SUCCESS)
 8013758:	e0bff917 	ldw	r2,-28(fp)
 801375c:	1000341e 	bne	r2,zero,8013830 <alt_avalon_i2c_master_receive+0x168>
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 8013760:	00001906 	br	80137c8 <alt_avalon_i2c_master_receive+0x100>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 8013764:	000f883a 	mov	r7,zero
 8013768:	000d883a 	mov	r6,zero
 801376c:	000b883a 	mov	r5,zero
 8013770:	e13ffb17 	ldw	r4,-20(fp)
 8013774:	8012afc0 	call	8012afc <alt_avalon_i2c_cmd_write>
 8013778:	e0bff915 	stw	r2,-28(fp)
            bytes_written++;
 801377c:	e0bff817 	ldw	r2,-32(fp)
 8013780:	10800044 	addi	r2,r2,1
 8013784:	e0bff815 	stw	r2,-32(fp)
            if (status == ALT_AVALON_I2C_SUCCESS)
 8013788:	e0bff917 	ldw	r2,-28(fp)
 801378c:	10000e1e 	bne	r2,zero,80137c8 <alt_avalon_i2c_master_receive+0x100>
            {
               alt_avalon_i2c_rx_read_available(i2c_dev, buffer,0,&temp_bytes_read);
 8013790:	e0bffa04 	addi	r2,fp,-24
 8013794:	100f883a 	mov	r7,r2
 8013798:	000d883a 	mov	r6,zero
 801379c:	e17ffc17 	ldw	r5,-16(fp)
 80137a0:	e13ffb17 	ldw	r4,-20(fp)
 80137a4:	80129ac0 	call	80129ac <alt_avalon_i2c_rx_read_available>
               buffer+=temp_bytes_read;
 80137a8:	e0bffa17 	ldw	r2,-24(fp)
 80137ac:	e0fffc17 	ldw	r3,-16(fp)
 80137b0:	1885883a 	add	r2,r3,r2
 80137b4:	e0bffc15 	stw	r2,-16(fp)
               bytes_read+=temp_bytes_read;
 80137b8:	e0bffa17 	ldw	r2,-24(fp)
 80137bc:	e0fff717 	ldw	r3,-36(fp)
 80137c0:	1885883a 	add	r2,r3,r2
 80137c4:	e0bff715 	stw	r2,-36(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);

    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 80137c8:	e0bffd17 	ldw	r2,-12(fp)
 80137cc:	10bfffc4 	addi	r2,r2,-1
 80137d0:	e0fff817 	ldw	r3,-32(fp)
 80137d4:	1880022e 	bgeu	r3,r2,80137e0 <alt_avalon_i2c_master_receive+0x118>
 80137d8:	e0bff917 	ldw	r2,-28(fp)
 80137dc:	103fe126 	beq	r2,zero,8013764 <__alt_data_end+0xffff3d64>
               bytes_read+=temp_bytes_read;
            }
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 80137e0:	e0bff917 	ldw	r2,-28(fp)
 80137e4:	1000121e 	bne	r2,zero,8013830 <alt_avalon_i2c_master_receive+0x168>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 80137e8:	e0bfff03 	ldbu	r2,-4(fp)
 80137ec:	100f883a 	mov	r7,r2
 80137f0:	000d883a 	mov	r6,zero
 80137f4:	000b883a 	mov	r5,zero
 80137f8:	e13ffb17 	ldw	r4,-20(fp)
 80137fc:	8012afc0 	call	8012afc <alt_avalon_i2c_cmd_write>
 8013800:	e0bff915 	stw	r2,-28(fp)
        }
    }
    
    while ((bytes_read < size) && (status==ALT_AVALON_I2C_SUCCESS)) 
 8013804:	00000a06 	br	8013830 <alt_avalon_i2c_master_receive+0x168>
    {
        status=alt_avalon_i2c_rx_read(i2c_dev, buffer);
 8013808:	e17ffc17 	ldw	r5,-16(fp)
 801380c:	e13ffb17 	ldw	r4,-20(fp)
 8013810:	8012a540 	call	8012a54 <alt_avalon_i2c_rx_read>
 8013814:	e0bff915 	stw	r2,-28(fp)
        buffer++;
 8013818:	e0bffc17 	ldw	r2,-16(fp)
 801381c:	10800044 	addi	r2,r2,1
 8013820:	e0bffc15 	stw	r2,-16(fp)
        bytes_read++;
 8013824:	e0bff717 	ldw	r2,-36(fp)
 8013828:	10800044 	addi	r2,r2,1
 801382c:	e0bff715 	stw	r2,-36(fp)
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
        }
    }
    
    while ((bytes_read < size) && (status==ALT_AVALON_I2C_SUCCESS)) 
 8013830:	e0fff717 	ldw	r3,-36(fp)
 8013834:	e0bffd17 	ldw	r2,-12(fp)
 8013838:	1880022e 	bgeu	r3,r2,8013844 <alt_avalon_i2c_master_receive+0x17c>
 801383c:	e0bff917 	ldw	r2,-28(fp)
 8013840:	103ff126 	beq	r2,zero,8013808 <__alt_data_end+0xffff3e08>
        buffer++;
        bytes_read++;
    }

    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
 8013844:	e0bfff03 	ldbu	r2,-4(fp)
 8013848:	1000021e 	bne	r2,zero,8013854 <alt_avalon_i2c_master_receive+0x18c>
 801384c:	e0bff917 	ldw	r2,-28(fp)
 8013850:	10001b26 	beq	r2,zero,80138c0 <alt_avalon_i2c_master_receive+0x1f8>
    {
        timeout=10000 * size;
 8013854:	0149c404 	movi	r5,10000
 8013858:	e13ffd17 	ldw	r4,-12(fp)
 801385c:	80116700 	call	8011670 <__mulsi3>
 8013860:	e0bff615 	stw	r2,-40(fp)
        while (alt_avalon_i2c_is_busy(i2c_dev))
 8013864:	00000d06 	br	801389c <alt_avalon_i2c_master_receive+0x1d4>
        {
            if (timeout<10) alt_busy_sleep(10000);
 8013868:	e0bff617 	ldw	r2,-40(fp)
 801386c:	108002a8 	cmpgeui	r2,r2,10
 8013870:	1000021e 	bne	r2,zero,801387c <alt_avalon_i2c_master_receive+0x1b4>
 8013874:	0109c404 	movi	r4,10000
 8013878:	80149a80 	call	80149a8 <alt_busy_sleep>
            if (--timeout == 0)
 801387c:	e0bff617 	ldw	r2,-40(fp)
 8013880:	10bfffc4 	addi	r2,r2,-1
 8013884:	e0bff615 	stw	r2,-40(fp)
 8013888:	e0bff617 	ldw	r2,-40(fp)
 801388c:	1000031e 	bne	r2,zero,801389c <alt_avalon_i2c_master_receive+0x1d4>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 8013890:	00bfff84 	movi	r2,-2
 8013894:	e0bff915 	stw	r2,-28(fp)
               break;
 8013898:	00000306 	br	80138a8 <alt_avalon_i2c_master_receive+0x1e0>

    /*if end of transaction, wait until the ip is idle then disable the ip*/
    if ((issue_stop) || (status != ALT_AVALON_I2C_SUCCESS)) 
    {
        timeout=10000 * size;
        while (alt_avalon_i2c_is_busy(i2c_dev))
 801389c:	e13ffb17 	ldw	r4,-20(fp)
 80138a0:	80129680 	call	8012968 <alt_avalon_i2c_is_busy>
 80138a4:	103ff01e 	bne	r2,zero,8013868 <__alt_data_end+0xffff3e68>
               break;
            }
        }

        /*check for nack error*/
        alt_avalon_i2c_check_nack(i2c_dev,&status);    
 80138a8:	e0bff904 	addi	r2,fp,-28
 80138ac:	100b883a 	mov	r5,r2
 80138b0:	e13ffb17 	ldw	r4,-20(fp)
 80138b4:	8012d3c0 	call	8012d3c <alt_avalon_i2c_check_nack>
        
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 80138b8:	e13ffb17 	ldw	r4,-20(fp)
 80138bc:	80126100 	call	8012610 <alt_avalon_i2c_disable>
    }

    return status;
 80138c0:	e0bff917 	ldw	r2,-28(fp)
}
 80138c4:	e037883a 	mov	sp,fp
 80138c8:	dfc00117 	ldw	ra,4(sp)
 80138cc:	df000017 	ldw	fp,0(sp)
 80138d0:	dec00204 	addi	sp,sp,8
 80138d4:	f800283a 	ret

080138d8 <alt_avalon_i2c_master_receive_using_interrupts>:
ALT_AVALON_I2C_STATUS_CODE alt_avalon_i2c_master_receive_using_interrupts(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u8 * buffer,
                                       const alt_u32 size,
                                       const alt_u8 issue_restart,
                                       const alt_u8 issue_stop)
{
 80138d8:	defff504 	addi	sp,sp,-44
 80138dc:	dfc00a15 	stw	ra,40(sp)
 80138e0:	df000915 	stw	fp,36(sp)
 80138e4:	df000904 	addi	fp,sp,36
 80138e8:	e13ffb15 	stw	r4,-20(fp)
 80138ec:	e17ffc15 	stw	r5,-16(fp)
 80138f0:	e1bffd15 	stw	r6,-12(fp)
 80138f4:	3807883a 	mov	r3,r7
 80138f8:	e0800217 	ldw	r2,8(fp)
 80138fc:	e0fffe05 	stb	r3,-8(fp)
 8013900:	e0bfff05 	stb	r2,-4(fp)
    ALT_AVALON_I2C_STATUS_CODE status = ALT_AVALON_I2C_SUCCESS;
 8013904:	e03ff715 	stw	zero,-36(fp)
    IRQ_DATA_t *irq_data = i2c_dev->callback_context;    
 8013908:	e0bffb17 	ldw	r2,-20(fp)
 801390c:	10800717 	ldw	r2,28(r2)
 8013910:	e0bffa15 	stw	r2,-24(fp)
    alt_u32 timeout;
    alt_u32 bytes_written=0;
 8013914:	e03ff915 	stw	zero,-28(fp)
    
    if (size==0)
 8013918:	e0bffd17 	ldw	r2,-12(fp)
 801391c:	1000021e 	bne	r2,zero,8013928 <alt_avalon_i2c_master_receive_using_interrupts+0x50>
    {
      return ALT_AVALON_I2C_SUCCESS;
 8013920:	0005883a 	mov	r2,zero
 8013924:	00006306 	br	8013ab4 <alt_avalon_i2c_master_receive_using_interrupts+0x1dc>
    }
    
    /*Is the optional interrupt handler registered??*/
    if (i2c_dev->callback != optional_irq_callback)
 8013928:	e0bffb17 	ldw	r2,-20(fp)
 801392c:	10c00617 	ldw	r3,24(r2)
 8013930:	00820074 	movhi	r2,2049
 8013934:	10887f04 	addi	r2,r2,8700
 8013938:	18800226 	beq	r3,r2,8013944 <alt_avalon_i2c_master_receive_using_interrupts+0x6c>
    {
       return ALT_AVALON_I2C_BAD_ARG;    
 801393c:	00bfff44 	movi	r2,-3
 8013940:	00005c06 	br	8013ab4 <alt_avalon_i2c_master_receive_using_interrupts+0x1dc>
    }
    
    /*if a new transaction, enable ip and clear int status*/
    if (!issue_restart) 
 8013944:	e0bffe03 	ldbu	r2,-8(fp)
 8013948:	10000a1e 	bne	r2,zero,8013974 <alt_avalon_i2c_master_receive_using_interrupts+0x9c>
    {
      /*enable the ip.  The ip is disabled and enabled for each transaction.*/
      status = alt_avalon_i2c_enable(i2c_dev);
 801394c:	e13ffb17 	ldw	r4,-20(fp)
 8013950:	80125780 	call	8012578 <alt_avalon_i2c_enable>
 8013954:	e0bff715 	stw	r2,-36(fp)
      if (status != ALT_AVALON_I2C_SUCCESS)
 8013958:	e0bff717 	ldw	r2,-36(fp)
 801395c:	10000226 	beq	r2,zero,8013968 <alt_avalon_i2c_master_receive_using_interrupts+0x90>
      {
        return status;
 8013960:	e0bff717 	ldw	r2,-36(fp)
 8013964:	00005306 	br	8013ab4 <alt_avalon_i2c_master_receive_using_interrupts+0x1dc>
      }

      /*Clear the ISR reg*/
      alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 8013968:	01400704 	movi	r5,28
 801396c:	e13ffb17 	ldw	r4,-20(fp)
 8013970:	8013b640 	call	8013b64 <alt_avalon_i2c_int_clear>
      
    }

    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);
 8013974:	e0bffe03 	ldbu	r2,-8(fp)
 8013978:	100d883a 	mov	r6,r2
 801397c:	01400044 	movi	r5,1
 8013980:	e13ffb17 	ldw	r4,-20(fp)
 8013984:	8012be00 	call	8012be0 <alt_avalon_i2c_send_address>
 8013988:	e0bff715 	stw	r2,-36(fp)

    if (status == ALT_AVALON_I2C_SUCCESS)
 801398c:	e0bff717 	ldw	r2,-36(fp)
 8013990:	1000191e 	bne	r2,zero,80139f8 <alt_avalon_i2c_master_receive_using_interrupts+0x120>
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 8013994:	00000906 	br	80139bc <alt_avalon_i2c_master_receive_using_interrupts+0xe4>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
 8013998:	000f883a 	mov	r7,zero
 801399c:	000d883a 	mov	r6,zero
 80139a0:	000b883a 	mov	r5,zero
 80139a4:	e13ffb17 	ldw	r4,-20(fp)
 80139a8:	8012afc0 	call	8012afc <alt_avalon_i2c_cmd_write>
 80139ac:	e0bff715 	stw	r2,-36(fp)
            bytes_written++;
 80139b0:	e0bff917 	ldw	r2,-28(fp)
 80139b4:	10800044 	addi	r2,r2,1
 80139b8:	e0bff915 	stw	r2,-28(fp)
    /*Start Write, transmit address. */
    status = alt_avalon_i2c_send_address(i2c_dev,ALT_AVALON_I2C_READ,issue_restart);

    if (status == ALT_AVALON_I2C_SUCCESS)
    {
        while ((bytes_written < (size-1)) && (status == ALT_AVALON_I2C_SUCCESS))
 80139bc:	e0bffd17 	ldw	r2,-12(fp)
 80139c0:	10bfffc4 	addi	r2,r2,-1
 80139c4:	e0fff917 	ldw	r3,-28(fp)
 80139c8:	1880022e 	bgeu	r3,r2,80139d4 <alt_avalon_i2c_master_receive_using_interrupts+0xfc>
 80139cc:	e0bff717 	ldw	r2,-36(fp)
 80139d0:	103ff126 	beq	r2,zero,8013998 <__alt_data_end+0xffff3f98>
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, ALT_AVALON_I2C_NO_STOP);
            bytes_written++;
        }

        /* Last byte */
        if (status == ALT_AVALON_I2C_SUCCESS)
 80139d4:	e0bff717 	ldw	r2,-36(fp)
 80139d8:	1000071e 	bne	r2,zero,80139f8 <alt_avalon_i2c_master_receive_using_interrupts+0x120>
        {
            status = alt_avalon_i2c_cmd_write(i2c_dev, 0, ALT_AVALON_I2C_NO_RESTART, issue_stop);
 80139dc:	e0bfff03 	ldbu	r2,-4(fp)
 80139e0:	100f883a 	mov	r7,r2
 80139e4:	000d883a 	mov	r6,zero
 80139e8:	000b883a 	mov	r5,zero
 80139ec:	e13ffb17 	ldw	r4,-20(fp)
 80139f0:	8012afc0 	call	8012afc <alt_avalon_i2c_cmd_write>
 80139f4:	e0bff715 	stw	r2,-36(fp)
        }
    }
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
 80139f8:	e0bff717 	ldw	r2,-36(fp)
 80139fc:	10001826 	beq	r2,zero,8013a60 <alt_avalon_i2c_master_receive_using_interrupts+0x188>
    {
        timeout=10000 * size;
 8013a00:	0149c404 	movi	r5,10000
 8013a04:	e13ffd17 	ldw	r4,-12(fp)
 8013a08:	80116700 	call	8011670 <__mulsi3>
 8013a0c:	e0bff815 	stw	r2,-32(fp)
        while (alt_avalon_i2c_is_busy(i2c_dev))
 8013a10:	00000d06 	br	8013a48 <alt_avalon_i2c_master_receive_using_interrupts+0x170>
        {
            if (timeout<10) alt_busy_sleep(10000);
 8013a14:	e0bff817 	ldw	r2,-32(fp)
 8013a18:	108002a8 	cmpgeui	r2,r2,10
 8013a1c:	1000021e 	bne	r2,zero,8013a28 <alt_avalon_i2c_master_receive_using_interrupts+0x150>
 8013a20:	0109c404 	movi	r4,10000
 8013a24:	80149a80 	call	80149a8 <alt_busy_sleep>
            if (--timeout == 0)
 8013a28:	e0bff817 	ldw	r2,-32(fp)
 8013a2c:	10bfffc4 	addi	r2,r2,-1
 8013a30:	e0bff815 	stw	r2,-32(fp)
 8013a34:	e0bff817 	ldw	r2,-32(fp)
 8013a38:	1000031e 	bne	r2,zero,8013a48 <alt_avalon_i2c_master_receive_using_interrupts+0x170>
            {
               status = ALT_AVALON_I2C_TIMEOUT;
 8013a3c:	00bfff84 	movi	r2,-2
 8013a40:	e0bff715 	stw	r2,-36(fp)
               break;
 8013a44:	00000306 	br	8013a54 <alt_avalon_i2c_master_receive_using_interrupts+0x17c>
    
    /*if error, wait until the ip is idle then disable the ip*/
    if (status != ALT_AVALON_I2C_SUCCESS) 
    {
        timeout=10000 * size;
        while (alt_avalon_i2c_is_busy(i2c_dev))
 8013a48:	e13ffb17 	ldw	r4,-20(fp)
 8013a4c:	80129680 	call	8012968 <alt_avalon_i2c_is_busy>
 8013a50:	103ff01e 	bne	r2,zero,8013a14 <__alt_data_end+0xffff4014>
               break;
            }
        }
     
        /*disable the ip.  The ip is disabled and enabled for each transaction.*/
        alt_avalon_i2c_disable(i2c_dev);
 8013a54:	e13ffb17 	ldw	r4,-20(fp)
 8013a58:	80126100 	call	8012610 <alt_avalon_i2c_disable>
 8013a5c:	00001406 	br	8013ab0 <alt_avalon_i2c_master_receive_using_interrupts+0x1d8>
    }
    else
    {
       if (issue_stop)
 8013a60:	e0bfff03 	ldbu	r2,-4(fp)
 8013a64:	10001226 	beq	r2,zero,8013ab0 <alt_avalon_i2c_master_receive_using_interrupts+0x1d8>
       {
         /* clear ISR register content */
         alt_avalon_i2c_int_clear(i2c_dev,ALT_AVALON_I2C_ISR_ALL_CLEARABLE_INTS_MSK);
 8013a68:	01400704 	movi	r5,28
 8013a6c:	e13ffb17 	ldw	r4,-20(fp)
 8013a70:	8013b640 	call	8013b64 <alt_avalon_i2c_int_clear>
         /* set the cmd fifo threshold */
         alt_avalon_i2c_rx_fifo_threshold_set(i2c_dev,ALT_AVALON_I2C_RX_DATA_FIFO_1_ENTRY);
 8013a74:	000b883a 	mov	r5,zero
 8013a78:	e13ffb17 	ldw	r4,-20(fp)
 8013a7c:	8013cfc0 	call	8013cfc <alt_avalon_i2c_rx_fifo_threshold_set>
         /* set the interrupt transaction busy bit  2 = receive */
         irq_data->irq_busy=2;
 8013a80:	e0bffa17 	ldw	r2,-24(fp)
 8013a84:	00c00084 	movi	r3,2
 8013a88:	10c00215 	stw	r3,8(r2)
         
         irq_data->buffer = buffer;
 8013a8c:	e0bffa17 	ldw	r2,-24(fp)
 8013a90:	e0fffc17 	ldw	r3,-16(fp)
 8013a94:	10c00015 	stw	r3,0(r2)
         irq_data->size = size;
 8013a98:	e0bffa17 	ldw	r2,-24(fp)
 8013a9c:	e0fffd17 	ldw	r3,-12(fp)
 8013aa0:	10c00115 	stw	r3,4(r2)
         
         /* enable the RX_READY interrupt */
         alt_avalon_i2c_int_enable(i2c_dev,ALT_AVALON_I2C_ISER_RX_READY_EN_MSK);
 8013aa4:	01400084 	movi	r5,2
 8013aa8:	e13ffb17 	ldw	r4,-20(fp)
 8013aac:	8013c080 	call	8013c08 <alt_avalon_i2c_int_enable>
       }
    }

    return status;
 8013ab0:	e0bff717 	ldw	r2,-36(fp)
}
 8013ab4:	e037883a 	mov	sp,fp
 8013ab8:	dfc00117 	ldw	ra,4(sp)
 8013abc:	df000017 	ldw	fp,0(sp)
 8013ac0:	dec00204 	addi	sp,sp,8
 8013ac4:	f800283a 	ret

08013ac8 <alt_avalon_i2c_int_status_get>:

/* Returns the current I2C controller interrupt status conditions. */
void alt_avalon_i2c_int_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                       alt_u32 *status)
{
 8013ac8:	defffd04 	addi	sp,sp,-12
 8013acc:	df000215 	stw	fp,8(sp)
 8013ad0:	df000204 	addi	fp,sp,8
 8013ad4:	e13ffe15 	stw	r4,-8(fp)
 8013ad8:	e17fff15 	stw	r5,-4(fp)
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base) & IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base);
 8013adc:	e0bffe17 	ldw	r2,-8(fp)
 8013ae0:	10800317 	ldw	r2,12(r2)
 8013ae4:	10800404 	addi	r2,r2,16
 8013ae8:	10c00037 	ldwio	r3,0(r2)
 8013aec:	e0bffe17 	ldw	r2,-8(fp)
 8013af0:	10800317 	ldw	r2,12(r2)
 8013af4:	10800304 	addi	r2,r2,12
 8013af8:	10800037 	ldwio	r2,0(r2)
 8013afc:	1884703a 	and	r2,r3,r2
 8013b00:	1007883a 	mov	r3,r2
 8013b04:	e0bfff17 	ldw	r2,-4(fp)
 8013b08:	10c00015 	stw	r3,0(r2)
}
 8013b0c:	0001883a 	nop
 8013b10:	e037883a 	mov	sp,fp
 8013b14:	df000017 	ldw	fp,0(sp)
 8013b18:	dec00104 	addi	sp,sp,4
 8013b1c:	f800283a 	ret

08013b20 <alt_avalon_i2c_int_raw_status_get>:

/*Returns the I2C controller raw interrupt status conditions irrespective of
 * the interrupt status condition enablement state. */
void alt_avalon_i2c_int_raw_status_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                           alt_u32 *status)
{
 8013b20:	defffd04 	addi	sp,sp,-12
 8013b24:	df000215 	stw	fp,8(sp)
 8013b28:	df000204 	addi	fp,sp,8
 8013b2c:	e13ffe15 	stw	r4,-8(fp)
 8013b30:	e17fff15 	stw	r5,-4(fp)
    *status = IORD_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base);
 8013b34:	e0bffe17 	ldw	r2,-8(fp)
 8013b38:	10800317 	ldw	r2,12(r2)
 8013b3c:	10800404 	addi	r2,r2,16
 8013b40:	10800037 	ldwio	r2,0(r2)
 8013b44:	1007883a 	mov	r3,r2
 8013b48:	e0bfff17 	ldw	r2,-4(fp)
 8013b4c:	10c00015 	stw	r3,0(r2)
}
 8013b50:	0001883a 	nop
 8013b54:	e037883a 	mov	sp,fp
 8013b58:	df000017 	ldw	fp,0(sp)
 8013b5c:	dec00104 	addi	sp,sp,4
 8013b60:	f800283a 	ret

08013b64 <alt_avalon_i2c_int_clear>:

/*Clears the specified I2C controller interrupt status conditions identified
 * in the mask. */
void alt_avalon_i2c_int_clear(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
 8013b64:	defffd04 	addi	sp,sp,-12
 8013b68:	df000215 	stw	fp,8(sp)
 8013b6c:	df000204 	addi	fp,sp,8
 8013b70:	e13ffe15 	stw	r4,-8(fp)
 8013b74:	e17fff15 	stw	r5,-4(fp)
    IOWR_ALT_AVALON_I2C_ISR(i2c_dev->i2c_base,mask);
 8013b78:	e0bffe17 	ldw	r2,-8(fp)
 8013b7c:	10800317 	ldw	r2,12(r2)
 8013b80:	10800404 	addi	r2,r2,16
 8013b84:	e0ffff17 	ldw	r3,-4(fp)
 8013b88:	10c00035 	stwio	r3,0(r2)
}
 8013b8c:	0001883a 	nop
 8013b90:	e037883a 	mov	sp,fp
 8013b94:	df000017 	ldw	fp,0(sp)
 8013b98:	dec00104 	addi	sp,sp,4
 8013b9c:	f800283a 	ret

08013ba0 <alt_avalon_i2c_int_disable>:

/*Disable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_disable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
 8013ba0:	defffb04 	addi	sp,sp,-20
 8013ba4:	dfc00415 	stw	ra,16(sp)
 8013ba8:	df000315 	stw	fp,12(sp)
 8013bac:	df000304 	addi	fp,sp,12
 8013bb0:	e13ffe15 	stw	r4,-8(fp)
 8013bb4:	e17fff15 	stw	r5,-4(fp)
   alt_u32 enabled_ints;
    
   alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
 8013bb8:	e17ffd04 	addi	r5,fp,-12
 8013bbc:	e13ffe17 	ldw	r4,-8(fp)
 8013bc0:	8013c6c0 	call	8013c6c <alt_avalon_i2c_enabled_ints_get>
   enabled_ints &=  (~mask);
 8013bc4:	e0bfff17 	ldw	r2,-4(fp)
 8013bc8:	0086303a 	nor	r3,zero,r2
 8013bcc:	e0bffd17 	ldw	r2,-12(fp)
 8013bd0:	1884703a 	and	r2,r3,r2
 8013bd4:	e0bffd15 	stw	r2,-12(fp)
   IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
 8013bd8:	e0bffe17 	ldw	r2,-8(fp)
 8013bdc:	10800317 	ldw	r2,12(r2)
 8013be0:	10800304 	addi	r2,r2,12
 8013be4:	e0fffd17 	ldw	r3,-12(fp)
 8013be8:	18c007cc 	andi	r3,r3,31
 8013bec:	10c00035 	stwio	r3,0(r2)
}
 8013bf0:	0001883a 	nop
 8013bf4:	e037883a 	mov	sp,fp
 8013bf8:	dfc00117 	ldw	ra,4(sp)
 8013bfc:	df000017 	ldw	fp,0(sp)
 8013c00:	dec00204 	addi	sp,sp,8
 8013c04:	f800283a 	ret

08013c08 <alt_avalon_i2c_int_enable>:

/*Enable the specified I2C controller interrupt status conditions identified in
 * the mask. */
void alt_avalon_i2c_int_enable(ALT_AVALON_I2C_DEV_t *i2c_dev, const alt_u32 mask)
{
 8013c08:	defffb04 	addi	sp,sp,-20
 8013c0c:	dfc00415 	stw	ra,16(sp)
 8013c10:	df000315 	stw	fp,12(sp)
 8013c14:	df000304 	addi	fp,sp,12
 8013c18:	e13ffe15 	stw	r4,-8(fp)
 8013c1c:	e17fff15 	stw	r5,-4(fp)
    alt_u32 enabled_ints;
    
    alt_avalon_i2c_enabled_ints_get(i2c_dev,&enabled_ints);
 8013c20:	e17ffd04 	addi	r5,fp,-12
 8013c24:	e13ffe17 	ldw	r4,-8(fp)
 8013c28:	8013c6c0 	call	8013c6c <alt_avalon_i2c_enabled_ints_get>
    enabled_ints |= mask;
 8013c2c:	e0fffd17 	ldw	r3,-12(fp)
 8013c30:	e0bfff17 	ldw	r2,-4(fp)
 8013c34:	1884b03a 	or	r2,r3,r2
 8013c38:	e0bffd15 	stw	r2,-12(fp)
    IOWR_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base,ALT_AVALON_I2C_ISR_ALLINTS_MSK & enabled_ints);
 8013c3c:	e0bffe17 	ldw	r2,-8(fp)
 8013c40:	10800317 	ldw	r2,12(r2)
 8013c44:	10800304 	addi	r2,r2,12
 8013c48:	e0fffd17 	ldw	r3,-12(fp)
 8013c4c:	18c007cc 	andi	r3,r3,31
 8013c50:	10c00035 	stwio	r3,0(r2)
}
 8013c54:	0001883a 	nop
 8013c58:	e037883a 	mov	sp,fp
 8013c5c:	dfc00117 	ldw	ra,4(sp)
 8013c60:	df000017 	ldw	fp,0(sp)
 8013c64:	dec00204 	addi	sp,sp,8
 8013c68:	f800283a 	ret

08013c6c <alt_avalon_i2c_enabled_ints_get>:

/*gets the enabled i2c interrupts. */
void alt_avalon_i2c_enabled_ints_get(ALT_AVALON_I2C_DEV_t *i2c_dev, alt_u32 * enabled_ints)
{
 8013c6c:	defffd04 	addi	sp,sp,-12
 8013c70:	df000215 	stw	fp,8(sp)
 8013c74:	df000204 	addi	fp,sp,8
 8013c78:	e13ffe15 	stw	r4,-8(fp)
 8013c7c:	e17fff15 	stw	r5,-4(fp)
    *enabled_ints=IORD_ALT_AVALON_I2C_ISER(i2c_dev->i2c_base) & ALT_AVALON_I2C_ISR_ALLINTS_MSK;
 8013c80:	e0bffe17 	ldw	r2,-8(fp)
 8013c84:	10800317 	ldw	r2,12(r2)
 8013c88:	10800304 	addi	r2,r2,12
 8013c8c:	10800037 	ldwio	r2,0(r2)
 8013c90:	10c007cc 	andi	r3,r2,31
 8013c94:	e0bfff17 	ldw	r2,-4(fp)
 8013c98:	10c00015 	stw	r3,0(r2)
}
 8013c9c:	0001883a 	nop
 8013ca0:	e037883a 	mov	sp,fp
 8013ca4:	df000017 	ldw	fp,0(sp)
 8013ca8:	dec00104 	addi	sp,sp,4
 8013cac:	f800283a 	ret

08013cb0 <alt_avalon_i2c_rx_fifo_threshold_get>:

/*Gets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t *threshold)
{
 8013cb0:	defffd04 	addi	sp,sp,-12
 8013cb4:	df000215 	stw	fp,8(sp)
 8013cb8:	df000204 	addi	fp,sp,8
 8013cbc:	e13ffe15 	stw	r4,-8(fp)
 8013cc0:	e17fff15 	stw	r5,-4(fp)
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK) >>  ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST;
 8013cc4:	e0bffe17 	ldw	r2,-8(fp)
 8013cc8:	10800317 	ldw	r2,12(r2)
 8013ccc:	10800204 	addi	r2,r2,8
 8013cd0:	10800037 	ldwio	r2,0(r2)
 8013cd4:	10800c0c 	andi	r2,r2,48
 8013cd8:	1005d13a 	srai	r2,r2,4
 8013cdc:	1007883a 	mov	r3,r2
 8013ce0:	e0bfff17 	ldw	r2,-4(fp)
 8013ce4:	10c00015 	stw	r3,0(r2)
}
 8013ce8:	0001883a 	nop
 8013cec:	e037883a 	mov	sp,fp
 8013cf0:	df000017 	ldw	fp,0(sp)
 8013cf4:	dec00104 	addi	sp,sp,4
 8013cf8:	f800283a 	ret

08013cfc <alt_avalon_i2c_rx_fifo_threshold_set>:

/*sets the current receive FIFO threshold level value. */
void alt_avalon_i2c_rx_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_RX_DATA_FIFO_THRESHOLD_t threshold)
{
 8013cfc:	defffd04 	addi	sp,sp,-12
 8013d00:	df000215 	stw	fp,8(sp)
 8013d04:	df000204 	addi	fp,sp,8
 8013d08:	e13ffe15 	stw	r4,-8(fp)
 8013d0c:	e17fff15 	stw	r5,-4(fp)
    IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_RX_DATA_FIFO_THD_MSK);
 8013d10:	e0bffe17 	ldw	r2,-8(fp)
 8013d14:	10800317 	ldw	r2,12(r2)
 8013d18:	10800204 	addi	r2,r2,8
 8013d1c:	e0fffe17 	ldw	r3,-8(fp)
 8013d20:	18c00317 	ldw	r3,12(r3)
 8013d24:	18c00204 	addi	r3,r3,8
 8013d28:	18c00037 	ldwio	r3,0(r3)
 8013d2c:	1809883a 	mov	r4,r3
 8013d30:	00fff3c4 	movi	r3,-49
 8013d34:	20c8703a 	and	r4,r4,r3
 8013d38:	e0ffff17 	ldw	r3,-4(fp)
 8013d3c:	1806913a 	slli	r3,r3,4
 8013d40:	18c00c0c 	andi	r3,r3,48
 8013d44:	20c6b03a 	or	r3,r4,r3
 8013d48:	10c00035 	stwio	r3,0(r2)
}
 8013d4c:	0001883a 	nop
 8013d50:	e037883a 	mov	sp,fp
 8013d54:	df000017 	ldw	fp,0(sp)
 8013d58:	dec00104 	addi	sp,sp,4
 8013d5c:	f800283a 	ret

08013d60 <alt_avalon_i2c_tfr_cmd_fifo_threshold_get>:

/*Gets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_get(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t *threshold)
{
 8013d60:	defffd04 	addi	sp,sp,-12
 8013d64:	df000215 	stw	fp,8(sp)
 8013d68:	df000204 	addi	fp,sp,8
 8013d6c:	e13ffe15 	stw	r4,-8(fp)
 8013d70:	e17fff15 	stw	r5,-4(fp)
    *threshold = (IORD_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base) & ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK) >> ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST;
 8013d74:	e0bffe17 	ldw	r2,-8(fp)
 8013d78:	10800317 	ldw	r2,12(r2)
 8013d7c:	10800204 	addi	r2,r2,8
 8013d80:	10800037 	ldwio	r2,0(r2)
 8013d84:	1080030c 	andi	r2,r2,12
 8013d88:	1005d0ba 	srai	r2,r2,2
 8013d8c:	1007883a 	mov	r3,r2
 8013d90:	e0bfff17 	ldw	r2,-4(fp)
 8013d94:	10c00015 	stw	r3,0(r2)
}
 8013d98:	0001883a 	nop
 8013d9c:	e037883a 	mov	sp,fp
 8013da0:	df000017 	ldw	fp,0(sp)
 8013da4:	dec00104 	addi	sp,sp,4
 8013da8:	f800283a 	ret

08013dac <alt_avalon_i2c_tfr_cmd_fifo_threshold_set>:

/*Sets the current Transfer Command FIFO threshold level value.*/
void alt_avalon_i2c_tfr_cmd_fifo_threshold_set(ALT_AVALON_I2C_DEV_t *i2c_dev,
                                              const ALT_AVALON_I2C_TFR_CMD_FIFO_THRESHOLD_t threshold)
{
 8013dac:	defffd04 	addi	sp,sp,-12
 8013db0:	df000215 	stw	fp,8(sp)
 8013db4:	df000204 	addi	fp,sp,8
 8013db8:	e13ffe15 	stw	r4,-8(fp)
 8013dbc:	e17fff15 	stw	r5,-4(fp)
  IORMW_ALT_AVALON_I2C_CTRL(i2c_dev->i2c_base,threshold << ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_OFST,ALT_AVALON_I2C_CTRL_TFR_CMD_FIFO_THD_MSK);
 8013dc0:	e0bffe17 	ldw	r2,-8(fp)
 8013dc4:	10800317 	ldw	r2,12(r2)
 8013dc8:	10c00204 	addi	r3,r2,8
 8013dcc:	e0bffe17 	ldw	r2,-8(fp)
 8013dd0:	10800317 	ldw	r2,12(r2)
 8013dd4:	10800204 	addi	r2,r2,8
 8013dd8:	10800037 	ldwio	r2,0(r2)
 8013ddc:	1009883a 	mov	r4,r2
 8013de0:	00bffcc4 	movi	r2,-13
 8013de4:	2088703a 	and	r4,r4,r2
 8013de8:	e0bfff17 	ldw	r2,-4(fp)
 8013dec:	1085883a 	add	r2,r2,r2
 8013df0:	1085883a 	add	r2,r2,r2
 8013df4:	1080030c 	andi	r2,r2,12
 8013df8:	2084b03a 	or	r2,r4,r2
 8013dfc:	18800035 	stwio	r2,0(r3)
}
 8013e00:	0001883a 	nop
 8013e04:	e037883a 	mov	sp,fp
 8013e08:	df000017 	ldw	fp,0(sp)
 8013e0c:	dec00104 	addi	sp,sp,4
 8013e10:	f800283a 	ret

08013e14 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 8013e14:	defffa04 	addi	sp,sp,-24
 8013e18:	dfc00515 	stw	ra,20(sp)
 8013e1c:	df000415 	stw	fp,16(sp)
 8013e20:	df000404 	addi	fp,sp,16
 8013e24:	e13ffd15 	stw	r4,-12(fp)
 8013e28:	e17ffe15 	stw	r5,-8(fp)
 8013e2c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 8013e30:	e0bffd17 	ldw	r2,-12(fp)
 8013e34:	10800017 	ldw	r2,0(r2)
 8013e38:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 8013e3c:	e0bffc17 	ldw	r2,-16(fp)
 8013e40:	10c00a04 	addi	r3,r2,40
 8013e44:	e0bffd17 	ldw	r2,-12(fp)
 8013e48:	10800217 	ldw	r2,8(r2)
 8013e4c:	100f883a 	mov	r7,r2
 8013e50:	e1bfff17 	ldw	r6,-4(fp)
 8013e54:	e17ffe17 	ldw	r5,-8(fp)
 8013e58:	1809883a 	mov	r4,r3
 8013e5c:	801443c0 	call	801443c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 8013e60:	e037883a 	mov	sp,fp
 8013e64:	dfc00117 	ldw	ra,4(sp)
 8013e68:	df000017 	ldw	fp,0(sp)
 8013e6c:	dec00204 	addi	sp,sp,8
 8013e70:	f800283a 	ret

08013e74 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 8013e74:	defffa04 	addi	sp,sp,-24
 8013e78:	dfc00515 	stw	ra,20(sp)
 8013e7c:	df000415 	stw	fp,16(sp)
 8013e80:	df000404 	addi	fp,sp,16
 8013e84:	e13ffd15 	stw	r4,-12(fp)
 8013e88:	e17ffe15 	stw	r5,-8(fp)
 8013e8c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 8013e90:	e0bffd17 	ldw	r2,-12(fp)
 8013e94:	10800017 	ldw	r2,0(r2)
 8013e98:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 8013e9c:	e0bffc17 	ldw	r2,-16(fp)
 8013ea0:	10c00a04 	addi	r3,r2,40
 8013ea4:	e0bffd17 	ldw	r2,-12(fp)
 8013ea8:	10800217 	ldw	r2,8(r2)
 8013eac:	100f883a 	mov	r7,r2
 8013eb0:	e1bfff17 	ldw	r6,-4(fp)
 8013eb4:	e17ffe17 	ldw	r5,-8(fp)
 8013eb8:	1809883a 	mov	r4,r3
 8013ebc:	80146580 	call	8014658 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 8013ec0:	e037883a 	mov	sp,fp
 8013ec4:	dfc00117 	ldw	ra,4(sp)
 8013ec8:	df000017 	ldw	fp,0(sp)
 8013ecc:	dec00204 	addi	sp,sp,8
 8013ed0:	f800283a 	ret

08013ed4 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 8013ed4:	defffc04 	addi	sp,sp,-16
 8013ed8:	dfc00315 	stw	ra,12(sp)
 8013edc:	df000215 	stw	fp,8(sp)
 8013ee0:	df000204 	addi	fp,sp,8
 8013ee4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 8013ee8:	e0bfff17 	ldw	r2,-4(fp)
 8013eec:	10800017 	ldw	r2,0(r2)
 8013ef0:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 8013ef4:	e0bffe17 	ldw	r2,-8(fp)
 8013ef8:	10c00a04 	addi	r3,r2,40
 8013efc:	e0bfff17 	ldw	r2,-4(fp)
 8013f00:	10800217 	ldw	r2,8(r2)
 8013f04:	100b883a 	mov	r5,r2
 8013f08:	1809883a 	mov	r4,r3
 8013f0c:	80142e40 	call	80142e4 <altera_avalon_jtag_uart_close>
}
 8013f10:	e037883a 	mov	sp,fp
 8013f14:	dfc00117 	ldw	ra,4(sp)
 8013f18:	df000017 	ldw	fp,0(sp)
 8013f1c:	dec00204 	addi	sp,sp,8
 8013f20:	f800283a 	ret

08013f24 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 8013f24:	defffa04 	addi	sp,sp,-24
 8013f28:	dfc00515 	stw	ra,20(sp)
 8013f2c:	df000415 	stw	fp,16(sp)
 8013f30:	df000404 	addi	fp,sp,16
 8013f34:	e13ffd15 	stw	r4,-12(fp)
 8013f38:	e17ffe15 	stw	r5,-8(fp)
 8013f3c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 8013f40:	e0bffd17 	ldw	r2,-12(fp)
 8013f44:	10800017 	ldw	r2,0(r2)
 8013f48:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 8013f4c:	e0bffc17 	ldw	r2,-16(fp)
 8013f50:	10800a04 	addi	r2,r2,40
 8013f54:	e1bfff17 	ldw	r6,-4(fp)
 8013f58:	e17ffe17 	ldw	r5,-8(fp)
 8013f5c:	1009883a 	mov	r4,r2
 8013f60:	801434c0 	call	801434c <altera_avalon_jtag_uart_ioctl>
}
 8013f64:	e037883a 	mov	sp,fp
 8013f68:	dfc00117 	ldw	ra,4(sp)
 8013f6c:	df000017 	ldw	fp,0(sp)
 8013f70:	dec00204 	addi	sp,sp,8
 8013f74:	f800283a 	ret

08013f78 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 8013f78:	defffa04 	addi	sp,sp,-24
 8013f7c:	dfc00515 	stw	ra,20(sp)
 8013f80:	df000415 	stw	fp,16(sp)
 8013f84:	df000404 	addi	fp,sp,16
 8013f88:	e13ffd15 	stw	r4,-12(fp)
 8013f8c:	e17ffe15 	stw	r5,-8(fp)
 8013f90:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 8013f94:	e0bffd17 	ldw	r2,-12(fp)
 8013f98:	00c00044 	movi	r3,1
 8013f9c:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 8013fa0:	e0bffd17 	ldw	r2,-12(fp)
 8013fa4:	10800017 	ldw	r2,0(r2)
 8013fa8:	10800104 	addi	r2,r2,4
 8013fac:	1007883a 	mov	r3,r2
 8013fb0:	e0bffd17 	ldw	r2,-12(fp)
 8013fb4:	10800817 	ldw	r2,32(r2)
 8013fb8:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 8013fbc:	e0bffe17 	ldw	r2,-8(fp)
 8013fc0:	e0ffff17 	ldw	r3,-4(fp)
 8013fc4:	d8000015 	stw	zero,0(sp)
 8013fc8:	e1fffd17 	ldw	r7,-12(fp)
 8013fcc:	01820074 	movhi	r6,2049
 8013fd0:	31900e04 	addi	r6,r6,16440
 8013fd4:	180b883a 	mov	r5,r3
 8013fd8:	1009883a 	mov	r4,r2
 8013fdc:	8014eb00 	call	8014eb0 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 8013fe0:	e0bffd17 	ldw	r2,-12(fp)
 8013fe4:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 8013fe8:	e0bffd17 	ldw	r2,-12(fp)
 8013fec:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 8013ff0:	d0e4e717 	ldw	r3,-27748(gp)
 8013ff4:	e1fffd17 	ldw	r7,-12(fp)
 8013ff8:	01820074 	movhi	r6,2049
 8013ffc:	31909104 	addi	r6,r6,16964
 8014000:	180b883a 	mov	r5,r3
 8014004:	1009883a 	mov	r4,r2
 8014008:	801487c0 	call	801487c <alt_alarm_start>
 801400c:	1000040e 	bge	r2,zero,8014020 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 8014010:	e0fffd17 	ldw	r3,-12(fp)
 8014014:	00a00034 	movhi	r2,32768
 8014018:	10bfffc4 	addi	r2,r2,-1
 801401c:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 8014020:	0001883a 	nop
 8014024:	e037883a 	mov	sp,fp
 8014028:	dfc00117 	ldw	ra,4(sp)
 801402c:	df000017 	ldw	fp,0(sp)
 8014030:	dec00204 	addi	sp,sp,8
 8014034:	f800283a 	ret

08014038 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 8014038:	defff804 	addi	sp,sp,-32
 801403c:	df000715 	stw	fp,28(sp)
 8014040:	df000704 	addi	fp,sp,28
 8014044:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 8014048:	e0bfff17 	ldw	r2,-4(fp)
 801404c:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
 8014050:	e0bffb17 	ldw	r2,-20(fp)
 8014054:	10800017 	ldw	r2,0(r2)
 8014058:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 801405c:	e0bffc17 	ldw	r2,-16(fp)
 8014060:	10800104 	addi	r2,r2,4
 8014064:	10800037 	ldwio	r2,0(r2)
 8014068:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 801406c:	e0bffd17 	ldw	r2,-12(fp)
 8014070:	1080c00c 	andi	r2,r2,768
 8014074:	10006d26 	beq	r2,zero,801422c <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 8014078:	e0bffd17 	ldw	r2,-12(fp)
 801407c:	1080400c 	andi	r2,r2,256
 8014080:	10003526 	beq	r2,zero,8014158 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 8014084:	00800074 	movhi	r2,1
 8014088:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 801408c:	e0bffb17 	ldw	r2,-20(fp)
 8014090:	10800a17 	ldw	r2,40(r2)
 8014094:	10800044 	addi	r2,r2,1
 8014098:	1081ffcc 	andi	r2,r2,2047
 801409c:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
 80140a0:	e0bffb17 	ldw	r2,-20(fp)
 80140a4:	10c00b17 	ldw	r3,44(r2)
 80140a8:	e0bffe17 	ldw	r2,-8(fp)
 80140ac:	18801526 	beq	r3,r2,8014104 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 80140b0:	e0bffc17 	ldw	r2,-16(fp)
 80140b4:	10800037 	ldwio	r2,0(r2)
 80140b8:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 80140bc:	e0bff917 	ldw	r2,-28(fp)
 80140c0:	10a0000c 	andi	r2,r2,32768
 80140c4:	10001126 	beq	r2,zero,801410c <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 80140c8:	e0bffb17 	ldw	r2,-20(fp)
 80140cc:	10800a17 	ldw	r2,40(r2)
 80140d0:	e0fff917 	ldw	r3,-28(fp)
 80140d4:	1809883a 	mov	r4,r3
 80140d8:	e0fffb17 	ldw	r3,-20(fp)
 80140dc:	1885883a 	add	r2,r3,r2
 80140e0:	10800e04 	addi	r2,r2,56
 80140e4:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 80140e8:	e0bffb17 	ldw	r2,-20(fp)
 80140ec:	10800a17 	ldw	r2,40(r2)
 80140f0:	10800044 	addi	r2,r2,1
 80140f4:	10c1ffcc 	andi	r3,r2,2047
 80140f8:	e0bffb17 	ldw	r2,-20(fp)
 80140fc:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 8014100:	003fe206 	br	801408c <__alt_data_end+0xffff468c>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
 8014104:	0001883a 	nop
 8014108:	00000106 	br	8014110 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
 801410c:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 8014110:	e0bff917 	ldw	r2,-28(fp)
 8014114:	10bfffec 	andhi	r2,r2,65535
 8014118:	10000f26 	beq	r2,zero,8014158 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 801411c:	e0bffb17 	ldw	r2,-20(fp)
 8014120:	10c00817 	ldw	r3,32(r2)
 8014124:	00bfff84 	movi	r2,-2
 8014128:	1886703a 	and	r3,r3,r2
 801412c:	e0bffb17 	ldw	r2,-20(fp)
 8014130:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 8014134:	e0bffc17 	ldw	r2,-16(fp)
 8014138:	10800104 	addi	r2,r2,4
 801413c:	1007883a 	mov	r3,r2
 8014140:	e0bffb17 	ldw	r2,-20(fp)
 8014144:	10800817 	ldw	r2,32(r2)
 8014148:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 801414c:	e0bffc17 	ldw	r2,-16(fp)
 8014150:	10800104 	addi	r2,r2,4
 8014154:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 8014158:	e0bffd17 	ldw	r2,-12(fp)
 801415c:	1080800c 	andi	r2,r2,512
 8014160:	103fbe26 	beq	r2,zero,801405c <__alt_data_end+0xffff465c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 8014164:	e0bffd17 	ldw	r2,-12(fp)
 8014168:	1004d43a 	srli	r2,r2,16
 801416c:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 8014170:	00001406 	br	80141c4 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 8014174:	e0bffc17 	ldw	r2,-16(fp)
 8014178:	e0fffb17 	ldw	r3,-20(fp)
 801417c:	18c00d17 	ldw	r3,52(r3)
 8014180:	e13ffb17 	ldw	r4,-20(fp)
 8014184:	20c7883a 	add	r3,r4,r3
 8014188:	18c20e04 	addi	r3,r3,2104
 801418c:	18c00003 	ldbu	r3,0(r3)
 8014190:	18c03fcc 	andi	r3,r3,255
 8014194:	18c0201c 	xori	r3,r3,128
 8014198:	18ffe004 	addi	r3,r3,-128
 801419c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 80141a0:	e0bffb17 	ldw	r2,-20(fp)
 80141a4:	10800d17 	ldw	r2,52(r2)
 80141a8:	10800044 	addi	r2,r2,1
 80141ac:	10c1ffcc 	andi	r3,r2,2047
 80141b0:	e0bffb17 	ldw	r2,-20(fp)
 80141b4:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 80141b8:	e0bffa17 	ldw	r2,-24(fp)
 80141bc:	10bfffc4 	addi	r2,r2,-1
 80141c0:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 80141c4:	e0bffa17 	ldw	r2,-24(fp)
 80141c8:	10000526 	beq	r2,zero,80141e0 <altera_avalon_jtag_uart_irq+0x1a8>
 80141cc:	e0bffb17 	ldw	r2,-20(fp)
 80141d0:	10c00d17 	ldw	r3,52(r2)
 80141d4:	e0bffb17 	ldw	r2,-20(fp)
 80141d8:	10800c17 	ldw	r2,48(r2)
 80141dc:	18bfe51e 	bne	r3,r2,8014174 <__alt_data_end+0xffff4774>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 80141e0:	e0bffa17 	ldw	r2,-24(fp)
 80141e4:	103f9d26 	beq	r2,zero,801405c <__alt_data_end+0xffff465c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 80141e8:	e0bffb17 	ldw	r2,-20(fp)
 80141ec:	10c00817 	ldw	r3,32(r2)
 80141f0:	00bfff44 	movi	r2,-3
 80141f4:	1886703a 	and	r3,r3,r2
 80141f8:	e0bffb17 	ldw	r2,-20(fp)
 80141fc:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 8014200:	e0bffb17 	ldw	r2,-20(fp)
 8014204:	10800017 	ldw	r2,0(r2)
 8014208:	10800104 	addi	r2,r2,4
 801420c:	1007883a 	mov	r3,r2
 8014210:	e0bffb17 	ldw	r2,-20(fp)
 8014214:	10800817 	ldw	r2,32(r2)
 8014218:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 801421c:	e0bffc17 	ldw	r2,-16(fp)
 8014220:	10800104 	addi	r2,r2,4
 8014224:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 8014228:	003f8c06 	br	801405c <__alt_data_end+0xffff465c>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
 801422c:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
 8014230:	0001883a 	nop
 8014234:	e037883a 	mov	sp,fp
 8014238:	df000017 	ldw	fp,0(sp)
 801423c:	dec00104 	addi	sp,sp,4
 8014240:	f800283a 	ret

08014244 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 8014244:	defff804 	addi	sp,sp,-32
 8014248:	df000715 	stw	fp,28(sp)
 801424c:	df000704 	addi	fp,sp,28
 8014250:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 8014254:	e0bffb17 	ldw	r2,-20(fp)
 8014258:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 801425c:	e0bff917 	ldw	r2,-28(fp)
 8014260:	10800017 	ldw	r2,0(r2)
 8014264:	10800104 	addi	r2,r2,4
 8014268:	10800037 	ldwio	r2,0(r2)
 801426c:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 8014270:	e0bffa17 	ldw	r2,-24(fp)
 8014274:	1081000c 	andi	r2,r2,1024
 8014278:	10000b26 	beq	r2,zero,80142a8 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 801427c:	e0bff917 	ldw	r2,-28(fp)
 8014280:	10800017 	ldw	r2,0(r2)
 8014284:	10800104 	addi	r2,r2,4
 8014288:	1007883a 	mov	r3,r2
 801428c:	e0bff917 	ldw	r2,-28(fp)
 8014290:	10800817 	ldw	r2,32(r2)
 8014294:	10810014 	ori	r2,r2,1024
 8014298:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
 801429c:	e0bff917 	ldw	r2,-28(fp)
 80142a0:	10000915 	stw	zero,36(r2)
 80142a4:	00000a06 	br	80142d0 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 80142a8:	e0bff917 	ldw	r2,-28(fp)
 80142ac:	10c00917 	ldw	r3,36(r2)
 80142b0:	00a00034 	movhi	r2,32768
 80142b4:	10bfff04 	addi	r2,r2,-4
 80142b8:	10c00536 	bltu	r2,r3,80142d0 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
 80142bc:	e0bff917 	ldw	r2,-28(fp)
 80142c0:	10800917 	ldw	r2,36(r2)
 80142c4:	10c00044 	addi	r3,r2,1
 80142c8:	e0bff917 	ldw	r2,-28(fp)
 80142cc:	10c00915 	stw	r3,36(r2)
 80142d0:	d0a4e717 	ldw	r2,-27748(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 80142d4:	e037883a 	mov	sp,fp
 80142d8:	df000017 	ldw	fp,0(sp)
 80142dc:	dec00104 	addi	sp,sp,4
 80142e0:	f800283a 	ret

080142e4 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 80142e4:	defffd04 	addi	sp,sp,-12
 80142e8:	df000215 	stw	fp,8(sp)
 80142ec:	df000204 	addi	fp,sp,8
 80142f0:	e13ffe15 	stw	r4,-8(fp)
 80142f4:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 80142f8:	00000506 	br	8014310 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
 80142fc:	e0bfff17 	ldw	r2,-4(fp)
 8014300:	1090000c 	andi	r2,r2,16384
 8014304:	10000226 	beq	r2,zero,8014310 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
 8014308:	00bffd44 	movi	r2,-11
 801430c:	00000b06 	br	801433c <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 8014310:	e0bffe17 	ldw	r2,-8(fp)
 8014314:	10c00d17 	ldw	r3,52(r2)
 8014318:	e0bffe17 	ldw	r2,-8(fp)
 801431c:	10800c17 	ldw	r2,48(r2)
 8014320:	18800526 	beq	r3,r2,8014338 <altera_avalon_jtag_uart_close+0x54>
 8014324:	e0bffe17 	ldw	r2,-8(fp)
 8014328:	10c00917 	ldw	r3,36(r2)
 801432c:	e0bffe17 	ldw	r2,-8(fp)
 8014330:	10800117 	ldw	r2,4(r2)
 8014334:	18bff136 	bltu	r3,r2,80142fc <__alt_data_end+0xffff48fc>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 8014338:	0005883a 	mov	r2,zero
}
 801433c:	e037883a 	mov	sp,fp
 8014340:	df000017 	ldw	fp,0(sp)
 8014344:	dec00104 	addi	sp,sp,4
 8014348:	f800283a 	ret

0801434c <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 801434c:	defffa04 	addi	sp,sp,-24
 8014350:	df000515 	stw	fp,20(sp)
 8014354:	df000504 	addi	fp,sp,20
 8014358:	e13ffd15 	stw	r4,-12(fp)
 801435c:	e17ffe15 	stw	r5,-8(fp)
 8014360:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
 8014364:	00bff9c4 	movi	r2,-25
 8014368:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
 801436c:	e0bffe17 	ldw	r2,-8(fp)
 8014370:	10da8060 	cmpeqi	r3,r2,27137
 8014374:	1800031e 	bne	r3,zero,8014384 <altera_avalon_jtag_uart_ioctl+0x38>
 8014378:	109a80a0 	cmpeqi	r2,r2,27138
 801437c:	1000181e 	bne	r2,zero,80143e0 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
 8014380:	00002906 	br	8014428 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 8014384:	e0bffd17 	ldw	r2,-12(fp)
 8014388:	10c00117 	ldw	r3,4(r2)
 801438c:	00a00034 	movhi	r2,32768
 8014390:	10bfffc4 	addi	r2,r2,-1
 8014394:	18802126 	beq	r3,r2,801441c <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
 8014398:	e0bfff17 	ldw	r2,-4(fp)
 801439c:	10800017 	ldw	r2,0(r2)
 80143a0:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 80143a4:	e0bffc17 	ldw	r2,-16(fp)
 80143a8:	10800090 	cmplti	r2,r2,2
 80143ac:	1000061e 	bne	r2,zero,80143c8 <altera_avalon_jtag_uart_ioctl+0x7c>
 80143b0:	e0fffc17 	ldw	r3,-16(fp)
 80143b4:	00a00034 	movhi	r2,32768
 80143b8:	10bfffc4 	addi	r2,r2,-1
 80143bc:	18800226 	beq	r3,r2,80143c8 <altera_avalon_jtag_uart_ioctl+0x7c>
 80143c0:	e0bffc17 	ldw	r2,-16(fp)
 80143c4:	00000206 	br	80143d0 <altera_avalon_jtag_uart_ioctl+0x84>
 80143c8:	00a00034 	movhi	r2,32768
 80143cc:	10bfff84 	addi	r2,r2,-2
 80143d0:	e0fffd17 	ldw	r3,-12(fp)
 80143d4:	18800115 	stw	r2,4(r3)
      rc = 0;
 80143d8:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 80143dc:	00000f06 	br	801441c <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 80143e0:	e0bffd17 	ldw	r2,-12(fp)
 80143e4:	10c00117 	ldw	r3,4(r2)
 80143e8:	00a00034 	movhi	r2,32768
 80143ec:	10bfffc4 	addi	r2,r2,-1
 80143f0:	18800c26 	beq	r3,r2,8014424 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 80143f4:	e0bffd17 	ldw	r2,-12(fp)
 80143f8:	10c00917 	ldw	r3,36(r2)
 80143fc:	e0bffd17 	ldw	r2,-12(fp)
 8014400:	10800117 	ldw	r2,4(r2)
 8014404:	1885803a 	cmpltu	r2,r3,r2
 8014408:	10c03fcc 	andi	r3,r2,255
 801440c:	e0bfff17 	ldw	r2,-4(fp)
 8014410:	10c00015 	stw	r3,0(r2)
      rc = 0;
 8014414:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
 8014418:	00000206 	br	8014424 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
 801441c:	0001883a 	nop
 8014420:	00000106 	br	8014428 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
 8014424:	0001883a 	nop

  default:
    break;
  }

  return rc;
 8014428:	e0bffb17 	ldw	r2,-20(fp)
}
 801442c:	e037883a 	mov	sp,fp
 8014430:	df000017 	ldw	fp,0(sp)
 8014434:	dec00104 	addi	sp,sp,4
 8014438:	f800283a 	ret

0801443c <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 801443c:	defff304 	addi	sp,sp,-52
 8014440:	dfc00c15 	stw	ra,48(sp)
 8014444:	df000b15 	stw	fp,44(sp)
 8014448:	df000b04 	addi	fp,sp,44
 801444c:	e13ffc15 	stw	r4,-16(fp)
 8014450:	e17ffd15 	stw	r5,-12(fp)
 8014454:	e1bffe15 	stw	r6,-8(fp)
 8014458:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
 801445c:	e0bffd17 	ldw	r2,-12(fp)
 8014460:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 8014464:	00004706 	br	8014584 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 8014468:	e0bffc17 	ldw	r2,-16(fp)
 801446c:	10800a17 	ldw	r2,40(r2)
 8014470:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 8014474:	e0bffc17 	ldw	r2,-16(fp)
 8014478:	10800b17 	ldw	r2,44(r2)
 801447c:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
 8014480:	e0fff717 	ldw	r3,-36(fp)
 8014484:	e0bff817 	ldw	r2,-32(fp)
 8014488:	18800536 	bltu	r3,r2,80144a0 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 801448c:	e0fff717 	ldw	r3,-36(fp)
 8014490:	e0bff817 	ldw	r2,-32(fp)
 8014494:	1885c83a 	sub	r2,r3,r2
 8014498:	e0bff615 	stw	r2,-40(fp)
 801449c:	00000406 	br	80144b0 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 80144a0:	00c20004 	movi	r3,2048
 80144a4:	e0bff817 	ldw	r2,-32(fp)
 80144a8:	1885c83a 	sub	r2,r3,r2
 80144ac:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 80144b0:	e0bff617 	ldw	r2,-40(fp)
 80144b4:	10001e26 	beq	r2,zero,8014530 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
 80144b8:	e0fffe17 	ldw	r3,-8(fp)
 80144bc:	e0bff617 	ldw	r2,-40(fp)
 80144c0:	1880022e 	bgeu	r3,r2,80144cc <altera_avalon_jtag_uart_read+0x90>
        n = space;
 80144c4:	e0bffe17 	ldw	r2,-8(fp)
 80144c8:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 80144cc:	e0bffc17 	ldw	r2,-16(fp)
 80144d0:	10c00e04 	addi	r3,r2,56
 80144d4:	e0bff817 	ldw	r2,-32(fp)
 80144d8:	1885883a 	add	r2,r3,r2
 80144dc:	e1bff617 	ldw	r6,-40(fp)
 80144e0:	100b883a 	mov	r5,r2
 80144e4:	e13ff517 	ldw	r4,-44(fp)
 80144e8:	8015cb40 	call	8015cb4 <memcpy>
      ptr   += n;
 80144ec:	e0fff517 	ldw	r3,-44(fp)
 80144f0:	e0bff617 	ldw	r2,-40(fp)
 80144f4:	1885883a 	add	r2,r3,r2
 80144f8:	e0bff515 	stw	r2,-44(fp)
      space -= n;
 80144fc:	e0fffe17 	ldw	r3,-8(fp)
 8014500:	e0bff617 	ldw	r2,-40(fp)
 8014504:	1885c83a 	sub	r2,r3,r2
 8014508:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 801450c:	e0fff817 	ldw	r3,-32(fp)
 8014510:	e0bff617 	ldw	r2,-40(fp)
 8014514:	1885883a 	add	r2,r3,r2
 8014518:	10c1ffcc 	andi	r3,r2,2047
 801451c:	e0bffc17 	ldw	r2,-16(fp)
 8014520:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 8014524:	e0bffe17 	ldw	r2,-8(fp)
 8014528:	00bfcf16 	blt	zero,r2,8014468 <__alt_data_end+0xffff4a68>
 801452c:	00000106 	br	8014534 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
 8014530:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
 8014534:	e0fff517 	ldw	r3,-44(fp)
 8014538:	e0bffd17 	ldw	r2,-12(fp)
 801453c:	1880141e 	bne	r3,r2,8014590 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 8014540:	e0bfff17 	ldw	r2,-4(fp)
 8014544:	1090000c 	andi	r2,r2,16384
 8014548:	1000131e 	bne	r2,zero,8014598 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 801454c:	0001883a 	nop
 8014550:	e0bffc17 	ldw	r2,-16(fp)
 8014554:	10c00a17 	ldw	r3,40(r2)
 8014558:	e0bff717 	ldw	r2,-36(fp)
 801455c:	1880051e 	bne	r3,r2,8014574 <altera_avalon_jtag_uart_read+0x138>
 8014560:	e0bffc17 	ldw	r2,-16(fp)
 8014564:	10c00917 	ldw	r3,36(r2)
 8014568:	e0bffc17 	ldw	r2,-16(fp)
 801456c:	10800117 	ldw	r2,4(r2)
 8014570:	18bff736 	bltu	r3,r2,8014550 <__alt_data_end+0xffff4b50>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 8014574:	e0bffc17 	ldw	r2,-16(fp)
 8014578:	10c00a17 	ldw	r3,40(r2)
 801457c:	e0bff717 	ldw	r2,-36(fp)
 8014580:	18800726 	beq	r3,r2,80145a0 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 8014584:	e0bffe17 	ldw	r2,-8(fp)
 8014588:	00bfb716 	blt	zero,r2,8014468 <__alt_data_end+0xffff4a68>
 801458c:	00000506 	br	80145a4 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
 8014590:	0001883a 	nop
 8014594:	00000306 	br	80145a4 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
 8014598:	0001883a 	nop
 801459c:	00000106 	br	80145a4 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
 80145a0:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 80145a4:	e0fff517 	ldw	r3,-44(fp)
 80145a8:	e0bffd17 	ldw	r2,-12(fp)
 80145ac:	18801826 	beq	r3,r2,8014610 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 80145b0:	0005303a 	rdctl	r2,status
 80145b4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 80145b8:	e0fffb17 	ldw	r3,-20(fp)
 80145bc:	00bfff84 	movi	r2,-2
 80145c0:	1884703a 	and	r2,r3,r2
 80145c4:	1001703a 	wrctl	status,r2
  
  return context;
 80145c8:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 80145cc:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 80145d0:	e0bffc17 	ldw	r2,-16(fp)
 80145d4:	10800817 	ldw	r2,32(r2)
 80145d8:	10c00054 	ori	r3,r2,1
 80145dc:	e0bffc17 	ldw	r2,-16(fp)
 80145e0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 80145e4:	e0bffc17 	ldw	r2,-16(fp)
 80145e8:	10800017 	ldw	r2,0(r2)
 80145ec:	10800104 	addi	r2,r2,4
 80145f0:	1007883a 	mov	r3,r2
 80145f4:	e0bffc17 	ldw	r2,-16(fp)
 80145f8:	10800817 	ldw	r2,32(r2)
 80145fc:	18800035 	stwio	r2,0(r3)
 8014600:	e0bffa17 	ldw	r2,-24(fp)
 8014604:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 8014608:	e0bff917 	ldw	r2,-28(fp)
 801460c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 8014610:	e0fff517 	ldw	r3,-44(fp)
 8014614:	e0bffd17 	ldw	r2,-12(fp)
 8014618:	18800426 	beq	r3,r2,801462c <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
 801461c:	e0fff517 	ldw	r3,-44(fp)
 8014620:	e0bffd17 	ldw	r2,-12(fp)
 8014624:	1885c83a 	sub	r2,r3,r2
 8014628:	00000606 	br	8014644 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
 801462c:	e0bfff17 	ldw	r2,-4(fp)
 8014630:	1090000c 	andi	r2,r2,16384
 8014634:	10000226 	beq	r2,zero,8014640 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 8014638:	00bffd44 	movi	r2,-11
 801463c:	00000106 	br	8014644 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
 8014640:	00bffec4 	movi	r2,-5
}
 8014644:	e037883a 	mov	sp,fp
 8014648:	dfc00117 	ldw	ra,4(sp)
 801464c:	df000017 	ldw	fp,0(sp)
 8014650:	dec00204 	addi	sp,sp,8
 8014654:	f800283a 	ret

08014658 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 8014658:	defff304 	addi	sp,sp,-52
 801465c:	dfc00c15 	stw	ra,48(sp)
 8014660:	df000b15 	stw	fp,44(sp)
 8014664:	df000b04 	addi	fp,sp,44
 8014668:	e13ffc15 	stw	r4,-16(fp)
 801466c:	e17ffd15 	stw	r5,-12(fp)
 8014670:	e1bffe15 	stw	r6,-8(fp)
 8014674:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 8014678:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 801467c:	e0bffd17 	ldw	r2,-12(fp)
 8014680:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 8014684:	00003706 	br	8014764 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 8014688:	e0bffc17 	ldw	r2,-16(fp)
 801468c:	10800c17 	ldw	r2,48(r2)
 8014690:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
 8014694:	e0bffc17 	ldw	r2,-16(fp)
 8014698:	10800d17 	ldw	r2,52(r2)
 801469c:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
 80146a0:	e0fff917 	ldw	r3,-28(fp)
 80146a4:	e0bff517 	ldw	r2,-44(fp)
 80146a8:	1880062e 	bgeu	r3,r2,80146c4 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 80146ac:	e0fff517 	ldw	r3,-44(fp)
 80146b0:	e0bff917 	ldw	r2,-28(fp)
 80146b4:	1885c83a 	sub	r2,r3,r2
 80146b8:	10bfffc4 	addi	r2,r2,-1
 80146bc:	e0bff615 	stw	r2,-40(fp)
 80146c0:	00000b06 	br	80146f0 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
 80146c4:	e0bff517 	ldw	r2,-44(fp)
 80146c8:	10000526 	beq	r2,zero,80146e0 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 80146cc:	00c20004 	movi	r3,2048
 80146d0:	e0bff917 	ldw	r2,-28(fp)
 80146d4:	1885c83a 	sub	r2,r3,r2
 80146d8:	e0bff615 	stw	r2,-40(fp)
 80146dc:	00000406 	br	80146f0 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 80146e0:	00c1ffc4 	movi	r3,2047
 80146e4:	e0bff917 	ldw	r2,-28(fp)
 80146e8:	1885c83a 	sub	r2,r3,r2
 80146ec:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
 80146f0:	e0bff617 	ldw	r2,-40(fp)
 80146f4:	10001e26 	beq	r2,zero,8014770 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
 80146f8:	e0fffe17 	ldw	r3,-8(fp)
 80146fc:	e0bff617 	ldw	r2,-40(fp)
 8014700:	1880022e 	bgeu	r3,r2,801470c <altera_avalon_jtag_uart_write+0xb4>
        n = count;
 8014704:	e0bffe17 	ldw	r2,-8(fp)
 8014708:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 801470c:	e0bffc17 	ldw	r2,-16(fp)
 8014710:	10c20e04 	addi	r3,r2,2104
 8014714:	e0bff917 	ldw	r2,-28(fp)
 8014718:	1885883a 	add	r2,r3,r2
 801471c:	e1bff617 	ldw	r6,-40(fp)
 8014720:	e17ffd17 	ldw	r5,-12(fp)
 8014724:	1009883a 	mov	r4,r2
 8014728:	8015cb40 	call	8015cb4 <memcpy>
      ptr   += n;
 801472c:	e0fffd17 	ldw	r3,-12(fp)
 8014730:	e0bff617 	ldw	r2,-40(fp)
 8014734:	1885883a 	add	r2,r3,r2
 8014738:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
 801473c:	e0fffe17 	ldw	r3,-8(fp)
 8014740:	e0bff617 	ldw	r2,-40(fp)
 8014744:	1885c83a 	sub	r2,r3,r2
 8014748:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 801474c:	e0fff917 	ldw	r3,-28(fp)
 8014750:	e0bff617 	ldw	r2,-40(fp)
 8014754:	1885883a 	add	r2,r3,r2
 8014758:	10c1ffcc 	andi	r3,r2,2047
 801475c:	e0bffc17 	ldw	r2,-16(fp)
 8014760:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 8014764:	e0bffe17 	ldw	r2,-8(fp)
 8014768:	00bfc716 	blt	zero,r2,8014688 <__alt_data_end+0xffff4c88>
 801476c:	00000106 	br	8014774 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
 8014770:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 8014774:	0005303a 	rdctl	r2,status
 8014778:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 801477c:	e0fffb17 	ldw	r3,-20(fp)
 8014780:	00bfff84 	movi	r2,-2
 8014784:	1884703a 	and	r2,r3,r2
 8014788:	1001703a 	wrctl	status,r2
  
  return context;
 801478c:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 8014790:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 8014794:	e0bffc17 	ldw	r2,-16(fp)
 8014798:	10800817 	ldw	r2,32(r2)
 801479c:	10c00094 	ori	r3,r2,2
 80147a0:	e0bffc17 	ldw	r2,-16(fp)
 80147a4:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 80147a8:	e0bffc17 	ldw	r2,-16(fp)
 80147ac:	10800017 	ldw	r2,0(r2)
 80147b0:	10800104 	addi	r2,r2,4
 80147b4:	1007883a 	mov	r3,r2
 80147b8:	e0bffc17 	ldw	r2,-16(fp)
 80147bc:	10800817 	ldw	r2,32(r2)
 80147c0:	18800035 	stwio	r2,0(r3)
 80147c4:	e0bffa17 	ldw	r2,-24(fp)
 80147c8:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 80147cc:	e0bff817 	ldw	r2,-32(fp)
 80147d0:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 80147d4:	e0bffe17 	ldw	r2,-8(fp)
 80147d8:	0080100e 	bge	zero,r2,801481c <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
 80147dc:	e0bfff17 	ldw	r2,-4(fp)
 80147e0:	1090000c 	andi	r2,r2,16384
 80147e4:	1000101e 	bne	r2,zero,8014828 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 80147e8:	0001883a 	nop
 80147ec:	e0bffc17 	ldw	r2,-16(fp)
 80147f0:	10c00d17 	ldw	r3,52(r2)
 80147f4:	e0bff517 	ldw	r2,-44(fp)
 80147f8:	1880051e 	bne	r3,r2,8014810 <altera_avalon_jtag_uart_write+0x1b8>
 80147fc:	e0bffc17 	ldw	r2,-16(fp)
 8014800:	10c00917 	ldw	r3,36(r2)
 8014804:	e0bffc17 	ldw	r2,-16(fp)
 8014808:	10800117 	ldw	r2,4(r2)
 801480c:	18bff736 	bltu	r3,r2,80147ec <__alt_data_end+0xffff4dec>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
 8014810:	e0bffc17 	ldw	r2,-16(fp)
 8014814:	10800917 	ldw	r2,36(r2)
 8014818:	1000051e 	bne	r2,zero,8014830 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
 801481c:	e0bffe17 	ldw	r2,-8(fp)
 8014820:	00bfd016 	blt	zero,r2,8014764 <__alt_data_end+0xffff4d64>
 8014824:	00000306 	br	8014834 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
 8014828:	0001883a 	nop
 801482c:	00000106 	br	8014834 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
 8014830:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 8014834:	e0fffd17 	ldw	r3,-12(fp)
 8014838:	e0bff717 	ldw	r2,-36(fp)
 801483c:	18800426 	beq	r3,r2,8014850 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
 8014840:	e0fffd17 	ldw	r3,-12(fp)
 8014844:	e0bff717 	ldw	r2,-36(fp)
 8014848:	1885c83a 	sub	r2,r3,r2
 801484c:	00000606 	br	8014868 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
 8014850:	e0bfff17 	ldw	r2,-4(fp)
 8014854:	1090000c 	andi	r2,r2,16384
 8014858:	10000226 	beq	r2,zero,8014864 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
 801485c:	00bffd44 	movi	r2,-11
 8014860:	00000106 	br	8014868 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 8014864:	00bffec4 	movi	r2,-5
}
 8014868:	e037883a 	mov	sp,fp
 801486c:	dfc00117 	ldw	ra,4(sp)
 8014870:	df000017 	ldw	fp,0(sp)
 8014874:	dec00204 	addi	sp,sp,8
 8014878:	f800283a 	ret

0801487c <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 801487c:	defff504 	addi	sp,sp,-44
 8014880:	df000a15 	stw	fp,40(sp)
 8014884:	df000a04 	addi	fp,sp,40
 8014888:	e13ffc15 	stw	r4,-16(fp)
 801488c:	e17ffd15 	stw	r5,-12(fp)
 8014890:	e1bffe15 	stw	r6,-8(fp)
 8014894:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 8014898:	e03ff615 	stw	zero,-40(fp)
 801489c:	d0a4e717 	ldw	r2,-27748(gp)
  
  if (alt_ticks_per_second ())
 80148a0:	10003c26 	beq	r2,zero,8014994 <alt_alarm_start+0x118>
  {
    if (alarm)
 80148a4:	e0bffc17 	ldw	r2,-16(fp)
 80148a8:	10003826 	beq	r2,zero,801498c <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
 80148ac:	e0bffc17 	ldw	r2,-16(fp)
 80148b0:	e0fffe17 	ldw	r3,-8(fp)
 80148b4:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
 80148b8:	e0bffc17 	ldw	r2,-16(fp)
 80148bc:	e0ffff17 	ldw	r3,-4(fp)
 80148c0:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 80148c4:	0005303a 	rdctl	r2,status
 80148c8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 80148cc:	e0fff917 	ldw	r3,-28(fp)
 80148d0:	00bfff84 	movi	r2,-2
 80148d4:	1884703a 	and	r2,r3,r2
 80148d8:	1001703a 	wrctl	status,r2
  
  return context;
 80148dc:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
 80148e0:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 80148e4:	d0a4e817 	ldw	r2,-27744(gp)
      
      current_nticks = alt_nticks();
 80148e8:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 80148ec:	e0fffd17 	ldw	r3,-12(fp)
 80148f0:	e0bff617 	ldw	r2,-40(fp)
 80148f4:	1885883a 	add	r2,r3,r2
 80148f8:	10c00044 	addi	r3,r2,1
 80148fc:	e0bffc17 	ldw	r2,-16(fp)
 8014900:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 8014904:	e0bffc17 	ldw	r2,-16(fp)
 8014908:	10c00217 	ldw	r3,8(r2)
 801490c:	e0bff617 	ldw	r2,-40(fp)
 8014910:	1880042e 	bgeu	r3,r2,8014924 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
 8014914:	e0bffc17 	ldw	r2,-16(fp)
 8014918:	00c00044 	movi	r3,1
 801491c:	10c00405 	stb	r3,16(r2)
 8014920:	00000206 	br	801492c <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
 8014924:	e0bffc17 	ldw	r2,-16(fp)
 8014928:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 801492c:	e0bffc17 	ldw	r2,-16(fp)
 8014930:	d0e00b04 	addi	r3,gp,-32724
 8014934:	e0fffa15 	stw	r3,-24(fp)
 8014938:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 801493c:	e0bffb17 	ldw	r2,-20(fp)
 8014940:	e0fffa17 	ldw	r3,-24(fp)
 8014944:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 8014948:	e0bffa17 	ldw	r2,-24(fp)
 801494c:	10c00017 	ldw	r3,0(r2)
 8014950:	e0bffb17 	ldw	r2,-20(fp)
 8014954:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 8014958:	e0bffa17 	ldw	r2,-24(fp)
 801495c:	10800017 	ldw	r2,0(r2)
 8014960:	e0fffb17 	ldw	r3,-20(fp)
 8014964:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 8014968:	e0bffa17 	ldw	r2,-24(fp)
 801496c:	e0fffb17 	ldw	r3,-20(fp)
 8014970:	10c00015 	stw	r3,0(r2)
 8014974:	e0bff817 	ldw	r2,-32(fp)
 8014978:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 801497c:	e0bff717 	ldw	r2,-36(fp)
 8014980:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 8014984:	0005883a 	mov	r2,zero
 8014988:	00000306 	br	8014998 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
 801498c:	00bffa84 	movi	r2,-22
 8014990:	00000106 	br	8014998 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
 8014994:	00bfde84 	movi	r2,-134
  }
}
 8014998:	e037883a 	mov	sp,fp
 801499c:	df000017 	ldw	fp,0(sp)
 80149a0:	dec00104 	addi	sp,sp,4
 80149a4:	f800283a 	ret

080149a8 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 80149a8:	defffa04 	addi	sp,sp,-24
 80149ac:	dfc00515 	stw	ra,20(sp)
 80149b0:	df000415 	stw	fp,16(sp)
 80149b4:	df000404 	addi	fp,sp,16
 80149b8:	e13fff15 	stw	r4,-4(fp)
  int big_loops;
  alt_u32 cycles_per_loop;
  
  if (!strcmp(NIOS2_CPU_IMPLEMENTATION,"tiny"))
  {
    cycles_per_loop = 9;
 80149bc:	00800244 	movi	r2,9
 80149c0:	e0bffd15 	stw	r2,-12(fp)
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
 80149c4:	014003f4 	movhi	r5,15
 80149c8:	29509004 	addi	r5,r5,16960
 80149cc:	e13ffd17 	ldw	r4,-12(fp)
 80149d0:	80116700 	call	8011670 <__mulsi3>
 80149d4:	100b883a 	mov	r5,r2
 80149d8:	0100bef4 	movhi	r4,763
 80149dc:	213c2004 	addi	r4,r4,-3968
 80149e0:	8010a200 	call	8010a20 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
 80149e4:	100b883a 	mov	r5,r2
 80149e8:	01200034 	movhi	r4,32768
 80149ec:	213fffc4 	addi	r4,r4,-1
 80149f0:	8010a200 	call	8010a20 <__udivsi3>
 80149f4:	100b883a 	mov	r5,r2
 80149f8:	e13fff17 	ldw	r4,-4(fp)
 80149fc:	8010a200 	call	8010a20 <__udivsi3>
 8014a00:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 8014a04:	e0bffe17 	ldw	r2,-8(fp)
 8014a08:	10002a26 	beq	r2,zero,8014ab4 <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
 8014a0c:	e03ffc15 	stw	zero,-16(fp)
 8014a10:	00001706 	br	8014a70 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 8014a14:	00a00034 	movhi	r2,32768
 8014a18:	10bfffc4 	addi	r2,r2,-1
 8014a1c:	10bfffc4 	addi	r2,r2,-1
 8014a20:	103ffe1e 	bne	r2,zero,8014a1c <__alt_data_end+0xffff501c>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
 8014a24:	014003f4 	movhi	r5,15
 8014a28:	29509004 	addi	r5,r5,16960
 8014a2c:	e13ffd17 	ldw	r4,-12(fp)
 8014a30:	80116700 	call	8011670 <__mulsi3>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 8014a34:	100b883a 	mov	r5,r2
 8014a38:	0100bef4 	movhi	r4,763
 8014a3c:	213c2004 	addi	r4,r4,-3968
 8014a40:	8010a200 	call	8010a20 <__udivsi3>
 8014a44:	100b883a 	mov	r5,r2
 8014a48:	01200034 	movhi	r4,32768
 8014a4c:	213fffc4 	addi	r4,r4,-1
 8014a50:	8010a200 	call	8010a20 <__udivsi3>
 8014a54:	1007883a 	mov	r3,r2
 8014a58:	e0bfff17 	ldw	r2,-4(fp)
 8014a5c:	10c5c83a 	sub	r2,r2,r3
 8014a60:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 8014a64:	e0bffc17 	ldw	r2,-16(fp)
 8014a68:	10800044 	addi	r2,r2,1
 8014a6c:	e0bffc15 	stw	r2,-16(fp)
 8014a70:	e0fffc17 	ldw	r3,-16(fp)
 8014a74:	e0bffe17 	ldw	r2,-8(fp)
 8014a78:	18bfe616 	blt	r3,r2,8014a14 <__alt_data_end+0xffff5014>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 8014a7c:	014003f4 	movhi	r5,15
 8014a80:	29509004 	addi	r5,r5,16960
 8014a84:	e13ffd17 	ldw	r4,-12(fp)
 8014a88:	80116700 	call	8011670 <__mulsi3>
 8014a8c:	100b883a 	mov	r5,r2
 8014a90:	0100bef4 	movhi	r4,763
 8014a94:	213c2004 	addi	r4,r4,-3968
 8014a98:	8010a200 	call	8010a20 <__udivsi3>
 8014a9c:	e17fff17 	ldw	r5,-4(fp)
 8014aa0:	1009883a 	mov	r4,r2
 8014aa4:	80116700 	call	8011670 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 8014aa8:	10bfffc4 	addi	r2,r2,-1
 8014aac:	103ffe1e 	bne	r2,zero,8014aa8 <__alt_data_end+0xffff50a8>
 8014ab0:	00000d06 	br	8014ae8 <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
 8014ab4:	014003f4 	movhi	r5,15
 8014ab8:	29509004 	addi	r5,r5,16960
 8014abc:	e13ffd17 	ldw	r4,-12(fp)
 8014ac0:	80116700 	call	8011670 <__mulsi3>
 8014ac4:	100b883a 	mov	r5,r2
 8014ac8:	0100bef4 	movhi	r4,763
 8014acc:	213c2004 	addi	r4,r4,-3968
 8014ad0:	8010a200 	call	8010a20 <__udivsi3>
 8014ad4:	e17fff17 	ldw	r5,-4(fp)
 8014ad8:	1009883a 	mov	r4,r2
 8014adc:	80116700 	call	8011670 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 8014ae0:	10bfffc4 	addi	r2,r2,-1
 8014ae4:	00bffe16 	blt	zero,r2,8014ae0 <__alt_data_end+0xffff50e0>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
 8014ae8:	0005883a 	mov	r2,zero
}
 8014aec:	e037883a 	mov	sp,fp
 8014af0:	dfc00117 	ldw	ra,4(sp)
 8014af4:	df000017 	ldw	fp,0(sp)
 8014af8:	dec00204 	addi	sp,sp,8
 8014afc:	f800283a 	ret

08014b00 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 8014b00:	defffe04 	addi	sp,sp,-8
 8014b04:	dfc00115 	stw	ra,4(sp)
 8014b08:	df000015 	stw	fp,0(sp)
 8014b0c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 8014b10:	d0a00917 	ldw	r2,-32732(gp)
 8014b14:	10000326 	beq	r2,zero,8014b24 <alt_get_errno+0x24>
 8014b18:	d0a00917 	ldw	r2,-32732(gp)
 8014b1c:	103ee83a 	callr	r2
 8014b20:	00000106 	br	8014b28 <alt_get_errno+0x28>
 8014b24:	d0a4e204 	addi	r2,gp,-27768
}
 8014b28:	e037883a 	mov	sp,fp
 8014b2c:	dfc00117 	ldw	ra,4(sp)
 8014b30:	df000017 	ldw	fp,0(sp)
 8014b34:	dec00204 	addi	sp,sp,8
 8014b38:	f800283a 	ret

08014b3c <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 8014b3c:	defffb04 	addi	sp,sp,-20
 8014b40:	dfc00415 	stw	ra,16(sp)
 8014b44:	df000315 	stw	fp,12(sp)
 8014b48:	df000304 	addi	fp,sp,12
 8014b4c:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 8014b50:	e0bfff17 	ldw	r2,-4(fp)
 8014b54:	10000816 	blt	r2,zero,8014b78 <close+0x3c>
 8014b58:	01400304 	movi	r5,12
 8014b5c:	e13fff17 	ldw	r4,-4(fp)
 8014b60:	80116700 	call	8011670 <__mulsi3>
 8014b64:	1007883a 	mov	r3,r2
 8014b68:	00820074 	movhi	r2,2049
 8014b6c:	109d6404 	addi	r2,r2,30096
 8014b70:	1885883a 	add	r2,r3,r2
 8014b74:	00000106 	br	8014b7c <close+0x40>
 8014b78:	0005883a 	mov	r2,zero
 8014b7c:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
 8014b80:	e0bffd17 	ldw	r2,-12(fp)
 8014b84:	10001926 	beq	r2,zero,8014bec <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 8014b88:	e0bffd17 	ldw	r2,-12(fp)
 8014b8c:	10800017 	ldw	r2,0(r2)
 8014b90:	10800417 	ldw	r2,16(r2)
 8014b94:	10000626 	beq	r2,zero,8014bb0 <close+0x74>
 8014b98:	e0bffd17 	ldw	r2,-12(fp)
 8014b9c:	10800017 	ldw	r2,0(r2)
 8014ba0:	10800417 	ldw	r2,16(r2)
 8014ba4:	e13ffd17 	ldw	r4,-12(fp)
 8014ba8:	103ee83a 	callr	r2
 8014bac:	00000106 	br	8014bb4 <close+0x78>
 8014bb0:	0005883a 	mov	r2,zero
 8014bb4:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 8014bb8:	e13fff17 	ldw	r4,-4(fp)
 8014bbc:	801579c0 	call	801579c <alt_release_fd>
    if (rval < 0)
 8014bc0:	e0bffe17 	ldw	r2,-8(fp)
 8014bc4:	1000070e 	bge	r2,zero,8014be4 <close+0xa8>
    {
      ALT_ERRNO = -rval;
 8014bc8:	8014b000 	call	8014b00 <alt_get_errno>
 8014bcc:	1007883a 	mov	r3,r2
 8014bd0:	e0bffe17 	ldw	r2,-8(fp)
 8014bd4:	0085c83a 	sub	r2,zero,r2
 8014bd8:	18800015 	stw	r2,0(r3)
      return -1;
 8014bdc:	00bfffc4 	movi	r2,-1
 8014be0:	00000706 	br	8014c00 <close+0xc4>
    }
    return 0;
 8014be4:	0005883a 	mov	r2,zero
 8014be8:	00000506 	br	8014c00 <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 8014bec:	8014b000 	call	8014b00 <alt_get_errno>
 8014bf0:	1007883a 	mov	r3,r2
 8014bf4:	00801444 	movi	r2,81
 8014bf8:	18800015 	stw	r2,0(r3)
    return -1;
 8014bfc:	00bfffc4 	movi	r2,-1
  }
}
 8014c00:	e037883a 	mov	sp,fp
 8014c04:	dfc00117 	ldw	ra,4(sp)
 8014c08:	df000017 	ldw	fp,0(sp)
 8014c0c:	dec00204 	addi	sp,sp,8
 8014c10:	f800283a 	ret

08014c14 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 8014c14:	deffff04 	addi	sp,sp,-4
 8014c18:	df000015 	stw	fp,0(sp)
 8014c1c:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 8014c20:	0001883a 	nop
 8014c24:	e037883a 	mov	sp,fp
 8014c28:	df000017 	ldw	fp,0(sp)
 8014c2c:	dec00104 	addi	sp,sp,4
 8014c30:	f800283a 	ret

08014c34 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 8014c34:	defffc04 	addi	sp,sp,-16
 8014c38:	df000315 	stw	fp,12(sp)
 8014c3c:	df000304 	addi	fp,sp,12
 8014c40:	e13ffd15 	stw	r4,-12(fp)
 8014c44:	e17ffe15 	stw	r5,-8(fp)
 8014c48:	e1bfff15 	stw	r6,-4(fp)
  return len;
 8014c4c:	e0bfff17 	ldw	r2,-4(fp)
}
 8014c50:	e037883a 	mov	sp,fp
 8014c54:	df000017 	ldw	fp,0(sp)
 8014c58:	dec00104 	addi	sp,sp,4
 8014c5c:	f800283a 	ret

08014c60 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 8014c60:	defffe04 	addi	sp,sp,-8
 8014c64:	dfc00115 	stw	ra,4(sp)
 8014c68:	df000015 	stw	fp,0(sp)
 8014c6c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 8014c70:	d0a00917 	ldw	r2,-32732(gp)
 8014c74:	10000326 	beq	r2,zero,8014c84 <alt_get_errno+0x24>
 8014c78:	d0a00917 	ldw	r2,-32732(gp)
 8014c7c:	103ee83a 	callr	r2
 8014c80:	00000106 	br	8014c88 <alt_get_errno+0x28>
 8014c84:	d0a4e204 	addi	r2,gp,-27768
}
 8014c88:	e037883a 	mov	sp,fp
 8014c8c:	dfc00117 	ldw	ra,4(sp)
 8014c90:	df000017 	ldw	fp,0(sp)
 8014c94:	dec00204 	addi	sp,sp,8
 8014c98:	f800283a 	ret

08014c9c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 8014c9c:	defffa04 	addi	sp,sp,-24
 8014ca0:	dfc00515 	stw	ra,20(sp)
 8014ca4:	df000415 	stw	fp,16(sp)
 8014ca8:	df000404 	addi	fp,sp,16
 8014cac:	e13ffe15 	stw	r4,-8(fp)
 8014cb0:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 8014cb4:	e0bffe17 	ldw	r2,-8(fp)
 8014cb8:	10000326 	beq	r2,zero,8014cc8 <alt_dev_llist_insert+0x2c>
 8014cbc:	e0bffe17 	ldw	r2,-8(fp)
 8014cc0:	10800217 	ldw	r2,8(r2)
 8014cc4:	1000061e 	bne	r2,zero,8014ce0 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
 8014cc8:	8014c600 	call	8014c60 <alt_get_errno>
 8014ccc:	1007883a 	mov	r3,r2
 8014cd0:	00800584 	movi	r2,22
 8014cd4:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 8014cd8:	00bffa84 	movi	r2,-22
 8014cdc:	00001306 	br	8014d2c <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 8014ce0:	e0bffe17 	ldw	r2,-8(fp)
 8014ce4:	e0ffff17 	ldw	r3,-4(fp)
 8014ce8:	e0fffc15 	stw	r3,-16(fp)
 8014cec:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 8014cf0:	e0bffd17 	ldw	r2,-12(fp)
 8014cf4:	e0fffc17 	ldw	r3,-16(fp)
 8014cf8:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
 8014cfc:	e0bffc17 	ldw	r2,-16(fp)
 8014d00:	10c00017 	ldw	r3,0(r2)
 8014d04:	e0bffd17 	ldw	r2,-12(fp)
 8014d08:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 8014d0c:	e0bffc17 	ldw	r2,-16(fp)
 8014d10:	10800017 	ldw	r2,0(r2)
 8014d14:	e0fffd17 	ldw	r3,-12(fp)
 8014d18:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
 8014d1c:	e0bffc17 	ldw	r2,-16(fp)
 8014d20:	e0fffd17 	ldw	r3,-12(fp)
 8014d24:	10c00015 	stw	r3,0(r2)

  return 0;  
 8014d28:	0005883a 	mov	r2,zero
}
 8014d2c:	e037883a 	mov	sp,fp
 8014d30:	dfc00117 	ldw	ra,4(sp)
 8014d34:	df000017 	ldw	fp,0(sp)
 8014d38:	dec00204 	addi	sp,sp,8
 8014d3c:	f800283a 	ret

08014d40 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 8014d40:	defffd04 	addi	sp,sp,-12
 8014d44:	dfc00215 	stw	ra,8(sp)
 8014d48:	df000115 	stw	fp,4(sp)
 8014d4c:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 8014d50:	00820074 	movhi	r2,2049
 8014d54:	10982804 	addi	r2,r2,24736
 8014d58:	e0bfff15 	stw	r2,-4(fp)
 8014d5c:	00000606 	br	8014d78 <_do_ctors+0x38>
        (*ctor) (); 
 8014d60:	e0bfff17 	ldw	r2,-4(fp)
 8014d64:	10800017 	ldw	r2,0(r2)
 8014d68:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 8014d6c:	e0bfff17 	ldw	r2,-4(fp)
 8014d70:	10bfff04 	addi	r2,r2,-4
 8014d74:	e0bfff15 	stw	r2,-4(fp)
 8014d78:	e0ffff17 	ldw	r3,-4(fp)
 8014d7c:	00820074 	movhi	r2,2049
 8014d80:	10982904 	addi	r2,r2,24740
 8014d84:	18bff62e 	bgeu	r3,r2,8014d60 <__alt_data_end+0xffff5360>
        (*ctor) (); 
}
 8014d88:	0001883a 	nop
 8014d8c:	e037883a 	mov	sp,fp
 8014d90:	dfc00117 	ldw	ra,4(sp)
 8014d94:	df000017 	ldw	fp,0(sp)
 8014d98:	dec00204 	addi	sp,sp,8
 8014d9c:	f800283a 	ret

08014da0 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 8014da0:	defffd04 	addi	sp,sp,-12
 8014da4:	dfc00215 	stw	ra,8(sp)
 8014da8:	df000115 	stw	fp,4(sp)
 8014dac:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 8014db0:	00820074 	movhi	r2,2049
 8014db4:	10982804 	addi	r2,r2,24736
 8014db8:	e0bfff15 	stw	r2,-4(fp)
 8014dbc:	00000606 	br	8014dd8 <_do_dtors+0x38>
        (*dtor) (); 
 8014dc0:	e0bfff17 	ldw	r2,-4(fp)
 8014dc4:	10800017 	ldw	r2,0(r2)
 8014dc8:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 8014dcc:	e0bfff17 	ldw	r2,-4(fp)
 8014dd0:	10bfff04 	addi	r2,r2,-4
 8014dd4:	e0bfff15 	stw	r2,-4(fp)
 8014dd8:	e0ffff17 	ldw	r3,-4(fp)
 8014ddc:	00820074 	movhi	r2,2049
 8014de0:	10982904 	addi	r2,r2,24740
 8014de4:	18bff62e 	bgeu	r3,r2,8014dc0 <__alt_data_end+0xffff53c0>
        (*dtor) (); 
}
 8014de8:	0001883a 	nop
 8014dec:	e037883a 	mov	sp,fp
 8014df0:	dfc00117 	ldw	ra,4(sp)
 8014df4:	df000017 	ldw	fp,0(sp)
 8014df8:	dec00204 	addi	sp,sp,8
 8014dfc:	f800283a 	ret

08014e00 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 8014e00:	defffa04 	addi	sp,sp,-24
 8014e04:	dfc00515 	stw	ra,20(sp)
 8014e08:	df000415 	stw	fp,16(sp)
 8014e0c:	df000404 	addi	fp,sp,16
 8014e10:	e13ffe15 	stw	r4,-8(fp)
 8014e14:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
 8014e18:	e0bfff17 	ldw	r2,-4(fp)
 8014e1c:	10800017 	ldw	r2,0(r2)
 8014e20:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 8014e24:	e13ffe17 	ldw	r4,-8(fp)
 8014e28:	80117b40 	call	80117b4 <strlen>
 8014e2c:	10800044 	addi	r2,r2,1
 8014e30:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 8014e34:	00000d06 	br	8014e6c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 8014e38:	e0bffc17 	ldw	r2,-16(fp)
 8014e3c:	10800217 	ldw	r2,8(r2)
 8014e40:	e0fffd17 	ldw	r3,-12(fp)
 8014e44:	180d883a 	mov	r6,r3
 8014e48:	e17ffe17 	ldw	r5,-8(fp)
 8014e4c:	1009883a 	mov	r4,r2
 8014e50:	8015c840 	call	8015c84 <memcmp>
 8014e54:	1000021e 	bne	r2,zero,8014e60 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 8014e58:	e0bffc17 	ldw	r2,-16(fp)
 8014e5c:	00000706 	br	8014e7c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 8014e60:	e0bffc17 	ldw	r2,-16(fp)
 8014e64:	10800017 	ldw	r2,0(r2)
 8014e68:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 8014e6c:	e0fffc17 	ldw	r3,-16(fp)
 8014e70:	e0bfff17 	ldw	r2,-4(fp)
 8014e74:	18bff01e 	bne	r3,r2,8014e38 <__alt_data_end+0xffff5438>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 8014e78:	0005883a 	mov	r2,zero
}
 8014e7c:	e037883a 	mov	sp,fp
 8014e80:	dfc00117 	ldw	ra,4(sp)
 8014e84:	df000017 	ldw	fp,0(sp)
 8014e88:	dec00204 	addi	sp,sp,8
 8014e8c:	f800283a 	ret

08014e90 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 8014e90:	deffff04 	addi	sp,sp,-4
 8014e94:	df000015 	stw	fp,0(sp)
 8014e98:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
 8014e9c:	0001883a 	nop
 8014ea0:	e037883a 	mov	sp,fp
 8014ea4:	df000017 	ldw	fp,0(sp)
 8014ea8:	dec00104 	addi	sp,sp,4
 8014eac:	f800283a 	ret

08014eb0 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 8014eb0:	defff904 	addi	sp,sp,-28
 8014eb4:	dfc00615 	stw	ra,24(sp)
 8014eb8:	df000515 	stw	fp,20(sp)
 8014ebc:	df000504 	addi	fp,sp,20
 8014ec0:	e13ffc15 	stw	r4,-16(fp)
 8014ec4:	e17ffd15 	stw	r5,-12(fp)
 8014ec8:	e1bffe15 	stw	r6,-8(fp)
 8014ecc:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 8014ed0:	e0800217 	ldw	r2,8(fp)
 8014ed4:	d8800015 	stw	r2,0(sp)
 8014ed8:	e1ffff17 	ldw	r7,-4(fp)
 8014edc:	e1bffe17 	ldw	r6,-8(fp)
 8014ee0:	e17ffd17 	ldw	r5,-12(fp)
 8014ee4:	e13ffc17 	ldw	r4,-16(fp)
 8014ee8:	80150600 	call	8015060 <alt_iic_isr_register>
}  
 8014eec:	e037883a 	mov	sp,fp
 8014ef0:	dfc00117 	ldw	ra,4(sp)
 8014ef4:	df000017 	ldw	fp,0(sp)
 8014ef8:	dec00204 	addi	sp,sp,8
 8014efc:	f800283a 	ret

08014f00 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 8014f00:	defff904 	addi	sp,sp,-28
 8014f04:	df000615 	stw	fp,24(sp)
 8014f08:	df000604 	addi	fp,sp,24
 8014f0c:	e13ffe15 	stw	r4,-8(fp)
 8014f10:	e17fff15 	stw	r5,-4(fp)
 8014f14:	e0bfff17 	ldw	r2,-4(fp)
 8014f18:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 8014f1c:	0005303a 	rdctl	r2,status
 8014f20:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 8014f24:	e0fffb17 	ldw	r3,-20(fp)
 8014f28:	00bfff84 	movi	r2,-2
 8014f2c:	1884703a 	and	r2,r3,r2
 8014f30:	1001703a 	wrctl	status,r2
  
  return context;
 8014f34:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 8014f38:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
 8014f3c:	00c00044 	movi	r3,1
 8014f40:	e0bffa17 	ldw	r2,-24(fp)
 8014f44:	1884983a 	sll	r2,r3,r2
 8014f48:	1007883a 	mov	r3,r2
 8014f4c:	d0a4e617 	ldw	r2,-27752(gp)
 8014f50:	1884b03a 	or	r2,r3,r2
 8014f54:	d0a4e615 	stw	r2,-27752(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 8014f58:	d0a4e617 	ldw	r2,-27752(gp)
 8014f5c:	100170fa 	wrctl	ienable,r2
 8014f60:	e0bffc17 	ldw	r2,-16(fp)
 8014f64:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 8014f68:	e0bffd17 	ldw	r2,-12(fp)
 8014f6c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 8014f70:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
 8014f74:	0001883a 	nop
}
 8014f78:	e037883a 	mov	sp,fp
 8014f7c:	df000017 	ldw	fp,0(sp)
 8014f80:	dec00104 	addi	sp,sp,4
 8014f84:	f800283a 	ret

08014f88 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 8014f88:	defff904 	addi	sp,sp,-28
 8014f8c:	df000615 	stw	fp,24(sp)
 8014f90:	df000604 	addi	fp,sp,24
 8014f94:	e13ffe15 	stw	r4,-8(fp)
 8014f98:	e17fff15 	stw	r5,-4(fp)
 8014f9c:	e0bfff17 	ldw	r2,-4(fp)
 8014fa0:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 8014fa4:	0005303a 	rdctl	r2,status
 8014fa8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 8014fac:	e0fffb17 	ldw	r3,-20(fp)
 8014fb0:	00bfff84 	movi	r2,-2
 8014fb4:	1884703a 	and	r2,r3,r2
 8014fb8:	1001703a 	wrctl	status,r2
  
  return context;
 8014fbc:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 8014fc0:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
 8014fc4:	00c00044 	movi	r3,1
 8014fc8:	e0bffa17 	ldw	r2,-24(fp)
 8014fcc:	1884983a 	sll	r2,r3,r2
 8014fd0:	0084303a 	nor	r2,zero,r2
 8014fd4:	1007883a 	mov	r3,r2
 8014fd8:	d0a4e617 	ldw	r2,-27752(gp)
 8014fdc:	1884703a 	and	r2,r3,r2
 8014fe0:	d0a4e615 	stw	r2,-27752(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 8014fe4:	d0a4e617 	ldw	r2,-27752(gp)
 8014fe8:	100170fa 	wrctl	ienable,r2
 8014fec:	e0bffc17 	ldw	r2,-16(fp)
 8014ff0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 8014ff4:	e0bffd17 	ldw	r2,-12(fp)
 8014ff8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 8014ffc:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
 8015000:	0001883a 	nop
}
 8015004:	e037883a 	mov	sp,fp
 8015008:	df000017 	ldw	fp,0(sp)
 801500c:	dec00104 	addi	sp,sp,4
 8015010:	f800283a 	ret

08015014 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 8015014:	defffc04 	addi	sp,sp,-16
 8015018:	df000315 	stw	fp,12(sp)
 801501c:	df000304 	addi	fp,sp,12
 8015020:	e13ffe15 	stw	r4,-8(fp)
 8015024:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 8015028:	000530fa 	rdctl	r2,ienable
 801502c:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 8015030:	00c00044 	movi	r3,1
 8015034:	e0bfff17 	ldw	r2,-4(fp)
 8015038:	1884983a 	sll	r2,r3,r2
 801503c:	1007883a 	mov	r3,r2
 8015040:	e0bffd17 	ldw	r2,-12(fp)
 8015044:	1884703a 	and	r2,r3,r2
 8015048:	1004c03a 	cmpne	r2,r2,zero
 801504c:	10803fcc 	andi	r2,r2,255
}
 8015050:	e037883a 	mov	sp,fp
 8015054:	df000017 	ldw	fp,0(sp)
 8015058:	dec00104 	addi	sp,sp,4
 801505c:	f800283a 	ret

08015060 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 8015060:	defff504 	addi	sp,sp,-44
 8015064:	dfc00a15 	stw	ra,40(sp)
 8015068:	df000915 	stw	fp,36(sp)
 801506c:	df000904 	addi	fp,sp,36
 8015070:	e13ffc15 	stw	r4,-16(fp)
 8015074:	e17ffd15 	stw	r5,-12(fp)
 8015078:	e1bffe15 	stw	r6,-8(fp)
 801507c:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
 8015080:	00bffa84 	movi	r2,-22
 8015084:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 8015088:	e0bffd17 	ldw	r2,-12(fp)
 801508c:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 8015090:	e0bff817 	ldw	r2,-32(fp)
 8015094:	10800808 	cmpgei	r2,r2,32
 8015098:	1000271e 	bne	r2,zero,8015138 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 801509c:	0005303a 	rdctl	r2,status
 80150a0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 80150a4:	e0fffb17 	ldw	r3,-20(fp)
 80150a8:	00bfff84 	movi	r2,-2
 80150ac:	1884703a 	and	r2,r3,r2
 80150b0:	1001703a 	wrctl	status,r2
  
  return context;
 80150b4:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 80150b8:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
 80150bc:	008200b4 	movhi	r2,2050
 80150c0:	10a2ae04 	addi	r2,r2,-30024
 80150c4:	e0fff817 	ldw	r3,-32(fp)
 80150c8:	180690fa 	slli	r3,r3,3
 80150cc:	10c5883a 	add	r2,r2,r3
 80150d0:	e0fffe17 	ldw	r3,-8(fp)
 80150d4:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
 80150d8:	008200b4 	movhi	r2,2050
 80150dc:	10a2ae04 	addi	r2,r2,-30024
 80150e0:	e0fff817 	ldw	r3,-32(fp)
 80150e4:	180690fa 	slli	r3,r3,3
 80150e8:	10c5883a 	add	r2,r2,r3
 80150ec:	10800104 	addi	r2,r2,4
 80150f0:	e0ffff17 	ldw	r3,-4(fp)
 80150f4:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 80150f8:	e0bffe17 	ldw	r2,-8(fp)
 80150fc:	10000526 	beq	r2,zero,8015114 <alt_iic_isr_register+0xb4>
 8015100:	e0bff817 	ldw	r2,-32(fp)
 8015104:	100b883a 	mov	r5,r2
 8015108:	e13ffc17 	ldw	r4,-16(fp)
 801510c:	8014f000 	call	8014f00 <alt_ic_irq_enable>
 8015110:	00000406 	br	8015124 <alt_iic_isr_register+0xc4>
 8015114:	e0bff817 	ldw	r2,-32(fp)
 8015118:	100b883a 	mov	r5,r2
 801511c:	e13ffc17 	ldw	r4,-16(fp)
 8015120:	8014f880 	call	8014f88 <alt_ic_irq_disable>
 8015124:	e0bff715 	stw	r2,-36(fp)
 8015128:	e0bffa17 	ldw	r2,-24(fp)
 801512c:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 8015130:	e0bff917 	ldw	r2,-28(fp)
 8015134:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 8015138:	e0bff717 	ldw	r2,-36(fp)
}
 801513c:	e037883a 	mov	sp,fp
 8015140:	dfc00117 	ldw	ra,4(sp)
 8015144:	df000017 	ldw	fp,0(sp)
 8015148:	dec00204 	addi	sp,sp,8
 801514c:	f800283a 	ret

08015150 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 8015150:	defff804 	addi	sp,sp,-32
 8015154:	dfc00715 	stw	ra,28(sp)
 8015158:	df000615 	stw	fp,24(sp)
 801515c:	dc000515 	stw	r16,20(sp)
 8015160:	df000604 	addi	fp,sp,24
 8015164:	e13ffb15 	stw	r4,-20(fp)
 8015168:	e17ffc15 	stw	r5,-16(fp)
 801516c:	e1bffd15 	stw	r6,-12(fp)
 8015170:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
 8015174:	e1bffe17 	ldw	r6,-8(fp)
 8015178:	e17ffd17 	ldw	r5,-12(fp)
 801517c:	e13ffc17 	ldw	r4,-16(fp)
 8015180:	80153d80 	call	80153d8 <open>
 8015184:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
 8015188:	e0bffa17 	ldw	r2,-24(fp)
 801518c:	10002216 	blt	r2,zero,8015218 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
 8015190:	04020074 	movhi	r16,2049
 8015194:	841d6404 	addi	r16,r16,30096
 8015198:	e0bffa17 	ldw	r2,-24(fp)
 801519c:	01400304 	movi	r5,12
 80151a0:	1009883a 	mov	r4,r2
 80151a4:	80116700 	call	8011670 <__mulsi3>
 80151a8:	8085883a 	add	r2,r16,r2
 80151ac:	10c00017 	ldw	r3,0(r2)
 80151b0:	e0bffb17 	ldw	r2,-20(fp)
 80151b4:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 80151b8:	04020074 	movhi	r16,2049
 80151bc:	841d6404 	addi	r16,r16,30096
 80151c0:	e0bffa17 	ldw	r2,-24(fp)
 80151c4:	01400304 	movi	r5,12
 80151c8:	1009883a 	mov	r4,r2
 80151cc:	80116700 	call	8011670 <__mulsi3>
 80151d0:	8085883a 	add	r2,r16,r2
 80151d4:	10800104 	addi	r2,r2,4
 80151d8:	10c00017 	ldw	r3,0(r2)
 80151dc:	e0bffb17 	ldw	r2,-20(fp)
 80151e0:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 80151e4:	04020074 	movhi	r16,2049
 80151e8:	841d6404 	addi	r16,r16,30096
 80151ec:	e0bffa17 	ldw	r2,-24(fp)
 80151f0:	01400304 	movi	r5,12
 80151f4:	1009883a 	mov	r4,r2
 80151f8:	80116700 	call	8011670 <__mulsi3>
 80151fc:	8085883a 	add	r2,r16,r2
 8015200:	10800204 	addi	r2,r2,8
 8015204:	10c00017 	ldw	r3,0(r2)
 8015208:	e0bffb17 	ldw	r2,-20(fp)
 801520c:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 8015210:	e13ffa17 	ldw	r4,-24(fp)
 8015214:	801579c0 	call	801579c <alt_release_fd>
  }
} 
 8015218:	0001883a 	nop
 801521c:	e6ffff04 	addi	sp,fp,-4
 8015220:	dfc00217 	ldw	ra,8(sp)
 8015224:	df000117 	ldw	fp,4(sp)
 8015228:	dc000017 	ldw	r16,0(sp)
 801522c:	dec00304 	addi	sp,sp,12
 8015230:	f800283a 	ret

08015234 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 8015234:	defffb04 	addi	sp,sp,-20
 8015238:	dfc00415 	stw	ra,16(sp)
 801523c:	df000315 	stw	fp,12(sp)
 8015240:	df000304 	addi	fp,sp,12
 8015244:	e13ffd15 	stw	r4,-12(fp)
 8015248:	e17ffe15 	stw	r5,-8(fp)
 801524c:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 8015250:	01c07fc4 	movi	r7,511
 8015254:	01800044 	movi	r6,1
 8015258:	e17ffd17 	ldw	r5,-12(fp)
 801525c:	01020074 	movhi	r4,2049
 8015260:	211d6704 	addi	r4,r4,30108
 8015264:	80151500 	call	8015150 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 8015268:	01c07fc4 	movi	r7,511
 801526c:	000d883a 	mov	r6,zero
 8015270:	e17ffe17 	ldw	r5,-8(fp)
 8015274:	01020074 	movhi	r4,2049
 8015278:	211d6404 	addi	r4,r4,30096
 801527c:	80151500 	call	8015150 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 8015280:	01c07fc4 	movi	r7,511
 8015284:	01800044 	movi	r6,1
 8015288:	e17fff17 	ldw	r5,-4(fp)
 801528c:	01020074 	movhi	r4,2049
 8015290:	211d6a04 	addi	r4,r4,30120
 8015294:	80151500 	call	8015150 <alt_open_fd>
}  
 8015298:	0001883a 	nop
 801529c:	e037883a 	mov	sp,fp
 80152a0:	dfc00117 	ldw	ra,4(sp)
 80152a4:	df000017 	ldw	fp,0(sp)
 80152a8:	dec00204 	addi	sp,sp,8
 80152ac:	f800283a 	ret

080152b0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 80152b0:	defffe04 	addi	sp,sp,-8
 80152b4:	dfc00115 	stw	ra,4(sp)
 80152b8:	df000015 	stw	fp,0(sp)
 80152bc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
 80152c0:	d0a00917 	ldw	r2,-32732(gp)
 80152c4:	10000326 	beq	r2,zero,80152d4 <alt_get_errno+0x24>
 80152c8:	d0a00917 	ldw	r2,-32732(gp)
 80152cc:	103ee83a 	callr	r2
 80152d0:	00000106 	br	80152d8 <alt_get_errno+0x28>
 80152d4:	d0a4e204 	addi	r2,gp,-27768
}
 80152d8:	e037883a 	mov	sp,fp
 80152dc:	dfc00117 	ldw	ra,4(sp)
 80152e0:	df000017 	ldw	fp,0(sp)
 80152e4:	dec00204 	addi	sp,sp,8
 80152e8:	f800283a 	ret

080152ec <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 80152ec:	defffb04 	addi	sp,sp,-20
 80152f0:	dfc00415 	stw	ra,16(sp)
 80152f4:	df000315 	stw	fp,12(sp)
 80152f8:	dc000215 	stw	r16,8(sp)
 80152fc:	df000304 	addi	fp,sp,12
 8015300:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 8015304:	e0bffe17 	ldw	r2,-8(fp)
 8015308:	10800217 	ldw	r2,8(r2)
 801530c:	10d00034 	orhi	r3,r2,16384
 8015310:	e0bffe17 	ldw	r2,-8(fp)
 8015314:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 8015318:	e03ffd15 	stw	zero,-12(fp)
 801531c:	00002306 	br	80153ac <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 8015320:	04020074 	movhi	r16,2049
 8015324:	841d6404 	addi	r16,r16,30096
 8015328:	e0bffd17 	ldw	r2,-12(fp)
 801532c:	01400304 	movi	r5,12
 8015330:	1009883a 	mov	r4,r2
 8015334:	80116700 	call	8011670 <__mulsi3>
 8015338:	8085883a 	add	r2,r16,r2
 801533c:	10c00017 	ldw	r3,0(r2)
 8015340:	e0bffe17 	ldw	r2,-8(fp)
 8015344:	10800017 	ldw	r2,0(r2)
 8015348:	1880151e 	bne	r3,r2,80153a0 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 801534c:	04020074 	movhi	r16,2049
 8015350:	841d6404 	addi	r16,r16,30096
 8015354:	e0bffd17 	ldw	r2,-12(fp)
 8015358:	01400304 	movi	r5,12
 801535c:	1009883a 	mov	r4,r2
 8015360:	80116700 	call	8011670 <__mulsi3>
 8015364:	8085883a 	add	r2,r16,r2
 8015368:	10800204 	addi	r2,r2,8
 801536c:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 8015370:	10000b0e 	bge	r2,zero,80153a0 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
 8015374:	01400304 	movi	r5,12
 8015378:	e13ffd17 	ldw	r4,-12(fp)
 801537c:	80116700 	call	8011670 <__mulsi3>
 8015380:	1007883a 	mov	r3,r2
 8015384:	00820074 	movhi	r2,2049
 8015388:	109d6404 	addi	r2,r2,30096
 801538c:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
 8015390:	e0bffe17 	ldw	r2,-8(fp)
 8015394:	18800226 	beq	r3,r2,80153a0 <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 8015398:	00bffcc4 	movi	r2,-13
 801539c:	00000806 	br	80153c0 <alt_file_locked+0xd4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 80153a0:	e0bffd17 	ldw	r2,-12(fp)
 80153a4:	10800044 	addi	r2,r2,1
 80153a8:	e0bffd15 	stw	r2,-12(fp)
 80153ac:	d0a00817 	ldw	r2,-32736(gp)
 80153b0:	1007883a 	mov	r3,r2
 80153b4:	e0bffd17 	ldw	r2,-12(fp)
 80153b8:	18bfd92e 	bgeu	r3,r2,8015320 <__alt_data_end+0xffff5920>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 80153bc:	0005883a 	mov	r2,zero
}
 80153c0:	e6ffff04 	addi	sp,fp,-4
 80153c4:	dfc00217 	ldw	ra,8(sp)
 80153c8:	df000117 	ldw	fp,4(sp)
 80153cc:	dc000017 	ldw	r16,0(sp)
 80153d0:	dec00304 	addi	sp,sp,12
 80153d4:	f800283a 	ret

080153d8 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 80153d8:	defff604 	addi	sp,sp,-40
 80153dc:	dfc00915 	stw	ra,36(sp)
 80153e0:	df000815 	stw	fp,32(sp)
 80153e4:	df000804 	addi	fp,sp,32
 80153e8:	e13ffd15 	stw	r4,-12(fp)
 80153ec:	e17ffe15 	stw	r5,-8(fp)
 80153f0:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 80153f4:	00bfffc4 	movi	r2,-1
 80153f8:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
 80153fc:	00bffb44 	movi	r2,-19
 8015400:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
 8015404:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 8015408:	d1600604 	addi	r5,gp,-32744
 801540c:	e13ffd17 	ldw	r4,-12(fp)
 8015410:	8014e000 	call	8014e00 <alt_find_dev>
 8015414:	e0bff815 	stw	r2,-32(fp)
 8015418:	e0bff817 	ldw	r2,-32(fp)
 801541c:	1000051e 	bne	r2,zero,8015434 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 8015420:	e13ffd17 	ldw	r4,-12(fp)
 8015424:	80159e80 	call	80159e8 <alt_find_file>
 8015428:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
 801542c:	00800044 	movi	r2,1
 8015430:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 8015434:	e0bff817 	ldw	r2,-32(fp)
 8015438:	10002b26 	beq	r2,zero,80154e8 <open+0x110>
  {
    if ((index = alt_get_fd (dev)) < 0)
 801543c:	e13ff817 	ldw	r4,-32(fp)
 8015440:	8015af00 	call	8015af0 <alt_get_fd>
 8015444:	e0bff915 	stw	r2,-28(fp)
 8015448:	e0bff917 	ldw	r2,-28(fp)
 801544c:	1000030e 	bge	r2,zero,801545c <open+0x84>
    {
      status = index;
 8015450:	e0bff917 	ldw	r2,-28(fp)
 8015454:	e0bffa15 	stw	r2,-24(fp)
 8015458:	00002506 	br	80154f0 <open+0x118>
    }
    else
    {
      fd = &alt_fd_list[index];
 801545c:	01400304 	movi	r5,12
 8015460:	e13ff917 	ldw	r4,-28(fp)
 8015464:	80116700 	call	8011670 <__mulsi3>
 8015468:	1007883a 	mov	r3,r2
 801546c:	00820074 	movhi	r2,2049
 8015470:	109d6404 	addi	r2,r2,30096
 8015474:	1885883a 	add	r2,r3,r2
 8015478:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 801547c:	e0fffe17 	ldw	r3,-8(fp)
 8015480:	00900034 	movhi	r2,16384
 8015484:	10bfffc4 	addi	r2,r2,-1
 8015488:	1886703a 	and	r3,r3,r2
 801548c:	e0bffc17 	ldw	r2,-16(fp)
 8015490:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 8015494:	e0bffb17 	ldw	r2,-20(fp)
 8015498:	1000051e 	bne	r2,zero,80154b0 <open+0xd8>
 801549c:	e13ffc17 	ldw	r4,-16(fp)
 80154a0:	80152ec0 	call	80152ec <alt_file_locked>
 80154a4:	e0bffa15 	stw	r2,-24(fp)
 80154a8:	e0bffa17 	ldw	r2,-24(fp)
 80154ac:	10001016 	blt	r2,zero,80154f0 <open+0x118>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 80154b0:	e0bff817 	ldw	r2,-32(fp)
 80154b4:	10800317 	ldw	r2,12(r2)
 80154b8:	10000826 	beq	r2,zero,80154dc <open+0x104>
 80154bc:	e0bff817 	ldw	r2,-32(fp)
 80154c0:	10800317 	ldw	r2,12(r2)
 80154c4:	e1ffff17 	ldw	r7,-4(fp)
 80154c8:	e1bffe17 	ldw	r6,-8(fp)
 80154cc:	e17ffd17 	ldw	r5,-12(fp)
 80154d0:	e13ffc17 	ldw	r4,-16(fp)
 80154d4:	103ee83a 	callr	r2
 80154d8:	00000106 	br	80154e0 <open+0x108>
 80154dc:	0005883a 	mov	r2,zero
 80154e0:	e0bffa15 	stw	r2,-24(fp)
 80154e4:	00000206 	br	80154f0 <open+0x118>
      }
    }
  }
  else
  {
    status = -ENODEV;
 80154e8:	00bffb44 	movi	r2,-19
 80154ec:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 80154f0:	e0bffa17 	ldw	r2,-24(fp)
 80154f4:	1000090e 	bge	r2,zero,801551c <open+0x144>
  {
    alt_release_fd (index);  
 80154f8:	e13ff917 	ldw	r4,-28(fp)
 80154fc:	801579c0 	call	801579c <alt_release_fd>
    ALT_ERRNO = -status;
 8015500:	80152b00 	call	80152b0 <alt_get_errno>
 8015504:	1007883a 	mov	r3,r2
 8015508:	e0bffa17 	ldw	r2,-24(fp)
 801550c:	0085c83a 	sub	r2,zero,r2
 8015510:	18800015 	stw	r2,0(r3)
    return -1;
 8015514:	00bfffc4 	movi	r2,-1
 8015518:	00000106 	br	8015520 <open+0x148>
  }
  
  /* return the reference upon success */

  return index;
 801551c:	e0bff917 	ldw	r2,-28(fp)
}
 8015520:	e037883a 	mov	sp,fp
 8015524:	dfc00117 	ldw	ra,4(sp)
 8015528:	df000017 	ldw	fp,0(sp)
 801552c:	dec00204 	addi	sp,sp,8
 8015530:	f800283a 	ret

08015534 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
 8015534:	defff204 	addi	sp,sp,-56
 8015538:	dfc00a15 	stw	ra,40(sp)
 801553c:	df000915 	stw	fp,36(sp)
 8015540:	df000904 	addi	fp,sp,36
 8015544:	e13fff15 	stw	r4,-4(fp)
 8015548:	e1400215 	stw	r5,8(fp)
 801554c:	e1800315 	stw	r6,12(fp)
 8015550:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
 8015554:	e0800204 	addi	r2,fp,8
 8015558:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
 801555c:	e0bfff17 	ldw	r2,-4(fp)
 8015560:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
 8015564:	00006f06 	br	8015724 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
 8015568:	e0bff807 	ldb	r2,-32(fp)
 801556c:	10800960 	cmpeqi	r2,r2,37
 8015570:	1000041e 	bne	r2,zero,8015584 <alt_printf+0x50>
        {
            alt_putchar(c);
 8015574:	e0bff807 	ldb	r2,-32(fp)
 8015578:	1009883a 	mov	r4,r2
 801557c:	80157600 	call	8015760 <alt_putchar>
 8015580:	00006806 	br	8015724 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
 8015584:	e0bff717 	ldw	r2,-36(fp)
 8015588:	10c00044 	addi	r3,r2,1
 801558c:	e0fff715 	stw	r3,-36(fp)
 8015590:	10800003 	ldbu	r2,0(r2)
 8015594:	e0bff805 	stb	r2,-32(fp)
 8015598:	e0bff807 	ldb	r2,-32(fp)
 801559c:	10006926 	beq	r2,zero,8015744 <alt_printf+0x210>
            {
                if (c == '%')
 80155a0:	e0bff807 	ldb	r2,-32(fp)
 80155a4:	10800958 	cmpnei	r2,r2,37
 80155a8:	1000041e 	bne	r2,zero,80155bc <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
 80155ac:	e0bff807 	ldb	r2,-32(fp)
 80155b0:	1009883a 	mov	r4,r2
 80155b4:	80157600 	call	8015760 <alt_putchar>
 80155b8:	00005a06 	br	8015724 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
 80155bc:	e0bff807 	ldb	r2,-32(fp)
 80155c0:	108018d8 	cmpnei	r2,r2,99
 80155c4:	1000081e 	bne	r2,zero,80155e8 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
 80155c8:	e0bffe17 	ldw	r2,-8(fp)
 80155cc:	10c00104 	addi	r3,r2,4
 80155d0:	e0fffe15 	stw	r3,-8(fp)
 80155d4:	10800017 	ldw	r2,0(r2)
 80155d8:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
 80155dc:	e13ffd17 	ldw	r4,-12(fp)
 80155e0:	80157600 	call	8015760 <alt_putchar>
 80155e4:	00004f06 	br	8015724 <alt_printf+0x1f0>
                }
                else if (c == 'x')
 80155e8:	e0bff807 	ldb	r2,-32(fp)
 80155ec:	10801e18 	cmpnei	r2,r2,120
 80155f0:	1000341e 	bne	r2,zero,80156c4 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
 80155f4:	e0bffe17 	ldw	r2,-8(fp)
 80155f8:	10c00104 	addi	r3,r2,4
 80155fc:	e0fffe15 	stw	r3,-8(fp)
 8015600:	10800017 	ldw	r2,0(r2)
 8015604:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
 8015608:	e0bffb17 	ldw	r2,-20(fp)
 801560c:	1000031e 	bne	r2,zero,801561c <alt_printf+0xe8>
                    {
                        alt_putchar('0');
 8015610:	01000c04 	movi	r4,48
 8015614:	80157600 	call	8015760 <alt_putchar>
                        continue;
 8015618:	00004206 	br	8015724 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
 801561c:	00800704 	movi	r2,28
 8015620:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
 8015624:	00000306 	br	8015634 <alt_printf+0x100>
                        digit_shift -= 4;
 8015628:	e0bff917 	ldw	r2,-28(fp)
 801562c:	10bfff04 	addi	r2,r2,-4
 8015630:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
 8015634:	00c003c4 	movi	r3,15
 8015638:	e0bff917 	ldw	r2,-28(fp)
 801563c:	1884983a 	sll	r2,r3,r2
 8015640:	1007883a 	mov	r3,r2
 8015644:	e0bffb17 	ldw	r2,-20(fp)
 8015648:	1884703a 	and	r2,r3,r2
 801564c:	103ff626 	beq	r2,zero,8015628 <__alt_data_end+0xffff5c28>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 8015650:	00001906 	br	80156b8 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
 8015654:	00c003c4 	movi	r3,15
 8015658:	e0bff917 	ldw	r2,-28(fp)
 801565c:	1884983a 	sll	r2,r3,r2
 8015660:	1007883a 	mov	r3,r2
 8015664:	e0bffb17 	ldw	r2,-20(fp)
 8015668:	1886703a 	and	r3,r3,r2
 801566c:	e0bff917 	ldw	r2,-28(fp)
 8015670:	1884d83a 	srl	r2,r3,r2
 8015674:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
 8015678:	e0bffc17 	ldw	r2,-16(fp)
 801567c:	108002a8 	cmpgeui	r2,r2,10
 8015680:	1000041e 	bne	r2,zero,8015694 <alt_printf+0x160>
                            c = '0' + digit;
 8015684:	e0bffc17 	ldw	r2,-16(fp)
 8015688:	10800c04 	addi	r2,r2,48
 801568c:	e0bff805 	stb	r2,-32(fp)
 8015690:	00000306 	br	80156a0 <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
 8015694:	e0bffc17 	ldw	r2,-16(fp)
 8015698:	108015c4 	addi	r2,r2,87
 801569c:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
 80156a0:	e0bff807 	ldb	r2,-32(fp)
 80156a4:	1009883a 	mov	r4,r2
 80156a8:	80157600 	call	8015760 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
 80156ac:	e0bff917 	ldw	r2,-28(fp)
 80156b0:	10bfff04 	addi	r2,r2,-4
 80156b4:	e0bff915 	stw	r2,-28(fp)
 80156b8:	e0bff917 	ldw	r2,-28(fp)
 80156bc:	103fe50e 	bge	r2,zero,8015654 <__alt_data_end+0xffff5c54>
 80156c0:	00001806 	br	8015724 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
 80156c4:	e0bff807 	ldb	r2,-32(fp)
 80156c8:	10801cd8 	cmpnei	r2,r2,115
 80156cc:	1000151e 	bne	r2,zero,8015724 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
 80156d0:	e0bffe17 	ldw	r2,-8(fp)
 80156d4:	10c00104 	addi	r3,r2,4
 80156d8:	e0fffe15 	stw	r3,-8(fp)
 80156dc:	10800017 	ldw	r2,0(r2)
 80156e0:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
 80156e4:	00000906 	br	801570c <alt_printf+0x1d8>
                      alt_putchar(*s++);
 80156e8:	e0bffa17 	ldw	r2,-24(fp)
 80156ec:	10c00044 	addi	r3,r2,1
 80156f0:	e0fffa15 	stw	r3,-24(fp)
 80156f4:	10800003 	ldbu	r2,0(r2)
 80156f8:	10803fcc 	andi	r2,r2,255
 80156fc:	1080201c 	xori	r2,r2,128
 8015700:	10bfe004 	addi	r2,r2,-128
 8015704:	1009883a 	mov	r4,r2
 8015708:	80157600 	call	8015760 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
 801570c:	e0bffa17 	ldw	r2,-24(fp)
 8015710:	10800003 	ldbu	r2,0(r2)
 8015714:	10803fcc 	andi	r2,r2,255
 8015718:	1080201c 	xori	r2,r2,128
 801571c:	10bfe004 	addi	r2,r2,-128
 8015720:	103ff11e 	bne	r2,zero,80156e8 <__alt_data_end+0xffff5ce8>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
 8015724:	e0bff717 	ldw	r2,-36(fp)
 8015728:	10c00044 	addi	r3,r2,1
 801572c:	e0fff715 	stw	r3,-36(fp)
 8015730:	10800003 	ldbu	r2,0(r2)
 8015734:	e0bff805 	stb	r2,-32(fp)
 8015738:	e0bff807 	ldb	r2,-32(fp)
 801573c:	103f8a1e 	bne	r2,zero,8015568 <__alt_data_end+0xffff5b68>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
 8015740:	00000106 	br	8015748 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
 8015744:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
 8015748:	0001883a 	nop
 801574c:	e037883a 	mov	sp,fp
 8015750:	dfc00117 	ldw	ra,4(sp)
 8015754:	df000017 	ldw	fp,0(sp)
 8015758:	dec00504 	addi	sp,sp,20
 801575c:	f800283a 	ret

08015760 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
 8015760:	defffd04 	addi	sp,sp,-12
 8015764:	dfc00215 	stw	ra,8(sp)
 8015768:	df000115 	stw	fp,4(sp)
 801576c:	df000104 	addi	fp,sp,4
 8015770:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
 8015774:	d0a00117 	ldw	r2,-32764(gp)
 8015778:	10800217 	ldw	r2,8(r2)
 801577c:	100b883a 	mov	r5,r2
 8015780:	e13fff17 	ldw	r4,-4(fp)
 8015784:	8015cdc0 	call	8015cdc <putc>
#endif
#endif
}
 8015788:	e037883a 	mov	sp,fp
 801578c:	dfc00117 	ldw	ra,4(sp)
 8015790:	df000017 	ldw	fp,0(sp)
 8015794:	dec00204 	addi	sp,sp,8
 8015798:	f800283a 	ret

0801579c <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 801579c:	defffc04 	addi	sp,sp,-16
 80157a0:	dfc00315 	stw	ra,12(sp)
 80157a4:	df000215 	stw	fp,8(sp)
 80157a8:	dc000115 	stw	r16,4(sp)
 80157ac:	df000204 	addi	fp,sp,8
 80157b0:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
 80157b4:	e0bffe17 	ldw	r2,-8(fp)
 80157b8:	108000d0 	cmplti	r2,r2,3
 80157bc:	1000111e 	bne	r2,zero,8015804 <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
 80157c0:	04020074 	movhi	r16,2049
 80157c4:	841d6404 	addi	r16,r16,30096
 80157c8:	e0bffe17 	ldw	r2,-8(fp)
 80157cc:	01400304 	movi	r5,12
 80157d0:	1009883a 	mov	r4,r2
 80157d4:	80116700 	call	8011670 <__mulsi3>
 80157d8:	8085883a 	add	r2,r16,r2
 80157dc:	10800204 	addi	r2,r2,8
 80157e0:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 80157e4:	04020074 	movhi	r16,2049
 80157e8:	841d6404 	addi	r16,r16,30096
 80157ec:	e0bffe17 	ldw	r2,-8(fp)
 80157f0:	01400304 	movi	r5,12
 80157f4:	1009883a 	mov	r4,r2
 80157f8:	80116700 	call	8011670 <__mulsi3>
 80157fc:	8085883a 	add	r2,r16,r2
 8015800:	10000015 	stw	zero,0(r2)
  }
}
 8015804:	0001883a 	nop
 8015808:	e6ffff04 	addi	sp,fp,-4
 801580c:	dfc00217 	ldw	ra,8(sp)
 8015810:	df000117 	ldw	fp,4(sp)
 8015814:	dc000017 	ldw	r16,0(sp)
 8015818:	dec00304 	addi	sp,sp,12
 801581c:	f800283a 	ret

08015820 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 8015820:	defffa04 	addi	sp,sp,-24
 8015824:	df000515 	stw	fp,20(sp)
 8015828:	df000504 	addi	fp,sp,20
 801582c:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 8015830:	0005303a 	rdctl	r2,status
 8015834:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 8015838:	e0fffc17 	ldw	r3,-16(fp)
 801583c:	00bfff84 	movi	r2,-2
 8015840:	1884703a 	and	r2,r3,r2
 8015844:	1001703a 	wrctl	status,r2
  
  return context;
 8015848:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 801584c:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
 8015850:	e0bfff17 	ldw	r2,-4(fp)
 8015854:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 8015858:	e0bffd17 	ldw	r2,-12(fp)
 801585c:	10800017 	ldw	r2,0(r2)
 8015860:	e0fffd17 	ldw	r3,-12(fp)
 8015864:	18c00117 	ldw	r3,4(r3)
 8015868:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
 801586c:	e0bffd17 	ldw	r2,-12(fp)
 8015870:	10800117 	ldw	r2,4(r2)
 8015874:	e0fffd17 	ldw	r3,-12(fp)
 8015878:	18c00017 	ldw	r3,0(r3)
 801587c:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 8015880:	e0bffd17 	ldw	r2,-12(fp)
 8015884:	e0fffd17 	ldw	r3,-12(fp)
 8015888:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
 801588c:	e0bffd17 	ldw	r2,-12(fp)
 8015890:	e0fffd17 	ldw	r3,-12(fp)
 8015894:	10c00015 	stw	r3,0(r2)
 8015898:	e0bffb17 	ldw	r2,-20(fp)
 801589c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 80158a0:	e0bffe17 	ldw	r2,-8(fp)
 80158a4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 80158a8:	0001883a 	nop
 80158ac:	e037883a 	mov	sp,fp
 80158b0:	df000017 	ldw	fp,0(sp)
 80158b4:	dec00104 	addi	sp,sp,4
 80158b8:	f800283a 	ret

080158bc <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 80158bc:	defffb04 	addi	sp,sp,-20
 80158c0:	dfc00415 	stw	ra,16(sp)
 80158c4:	df000315 	stw	fp,12(sp)
 80158c8:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 80158cc:	d0a00b17 	ldw	r2,-32724(gp)
 80158d0:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 80158d4:	d0a4e817 	ldw	r2,-27744(gp)
 80158d8:	10800044 	addi	r2,r2,1
 80158dc:	d0a4e815 	stw	r2,-27744(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 80158e0:	00002e06 	br	801599c <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
 80158e4:	e0bffd17 	ldw	r2,-12(fp)
 80158e8:	10800017 	ldw	r2,0(r2)
 80158ec:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 80158f0:	e0bffd17 	ldw	r2,-12(fp)
 80158f4:	10800403 	ldbu	r2,16(r2)
 80158f8:	10803fcc 	andi	r2,r2,255
 80158fc:	10000426 	beq	r2,zero,8015910 <alt_tick+0x54>
 8015900:	d0a4e817 	ldw	r2,-27744(gp)
 8015904:	1000021e 	bne	r2,zero,8015910 <alt_tick+0x54>
    {
      alarm->rollover = 0;
 8015908:	e0bffd17 	ldw	r2,-12(fp)
 801590c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 8015910:	e0bffd17 	ldw	r2,-12(fp)
 8015914:	10800217 	ldw	r2,8(r2)
 8015918:	d0e4e817 	ldw	r3,-27744(gp)
 801591c:	18801d36 	bltu	r3,r2,8015994 <alt_tick+0xd8>
 8015920:	e0bffd17 	ldw	r2,-12(fp)
 8015924:	10800403 	ldbu	r2,16(r2)
 8015928:	10803fcc 	andi	r2,r2,255
 801592c:	1000191e 	bne	r2,zero,8015994 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
 8015930:	e0bffd17 	ldw	r2,-12(fp)
 8015934:	10800317 	ldw	r2,12(r2)
 8015938:	e0fffd17 	ldw	r3,-12(fp)
 801593c:	18c00517 	ldw	r3,20(r3)
 8015940:	1809883a 	mov	r4,r3
 8015944:	103ee83a 	callr	r2
 8015948:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 801594c:	e0bfff17 	ldw	r2,-4(fp)
 8015950:	1000031e 	bne	r2,zero,8015960 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
 8015954:	e13ffd17 	ldw	r4,-12(fp)
 8015958:	80158200 	call	8015820 <alt_alarm_stop>
 801595c:	00000d06 	br	8015994 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
 8015960:	e0bffd17 	ldw	r2,-12(fp)
 8015964:	10c00217 	ldw	r3,8(r2)
 8015968:	e0bfff17 	ldw	r2,-4(fp)
 801596c:	1887883a 	add	r3,r3,r2
 8015970:	e0bffd17 	ldw	r2,-12(fp)
 8015974:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 8015978:	e0bffd17 	ldw	r2,-12(fp)
 801597c:	10c00217 	ldw	r3,8(r2)
 8015980:	d0a4e817 	ldw	r2,-27744(gp)
 8015984:	1880032e 	bgeu	r3,r2,8015994 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
 8015988:	e0bffd17 	ldw	r2,-12(fp)
 801598c:	00c00044 	movi	r3,1
 8015990:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
 8015994:	e0bffe17 	ldw	r2,-8(fp)
 8015998:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 801599c:	e0fffd17 	ldw	r3,-12(fp)
 80159a0:	d0a00b04 	addi	r2,gp,-32724
 80159a4:	18bfcf1e 	bne	r3,r2,80158e4 <__alt_data_end+0xffff5ee4>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
 80159a8:	0001883a 	nop
}
 80159ac:	0001883a 	nop
 80159b0:	e037883a 	mov	sp,fp
 80159b4:	dfc00117 	ldw	ra,4(sp)
 80159b8:	df000017 	ldw	fp,0(sp)
 80159bc:	dec00204 	addi	sp,sp,8
 80159c0:	f800283a 	ret

080159c4 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
 80159c4:	deffff04 	addi	sp,sp,-4
 80159c8:	df000015 	stw	fp,0(sp)
 80159cc:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 80159d0:	000170fa 	wrctl	ienable,zero
}
 80159d4:	0001883a 	nop
 80159d8:	e037883a 	mov	sp,fp
 80159dc:	df000017 	ldw	fp,0(sp)
 80159e0:	dec00104 	addi	sp,sp,4
 80159e4:	f800283a 	ret

080159e8 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 80159e8:	defffb04 	addi	sp,sp,-20
 80159ec:	dfc00415 	stw	ra,16(sp)
 80159f0:	df000315 	stw	fp,12(sp)
 80159f4:	df000304 	addi	fp,sp,12
 80159f8:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 80159fc:	d0a00417 	ldw	r2,-32752(gp)
 8015a00:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 8015a04:	00003106 	br	8015acc <alt_find_file+0xe4>
  {
    len = strlen(next->name);
 8015a08:	e0bffd17 	ldw	r2,-12(fp)
 8015a0c:	10800217 	ldw	r2,8(r2)
 8015a10:	1009883a 	mov	r4,r2
 8015a14:	80117b40 	call	80117b4 <strlen>
 8015a18:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
 8015a1c:	e0bffd17 	ldw	r2,-12(fp)
 8015a20:	10c00217 	ldw	r3,8(r2)
 8015a24:	e0bffe17 	ldw	r2,-8(fp)
 8015a28:	10bfffc4 	addi	r2,r2,-1
 8015a2c:	1885883a 	add	r2,r3,r2
 8015a30:	10800003 	ldbu	r2,0(r2)
 8015a34:	10803fcc 	andi	r2,r2,255
 8015a38:	1080201c 	xori	r2,r2,128
 8015a3c:	10bfe004 	addi	r2,r2,-128
 8015a40:	10800bd8 	cmpnei	r2,r2,47
 8015a44:	1000031e 	bne	r2,zero,8015a54 <alt_find_file+0x6c>
    {
      len -= 1;
 8015a48:	e0bffe17 	ldw	r2,-8(fp)
 8015a4c:	10bfffc4 	addi	r2,r2,-1
 8015a50:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 8015a54:	e0bffe17 	ldw	r2,-8(fp)
 8015a58:	e0ffff17 	ldw	r3,-4(fp)
 8015a5c:	1885883a 	add	r2,r3,r2
 8015a60:	10800003 	ldbu	r2,0(r2)
 8015a64:	10803fcc 	andi	r2,r2,255
 8015a68:	1080201c 	xori	r2,r2,128
 8015a6c:	10bfe004 	addi	r2,r2,-128
 8015a70:	10800be0 	cmpeqi	r2,r2,47
 8015a74:	1000081e 	bne	r2,zero,8015a98 <alt_find_file+0xb0>
 8015a78:	e0bffe17 	ldw	r2,-8(fp)
 8015a7c:	e0ffff17 	ldw	r3,-4(fp)
 8015a80:	1885883a 	add	r2,r3,r2
 8015a84:	10800003 	ldbu	r2,0(r2)
 8015a88:	10803fcc 	andi	r2,r2,255
 8015a8c:	1080201c 	xori	r2,r2,128
 8015a90:	10bfe004 	addi	r2,r2,-128
 8015a94:	10000a1e 	bne	r2,zero,8015ac0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
 8015a98:	e0bffd17 	ldw	r2,-12(fp)
 8015a9c:	10800217 	ldw	r2,8(r2)
 8015aa0:	e0fffe17 	ldw	r3,-8(fp)
 8015aa4:	180d883a 	mov	r6,r3
 8015aa8:	e17fff17 	ldw	r5,-4(fp)
 8015aac:	1009883a 	mov	r4,r2
 8015ab0:	8015c840 	call	8015c84 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 8015ab4:	1000021e 	bne	r2,zero,8015ac0 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 8015ab8:	e0bffd17 	ldw	r2,-12(fp)
 8015abc:	00000706 	br	8015adc <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
 8015ac0:	e0bffd17 	ldw	r2,-12(fp)
 8015ac4:	10800017 	ldw	r2,0(r2)
 8015ac8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 8015acc:	e0fffd17 	ldw	r3,-12(fp)
 8015ad0:	d0a00404 	addi	r2,gp,-32752
 8015ad4:	18bfcc1e 	bne	r3,r2,8015a08 <__alt_data_end+0xffff6008>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 8015ad8:	0005883a 	mov	r2,zero
}
 8015adc:	e037883a 	mov	sp,fp
 8015ae0:	dfc00117 	ldw	ra,4(sp)
 8015ae4:	df000017 	ldw	fp,0(sp)
 8015ae8:	dec00204 	addi	sp,sp,8
 8015aec:	f800283a 	ret

08015af0 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 8015af0:	defffa04 	addi	sp,sp,-24
 8015af4:	dfc00515 	stw	ra,20(sp)
 8015af8:	df000415 	stw	fp,16(sp)
 8015afc:	dc000315 	stw	r16,12(sp)
 8015b00:	df000404 	addi	fp,sp,16
 8015b04:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
 8015b08:	00bffa04 	movi	r2,-24
 8015b0c:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 8015b10:	e03ffc15 	stw	zero,-16(fp)
 8015b14:	00001d06 	br	8015b8c <alt_get_fd+0x9c>
  {
    if (!alt_fd_list[i].dev)
 8015b18:	04020074 	movhi	r16,2049
 8015b1c:	841d6404 	addi	r16,r16,30096
 8015b20:	e0bffc17 	ldw	r2,-16(fp)
 8015b24:	01400304 	movi	r5,12
 8015b28:	1009883a 	mov	r4,r2
 8015b2c:	80116700 	call	8011670 <__mulsi3>
 8015b30:	8085883a 	add	r2,r16,r2
 8015b34:	10800017 	ldw	r2,0(r2)
 8015b38:	1000111e 	bne	r2,zero,8015b80 <alt_get_fd+0x90>
    {
      alt_fd_list[i].dev = dev;
 8015b3c:	04020074 	movhi	r16,2049
 8015b40:	841d6404 	addi	r16,r16,30096
 8015b44:	e0bffc17 	ldw	r2,-16(fp)
 8015b48:	01400304 	movi	r5,12
 8015b4c:	1009883a 	mov	r4,r2
 8015b50:	80116700 	call	8011670 <__mulsi3>
 8015b54:	8085883a 	add	r2,r16,r2
 8015b58:	e0fffe17 	ldw	r3,-8(fp)
 8015b5c:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
 8015b60:	d0e00817 	ldw	r3,-32736(gp)
 8015b64:	e0bffc17 	ldw	r2,-16(fp)
 8015b68:	1880020e 	bge	r3,r2,8015b74 <alt_get_fd+0x84>
      {
        alt_max_fd = i;
 8015b6c:	e0bffc17 	ldw	r2,-16(fp)
 8015b70:	d0a00815 	stw	r2,-32736(gp)
      }
      rc = i;
 8015b74:	e0bffc17 	ldw	r2,-16(fp)
 8015b78:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 8015b7c:	00000606 	br	8015b98 <alt_get_fd+0xa8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 8015b80:	e0bffc17 	ldw	r2,-16(fp)
 8015b84:	10800044 	addi	r2,r2,1
 8015b88:	e0bffc15 	stw	r2,-16(fp)
 8015b8c:	e0bffc17 	ldw	r2,-16(fp)
 8015b90:	10800810 	cmplti	r2,r2,32
 8015b94:	103fe01e 	bne	r2,zero,8015b18 <__alt_data_end+0xffff6118>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 8015b98:	e0bffd17 	ldw	r2,-12(fp)
}
 8015b9c:	e6ffff04 	addi	sp,fp,-4
 8015ba0:	dfc00217 	ldw	ra,8(sp)
 8015ba4:	df000117 	ldw	fp,4(sp)
 8015ba8:	dc000017 	ldw	r16,0(sp)
 8015bac:	dec00304 	addi	sp,sp,12
 8015bb0:	f800283a 	ret

08015bb4 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 8015bb4:	defffe04 	addi	sp,sp,-8
 8015bb8:	df000115 	stw	fp,4(sp)
 8015bbc:	df000104 	addi	fp,sp,4
 8015bc0:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
 8015bc4:	e0bfff17 	ldw	r2,-4(fp)
 8015bc8:	10bffe84 	addi	r2,r2,-6
 8015bcc:	10c00428 	cmpgeui	r3,r2,16
 8015bd0:	18001a1e 	bne	r3,zero,8015c3c <alt_exception_cause_generated_bad_addr+0x88>
 8015bd4:	100690ba 	slli	r3,r2,2
 8015bd8:	00820074 	movhi	r2,2049
 8015bdc:	1096fb04 	addi	r2,r2,23532
 8015be0:	1885883a 	add	r2,r3,r2
 8015be4:	10800017 	ldw	r2,0(r2)
 8015be8:	1000683a 	jmp	r2
 8015bec:	08015c2c 	andhi	zero,at,1392
 8015bf0:	08015c2c 	andhi	zero,at,1392
 8015bf4:	08015c3c 	xorhi	zero,at,1392
 8015bf8:	08015c3c 	xorhi	zero,at,1392
 8015bfc:	08015c3c 	xorhi	zero,at,1392
 8015c00:	08015c2c 	andhi	zero,at,1392
 8015c04:	08015c34 	orhi	zero,at,1392
 8015c08:	08015c3c 	xorhi	zero,at,1392
 8015c0c:	08015c2c 	andhi	zero,at,1392
 8015c10:	08015c2c 	andhi	zero,at,1392
 8015c14:	08015c3c 	xorhi	zero,at,1392
 8015c18:	08015c2c 	andhi	zero,at,1392
 8015c1c:	08015c34 	orhi	zero,at,1392
 8015c20:	08015c3c 	xorhi	zero,at,1392
 8015c24:	08015c3c 	xorhi	zero,at,1392
 8015c28:	08015c2c 	andhi	zero,at,1392
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
 8015c2c:	00800044 	movi	r2,1
 8015c30:	00000306 	br	8015c40 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
 8015c34:	0005883a 	mov	r2,zero
 8015c38:	00000106 	br	8015c40 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
 8015c3c:	0005883a 	mov	r2,zero
  }
}
 8015c40:	e037883a 	mov	sp,fp
 8015c44:	df000017 	ldw	fp,0(sp)
 8015c48:	dec00104 	addi	sp,sp,4
 8015c4c:	f800283a 	ret

08015c50 <atexit>:
 8015c50:	200b883a 	mov	r5,r4
 8015c54:	000f883a 	mov	r7,zero
 8015c58:	000d883a 	mov	r6,zero
 8015c5c:	0009883a 	mov	r4,zero
 8015c60:	8015d881 	jmpi	8015d88 <__register_exitproc>

08015c64 <exit>:
 8015c64:	defffe04 	addi	sp,sp,-8
 8015c68:	000b883a 	mov	r5,zero
 8015c6c:	dc000015 	stw	r16,0(sp)
 8015c70:	dfc00115 	stw	ra,4(sp)
 8015c74:	2021883a 	mov	r16,r4
 8015c78:	8015ee00 	call	8015ee0 <__call_exitprocs>
 8015c7c:	8009883a 	mov	r4,r16
 8015c80:	80160700 	call	8016070 <_exit>

08015c84 <memcmp>:
 8015c84:	218d883a 	add	r6,r4,r6
 8015c88:	21800826 	beq	r4,r6,8015cac <memcmp+0x28>
 8015c8c:	20800003 	ldbu	r2,0(r4)
 8015c90:	28c00003 	ldbu	r3,0(r5)
 8015c94:	10c00226 	beq	r2,r3,8015ca0 <memcmp+0x1c>
 8015c98:	10c5c83a 	sub	r2,r2,r3
 8015c9c:	f800283a 	ret
 8015ca0:	21000044 	addi	r4,r4,1
 8015ca4:	29400044 	addi	r5,r5,1
 8015ca8:	003ff706 	br	8015c88 <__alt_data_end+0xffff6288>
 8015cac:	0005883a 	mov	r2,zero
 8015cb0:	f800283a 	ret

08015cb4 <memcpy>:
 8015cb4:	2005883a 	mov	r2,r4
 8015cb8:	2007883a 	mov	r3,r4
 8015cbc:	218d883a 	add	r6,r4,r6
 8015cc0:	19800526 	beq	r3,r6,8015cd8 <memcpy+0x24>
 8015cc4:	29000003 	ldbu	r4,0(r5)
 8015cc8:	18c00044 	addi	r3,r3,1
 8015ccc:	29400044 	addi	r5,r5,1
 8015cd0:	193fffc5 	stb	r4,-1(r3)
 8015cd4:	003ffa06 	br	8015cc0 <__alt_data_end+0xffff62c0>
 8015cd8:	f800283a 	ret

08015cdc <putc>:
 8015cdc:	defffd04 	addi	sp,sp,-12
 8015ce0:	00820074 	movhi	r2,2049
 8015ce4:	dc000115 	stw	r16,4(sp)
 8015ce8:	dfc00215 	stw	ra,8(sp)
 8015cec:	10876104 	addi	r2,r2,7556
 8015cf0:	28800115 	stw	r2,4(r5)
 8015cf4:	00820074 	movhi	r2,2049
 8015cf8:	109dc504 	addi	r2,r2,30484
 8015cfc:	d9000005 	stb	r4,0(sp)
 8015d00:	2021883a 	mov	r16,r4
 8015d04:	11000017 	ldw	r4,0(r2)
 8015d08:	01c00044 	movi	r7,1
 8015d0c:	d80d883a 	mov	r6,sp
 8015d10:	8011d840 	call	8011d84 <__sfvwrite_small_dev>
 8015d14:	00ffffc4 	movi	r3,-1
 8015d18:	10c00126 	beq	r2,r3,8015d20 <putc+0x44>
 8015d1c:	8005883a 	mov	r2,r16
 8015d20:	dfc00217 	ldw	ra,8(sp)
 8015d24:	dc000117 	ldw	r16,4(sp)
 8015d28:	dec00304 	addi	sp,sp,12
 8015d2c:	f800283a 	ret

08015d30 <_putc_r>:
 8015d30:	defffd04 	addi	sp,sp,-12
 8015d34:	00820074 	movhi	r2,2049
 8015d38:	dc000115 	stw	r16,4(sp)
 8015d3c:	dfc00215 	stw	ra,8(sp)
 8015d40:	10876104 	addi	r2,r2,7556
 8015d44:	30800115 	stw	r2,4(r6)
 8015d48:	00820074 	movhi	r2,2049
 8015d4c:	109dc504 	addi	r2,r2,30484
 8015d50:	11000017 	ldw	r4,0(r2)
 8015d54:	2821883a 	mov	r16,r5
 8015d58:	01c00044 	movi	r7,1
 8015d5c:	300b883a 	mov	r5,r6
 8015d60:	d80d883a 	mov	r6,sp
 8015d64:	dc000005 	stb	r16,0(sp)
 8015d68:	8011d840 	call	8011d84 <__sfvwrite_small_dev>
 8015d6c:	00ffffc4 	movi	r3,-1
 8015d70:	10c00126 	beq	r2,r3,8015d78 <_putc_r+0x48>
 8015d74:	8005883a 	mov	r2,r16
 8015d78:	dfc00217 	ldw	ra,8(sp)
 8015d7c:	dc000117 	ldw	r16,4(sp)
 8015d80:	dec00304 	addi	sp,sp,12
 8015d84:	f800283a 	ret

08015d88 <__register_exitproc>:
 8015d88:	00820074 	movhi	r2,2049
 8015d8c:	109dc404 	addi	r2,r2,30480
 8015d90:	10c00017 	ldw	r3,0(r2)
 8015d94:	defff904 	addi	sp,sp,-28
 8015d98:	dc000015 	stw	r16,0(sp)
 8015d9c:	1c000c17 	ldw	r16,48(r3)
 8015da0:	dd400515 	stw	r21,20(sp)
 8015da4:	dd000415 	stw	r20,16(sp)
 8015da8:	dcc00315 	stw	r19,12(sp)
 8015dac:	dc800215 	stw	r18,8(sp)
 8015db0:	dc400115 	stw	r17,4(sp)
 8015db4:	dfc00615 	stw	ra,24(sp)
 8015db8:	202b883a 	mov	r21,r4
 8015dbc:	2823883a 	mov	r17,r5
 8015dc0:	3027883a 	mov	r19,r6
 8015dc4:	3825883a 	mov	r18,r7
 8015dc8:	1029883a 	mov	r20,r2
 8015dcc:	8000021e 	bne	r16,zero,8015dd8 <__register_exitproc+0x50>
 8015dd0:	1c000d04 	addi	r16,r3,52
 8015dd4:	1c000c15 	stw	r16,48(r3)
 8015dd8:	80800117 	ldw	r2,4(r16)
 8015ddc:	00c007c4 	movi	r3,31
 8015de0:	1880110e 	bge	r3,r2,8015e28 <__register_exitproc+0xa0>
 8015de4:	00800034 	movhi	r2,0
 8015de8:	10800004 	addi	r2,r2,0
 8015dec:	1000021e 	bne	r2,zero,8015df8 <__register_exitproc+0x70>
 8015df0:	00bfffc4 	movi	r2,-1
 8015df4:	00003106 	br	8015ebc <__register_exitproc+0x134>
 8015df8:	01002304 	movi	r4,140
 8015dfc:	00000000 	call	0 <__alt_mem_sdram-0x4000000>
 8015e00:	1021883a 	mov	r16,r2
 8015e04:	103ffa26 	beq	r2,zero,8015df0 <__alt_data_end+0xffff63f0>
 8015e08:	10000115 	stw	zero,4(r2)
 8015e0c:	a0800017 	ldw	r2,0(r20)
 8015e10:	10c00c17 	ldw	r3,48(r2)
 8015e14:	80c00015 	stw	r3,0(r16)
 8015e18:	14000c15 	stw	r16,48(r2)
 8015e1c:	80002215 	stw	zero,136(r16)
 8015e20:	a8001d26 	beq	r21,zero,8015e98 <__register_exitproc+0x110>
 8015e24:	00000606 	br	8015e40 <__register_exitproc+0xb8>
 8015e28:	a8001b26 	beq	r21,zero,8015e98 <__register_exitproc+0x110>
 8015e2c:	80802217 	ldw	r2,136(r16)
 8015e30:	1000091e 	bne	r2,zero,8015e58 <__register_exitproc+0xd0>
 8015e34:	00800034 	movhi	r2,0
 8015e38:	10800004 	addi	r2,r2,0
 8015e3c:	103fec26 	beq	r2,zero,8015df0 <__alt_data_end+0xffff63f0>
 8015e40:	01004204 	movi	r4,264
 8015e44:	00000000 	call	0 <__alt_mem_sdram-0x4000000>
 8015e48:	103fe926 	beq	r2,zero,8015df0 <__alt_data_end+0xffff63f0>
 8015e4c:	10004015 	stw	zero,256(r2)
 8015e50:	10004115 	stw	zero,260(r2)
 8015e54:	80802215 	stw	r2,136(r16)
 8015e58:	81400117 	ldw	r5,4(r16)
 8015e5c:	01000044 	movi	r4,1
 8015e60:	2947883a 	add	r3,r5,r5
 8015e64:	18c7883a 	add	r3,r3,r3
 8015e68:	10c7883a 	add	r3,r2,r3
 8015e6c:	1cc00015 	stw	r19,0(r3)
 8015e70:	2148983a 	sll	r4,r4,r5
 8015e74:	11404017 	ldw	r5,256(r2)
 8015e78:	290ab03a 	or	r5,r5,r4
 8015e7c:	11404015 	stw	r5,256(r2)
 8015e80:	1c802015 	stw	r18,128(r3)
 8015e84:	00c00084 	movi	r3,2
 8015e88:	a8c0031e 	bne	r21,r3,8015e98 <__register_exitproc+0x110>
 8015e8c:	10c04117 	ldw	r3,260(r2)
 8015e90:	1908b03a 	or	r4,r3,r4
 8015e94:	11004115 	stw	r4,260(r2)
 8015e98:	80800117 	ldw	r2,4(r16)
 8015e9c:	10c00044 	addi	r3,r2,1
 8015ea0:	10800084 	addi	r2,r2,2
 8015ea4:	1085883a 	add	r2,r2,r2
 8015ea8:	1085883a 	add	r2,r2,r2
 8015eac:	80c00115 	stw	r3,4(r16)
 8015eb0:	80a1883a 	add	r16,r16,r2
 8015eb4:	84400015 	stw	r17,0(r16)
 8015eb8:	0005883a 	mov	r2,zero
 8015ebc:	dfc00617 	ldw	ra,24(sp)
 8015ec0:	dd400517 	ldw	r21,20(sp)
 8015ec4:	dd000417 	ldw	r20,16(sp)
 8015ec8:	dcc00317 	ldw	r19,12(sp)
 8015ecc:	dc800217 	ldw	r18,8(sp)
 8015ed0:	dc400117 	ldw	r17,4(sp)
 8015ed4:	dc000017 	ldw	r16,0(sp)
 8015ed8:	dec00704 	addi	sp,sp,28
 8015edc:	f800283a 	ret

08015ee0 <__call_exitprocs>:
 8015ee0:	defff504 	addi	sp,sp,-44
 8015ee4:	dd000515 	stw	r20,20(sp)
 8015ee8:	05020074 	movhi	r20,2049
 8015eec:	dc800315 	stw	r18,12(sp)
 8015ef0:	dfc00a15 	stw	ra,40(sp)
 8015ef4:	df000915 	stw	fp,36(sp)
 8015ef8:	ddc00815 	stw	r23,32(sp)
 8015efc:	dd800715 	stw	r22,28(sp)
 8015f00:	dd400615 	stw	r21,24(sp)
 8015f04:	dcc00415 	stw	r19,16(sp)
 8015f08:	dc400215 	stw	r17,8(sp)
 8015f0c:	dc000115 	stw	r16,4(sp)
 8015f10:	d9000015 	stw	r4,0(sp)
 8015f14:	2825883a 	mov	r18,r5
 8015f18:	a51dc404 	addi	r20,r20,30480
 8015f1c:	a4400017 	ldw	r17,0(r20)
 8015f20:	8cc00c17 	ldw	r19,48(r17)
 8015f24:	8c400c04 	addi	r17,r17,48
 8015f28:	98004526 	beq	r19,zero,8016040 <__call_exitprocs+0x160>
 8015f2c:	9c000117 	ldw	r16,4(r19)
 8015f30:	00900034 	movhi	r2,16384
 8015f34:	10bfffc4 	addi	r2,r2,-1
 8015f38:	9d402217 	ldw	r21,136(r19)
 8015f3c:	85bfffc4 	addi	r22,r16,-1
 8015f40:	80a1883a 	add	r16,r16,r2
 8015f44:	8421883a 	add	r16,r16,r16
 8015f48:	8421883a 	add	r16,r16,r16
 8015f4c:	ac2f883a 	add	r23,r21,r16
 8015f50:	84000204 	addi	r16,r16,8
 8015f54:	9c21883a 	add	r16,r19,r16
 8015f58:	b0002716 	blt	r22,zero,8015ff8 <__call_exitprocs+0x118>
 8015f5c:	90000726 	beq	r18,zero,8015f7c <__call_exitprocs+0x9c>
 8015f60:	a800041e 	bne	r21,zero,8015f74 <__call_exitprocs+0x94>
 8015f64:	b5bfffc4 	addi	r22,r22,-1
 8015f68:	bdffff04 	addi	r23,r23,-4
 8015f6c:	843fff04 	addi	r16,r16,-4
 8015f70:	003ff906 	br	8015f58 <__alt_data_end+0xffff6558>
 8015f74:	b9002017 	ldw	r4,128(r23)
 8015f78:	913ffa1e 	bne	r18,r4,8015f64 <__alt_data_end+0xffff6564>
 8015f7c:	99000117 	ldw	r4,4(r19)
 8015f80:	82000017 	ldw	r8,0(r16)
 8015f84:	213fffc4 	addi	r4,r4,-1
 8015f88:	b100021e 	bne	r22,r4,8015f94 <__call_exitprocs+0xb4>
 8015f8c:	9d800115 	stw	r22,4(r19)
 8015f90:	00000106 	br	8015f98 <__call_exitprocs+0xb8>
 8015f94:	80000015 	stw	zero,0(r16)
 8015f98:	403ff226 	beq	r8,zero,8015f64 <__alt_data_end+0xffff6564>
 8015f9c:	9f000117 	ldw	fp,4(r19)
 8015fa0:	a8000526 	beq	r21,zero,8015fb8 <__call_exitprocs+0xd8>
 8015fa4:	00800044 	movi	r2,1
 8015fa8:	1592983a 	sll	r9,r2,r22
 8015fac:	a9404017 	ldw	r5,256(r21)
 8015fb0:	494a703a 	and	r5,r9,r5
 8015fb4:	2800021e 	bne	r5,zero,8015fc0 <__call_exitprocs+0xe0>
 8015fb8:	403ee83a 	callr	r8
 8015fbc:	00000906 	br	8015fe4 <__call_exitprocs+0x104>
 8015fc0:	a9004117 	ldw	r4,260(r21)
 8015fc4:	4908703a 	and	r4,r9,r4
 8015fc8:	2000041e 	bne	r4,zero,8015fdc <__call_exitprocs+0xfc>
 8015fcc:	b9400017 	ldw	r5,0(r23)
 8015fd0:	d9000017 	ldw	r4,0(sp)
 8015fd4:	403ee83a 	callr	r8
 8015fd8:	00000206 	br	8015fe4 <__call_exitprocs+0x104>
 8015fdc:	b9000017 	ldw	r4,0(r23)
 8015fe0:	403ee83a 	callr	r8
 8015fe4:	99000117 	ldw	r4,4(r19)
 8015fe8:	e13fcc1e 	bne	fp,r4,8015f1c <__alt_data_end+0xffff651c>
 8015fec:	89000017 	ldw	r4,0(r17)
 8015ff0:	993fdc26 	beq	r19,r4,8015f64 <__alt_data_end+0xffff6564>
 8015ff4:	003fc906 	br	8015f1c <__alt_data_end+0xffff651c>
 8015ff8:	00800034 	movhi	r2,0
 8015ffc:	10800004 	addi	r2,r2,0
 8016000:	10000f26 	beq	r2,zero,8016040 <__call_exitprocs+0x160>
 8016004:	99400117 	ldw	r5,4(r19)
 8016008:	99000017 	ldw	r4,0(r19)
 801600c:	2800091e 	bne	r5,zero,8016034 <__call_exitprocs+0x154>
 8016010:	20000826 	beq	r4,zero,8016034 <__call_exitprocs+0x154>
 8016014:	89000015 	stw	r4,0(r17)
 8016018:	a8000226 	beq	r21,zero,8016024 <__call_exitprocs+0x144>
 801601c:	a809883a 	mov	r4,r21
 8016020:	00000000 	call	0 <__alt_mem_sdram-0x4000000>
 8016024:	9809883a 	mov	r4,r19
 8016028:	00000000 	call	0 <__alt_mem_sdram-0x4000000>
 801602c:	8cc00017 	ldw	r19,0(r17)
 8016030:	003fbd06 	br	8015f28 <__alt_data_end+0xffff6528>
 8016034:	9823883a 	mov	r17,r19
 8016038:	2027883a 	mov	r19,r4
 801603c:	003fba06 	br	8015f28 <__alt_data_end+0xffff6528>
 8016040:	dfc00a17 	ldw	ra,40(sp)
 8016044:	df000917 	ldw	fp,36(sp)
 8016048:	ddc00817 	ldw	r23,32(sp)
 801604c:	dd800717 	ldw	r22,28(sp)
 8016050:	dd400617 	ldw	r21,24(sp)
 8016054:	dd000517 	ldw	r20,20(sp)
 8016058:	dcc00417 	ldw	r19,16(sp)
 801605c:	dc800317 	ldw	r18,12(sp)
 8016060:	dc400217 	ldw	r17,8(sp)
 8016064:	dc000117 	ldw	r16,4(sp)
 8016068:	dec00b04 	addi	sp,sp,44
 801606c:	f800283a 	ret

08016070 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 8016070:	defffd04 	addi	sp,sp,-12
 8016074:	df000215 	stw	fp,8(sp)
 8016078:	df000204 	addi	fp,sp,8
 801607c:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
 8016080:	0001883a 	nop
 8016084:	e0bfff17 	ldw	r2,-4(fp)
 8016088:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
 801608c:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 8016090:	10000226 	beq	r2,zero,801609c <_exit+0x2c>
    ALT_SIM_FAIL();
 8016094:	002af070 	cmpltui	zero,zero,43969
 8016098:	00000106 	br	80160a0 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
 801609c:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 80160a0:	003fff06 	br	80160a0 <__alt_data_end+0xffff66a0>
