library verilog;
use verilog.vl_types.all;
entity mux4to1 is
    generic(
        WIDTH           : integer := 16
    );
    port(
        inA             : in     vl_logic_vector;
        inB             : in     vl_logic_vector;
        inC             : in     vl_logic_vector;
        inD             : in     vl_logic_vector;
        \out\           : out    vl_logic_vector;
        sel             : in     work.library_sv_unit.alu_mux_t
    );
end mux4to1;
