#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jul 24 17:20:25 2025
# Process ID: 7668
# Current directory: D:/FPGAmoudle/fftjian
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8352 D:\FPGAmoudle\fftjian\fftjian.xpr
# Log file: D:/FPGAmoudle/fftjian/vivado.log
# Journal file: D:/FPGAmoudle/fftjian\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGAmoudle/fftjian/fftjian.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
set_property PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property -dict [list CONFIG.transform_length {65536} CONFIG.target_clock_frequency {5} CONFIG.input_width {8} CONFIG.phase_factor_width {16} CONFIG.implementation_options {automatically_select} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_ips xfft_0]
generate_target all [get_files  D:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/xfft_0/xfft_0.xci]
export_ip_user_files -of_objects [get_files D:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/xfft_0/xfft_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/xfft_0/xfft_0.xci] -directory D:/FPGAmoudle/fftjian/fftjian.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files -ipstatic_source_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modelsim2020/modeltech64_2020.4/VIVADO_LIB} {questa=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/questa} {riviera=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/riviera} {activehdl=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.DDS_Clock_Rate {5} CONFIG.Phase_Width {32} CONFIG.Noise_Shaping {None} CONFIG.Output_Width {8} CONFIG.Output_Frequency1 {0}] [get_ips dds_compiler_0]
generate_target all [get_files  D:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci]
export_ip_user_files -of_objects [get_files D:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0.xci] -directory D:/FPGAmoudle/fftjian/fftjian.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files -ipstatic_source_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modelsim2020/modeltech64_2020.4/VIVADO_LIB} {questa=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/questa} {riviera=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/riviera} {activehdl=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"sign"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
set_property PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/FPGAmoudle/fftjian/fftjian.runs/impl_1/fft_dds_signal_recovery.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
create_ip -name cordic -vendor xilinx.com -library ip -version 6.0 -module_name cordic_0 -dir d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip
set_property -dict [list CONFIG.Functional_Selection {Square_Root} CONFIG.ARESETN {true} CONFIG.Data_Format {UnsignedFraction} CONFIG.Output_Width {16} CONFIG.Coarse_Rotation {false}] [get_ips cordic_0]
generate_target {instantiation_template} [get_files d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci]
generate_target all [get_files  d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci]
catch { config_ip_cache -export [get_ips -all cordic_0] }
export_ip_user_files -of_objects [get_files d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci]
launch_runs -jobs 16 cordic_0_synth_1
export_simulation -of_objects [get_files d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci] -directory D:/FPGAmoudle/fftjian/fftjian.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files -ipstatic_source_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modelsim2020/modeltech64_2020.4/VIVADO_LIB} {questa=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/questa} {riviera=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/riviera} {activehdl=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_ip_run [get_files -of_objects [get_fileset cordic_0] d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci]
set_property generate_synth_checkpoint false [get_files  d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci]
generate_target all [get_files  d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci]
export_ip_user_files -of_objects [get_files d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci] -directory D:/FPGAmoudle/fftjian/fftjian.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files -ipstatic_source_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modelsim2020/modeltech64_2020.4/VIVADO_LIB} {questa=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/questa} {riviera=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/riviera} {activehdl=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Output_Width {8}] [get_ips cordic_0]
generate_target all [get_files  d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci]
export_ip_user_files -of_objects [get_files d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/FPGAmoudle/fftjian/fftjian.srcs/sources_1/ip/cordic_0/cordic_0.xci] -directory D:/FPGAmoudle/fftjian/fftjian.ip_user_files/sim_scripts -ip_user_files_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files -ipstatic_source_dir D:/FPGAmoudle/fftjian/fftjian.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/modelsim2020/modeltech64_2020.4/VIVADO_LIB} {questa=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/questa} {riviera=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/riviera} {activehdl=D:/FPGAmoudle/fftjian/fftjian.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
