
/*
 * Auto generated Run-Time-Environment Configuration File
 *      *** Do not modify ! ***
 *
 * Project: 'f303' 
 * Target:  'Target 1' 
 */

#ifndef RTE_COMPONENTS_H
#define RTE_COMPONENTS_H


/*
 * Define the Device Header File: 
 */
#define CMSIS_device_header "gd32f30x.h"

/*  GigaDevice::Device:GD32F30x_StdPeripherals:ADC:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_ADC
/*  GigaDevice::Device:GD32F30x_StdPeripherals:BKP:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_BKP
/*  GigaDevice::Device:GD32F30x_StdPeripherals:CAN:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_CAN
/*  GigaDevice::Device:GD32F30x_StdPeripherals:CRC:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_CRC
/*  GigaDevice::Device:GD32F30x_StdPeripherals:CTC:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_CTC
/*  GigaDevice::Device:GD32F30x_StdPeripherals:DAC:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_DAC
/*  GigaDevice::Device:GD32F30x_StdPeripherals:DBG:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_DBG
/*  GigaDevice::Device:GD32F30x_StdPeripherals:DMA:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_DMA
/*  GigaDevice::Device:GD32F30x_StdPeripherals:ENET:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_ENET
/*  GigaDevice::Device:GD32F30x_StdPeripherals:EXMC:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_EXMC
/*  GigaDevice::Device:GD32F30x_StdPeripherals:EXTI:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_EXTI
/*  GigaDevice::Device:GD32F30x_StdPeripherals:FMC:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_FMC
/*  GigaDevice::Device:GD32F30x_StdPeripherals:FWDGT:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_FWDGT
/*  GigaDevice::Device:GD32F30x_StdPeripherals:GPIO:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_GPIO
/*  GigaDevice::Device:GD32F30x_StdPeripherals:I2C:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_I2C
/*  GigaDevice::Device:GD32F30x_StdPeripherals:MISC:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_MISC
/*  GigaDevice::Device:GD32F30x_StdPeripherals:PMU:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_PMU
/*  GigaDevice::Device:GD32F30x_StdPeripherals:RCU:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_RCU
/*  GigaDevice::Device:GD32F30x_StdPeripherals:RTC:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_RTC
/*  GigaDevice::Device:GD32F30x_StdPeripherals:SDIO:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_SDIO
/*  GigaDevice::Device:GD32F30x_StdPeripherals:SPI_I2S:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_SPI
/*  GigaDevice::Device:GD32F30x_StdPeripherals:TIMER:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_TIMER
/*  GigaDevice::Device:GD32F30x_StdPeripherals:USART:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_USART
/*  GigaDevice::Device:GD32F30x_StdPeripherals:WWDGT:2.1.0 */
#define RTE_DEVICE_STDPERIPHERALS_WWDGT


#endif /* RTE_COMPONENTS_H */
