/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon May  4 10:42:12 2015
 *                 Full Compile MD5 Checksum  3fa71b7874a727210919dce012235db9
 *                     (minus title and desc)
 *                 MD5 Checksum               354cf45b714a5565197034df92d073c7
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15517
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008005
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_HIF_CPU_INTR1_H__
#define BCHP_HIF_CPU_INTR1_H__

/***************************************************************************
 *HIF_CPU_INTR1 - HIF CPU0 Thread Processor 0 (TP0) Level 1 Interrupt Controller Registers
 ***************************************************************************/
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS        0x204a1500 /* [RO] Interrupt Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS        0x204a1504 /* [RO] Interrupt Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS        0x204a1508 /* [RO] Interrupt Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS        0x204a150c /* [RO] Interrupt Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS        0x204a1510 /* [RO] Interrupt Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS   0x204a1514 /* [RO] Interrupt Mask Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS   0x204a1518 /* [RO] Interrupt Mask Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS   0x204a151c /* [RO] Interrupt Mask Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS   0x204a1520 /* [RO] Interrupt Mask Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS   0x204a1524 /* [RO] Interrupt Mask Status Register */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET      0x204a1528 /* [WO] Interrupt Mask Set Register */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET      0x204a152c /* [WO] Interrupt Mask Set Register */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET      0x204a1530 /* [WO] Interrupt Mask Set Register */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET      0x204a1534 /* [WO] Interrupt Mask Set Register */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET      0x204a1538 /* [WO] Interrupt Mask Set Register */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR    0x204a153c /* [WO] Interrupt Mask Clear Register */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR    0x204a1540 /* [WO] Interrupt Mask Clear Register */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR    0x204a1544 /* [WO] Interrupt Mask Clear Register */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR    0x204a1548 /* [WO] Interrupt Mask Clear Register */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR    0x204a154c /* [WO] Interrupt Mask Clear Register */

/***************************************************************************
 *INTR_W0_STATUS - Interrupt Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: HIF_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_HIF_CPU_INTR_MASK        0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_HIF_CPU_INTR_SHIFT       31
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_HIF_CPU_INTR_DEFAULT     0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_18_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_18_CPU_INTR_MASK   0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_18_CPU_INTR_SHIFT  30
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_18_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_17_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_17_CPU_INTR_MASK   0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_17_CPU_INTR_SHIFT  29
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_17_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_16_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_16_CPU_INTR_MASK   0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_16_CPU_INTR_SHIFT  28
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_16_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_15_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_15_CPU_INTR_MASK   0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_15_CPU_INTR_SHIFT  27
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_15_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_14_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_14_CPU_INTR_MASK   0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_14_CPU_INTR_SHIFT  26
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_14_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: MOCA_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_MOCA_CPU_INTR_MASK       0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_MOCA_CPU_INTR_SHIFT      25
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_MOCA_CPU_INTR_DEFAULT    0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_56_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_56_CPU_INTR_MASK   0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_56_CPU_INTR_SHIFT  24
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_56_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: MEMC0_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_MEMC0_CPU_INTR_MASK      0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_MEMC0_CPU_INTR_SHIFT     23
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_MEMC0_CPU_INTR_DEFAULT   0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_13_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_13_CPU_INTR_MASK   0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_13_CPU_INTR_SHIFT  22
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_13_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_12_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_12_CPU_INTR_MASK   0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_12_CPU_INTR_SHIFT  21
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_12_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_11_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_11_CPU_INTR_MASK   0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_11_CPU_INTR_SHIFT  20
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_11_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_10_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_10_CPU_INTR_MASK   0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_10_CPU_INTR_SHIFT  19
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_10_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: AVS_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_AVS_CPU_INTR_MASK        0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_AVS_CPU_INTR_SHIFT       18
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_AVS_CPU_INTR_DEFAULT     0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SYS_PM_BBM_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SYS_PM_BBM_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SYS_PM_BBM_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SYS_PM_BBM_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_9_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_9_CPU_INTR_MASK    0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_9_CPU_INTR_SHIFT   16
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_9_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_8_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_8_CPU_INTR_MASK    0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_8_CPU_INTR_SHIFT   15
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_8_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_7_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_7_CPU_INTR_MASK    0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_7_CPU_INTR_SHIFT   14
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_7_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_6_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_6_CPU_INTR_MASK    0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_6_CPU_INTR_SHIFT   13
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_6_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_5_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_5_CPU_INTR_MASK    0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_5_CPU_INTR_SHIFT   12
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_5_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_4_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_4_CPU_INTR_MASK    0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_4_CPU_INTR_SHIFT   11
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_4_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CMDB_IRQ_1_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CMDB_IRQ_1_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CMDB_IRQ_1_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CMDB_IRQ_1_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CMDB_IRQ_0_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CMDB_IRQ_0_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CMDB_IRQ_0_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CMDB_IRQ_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CMDA_IRQ_1_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CMDA_IRQ_1_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CMDA_IRQ_1_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CMDA_IRQ_1_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CMDA_IRQ_0_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CMDA_IRQ_0_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CMDA_IRQ_0_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CMDA_IRQ_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: NMI_PIN_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_NMI_PIN_CPU_INTR_MASK    0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_NMI_PIN_CPU_INTR_SHIFT   6
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_NMI_PIN_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CPU_ACCESS_VIOL1_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_ACCESS_VIOL1_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_ACCESS_VIOL1_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_ACCESS_VIOL1_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: CPU_ACCESS_VIOL0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_ACCESS_VIOL0_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_ACCESS_VIOL0_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_CPU_ACCESS_VIOL0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_44_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_44_CPU_INTR_MASK   0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_44_CPU_INTR_SHIFT  3
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_44_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_43_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_43_CPU_INTR_MASK   0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_43_CPU_INTR_SHIFT  2
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_43_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_42_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_42_CPU_INTR_MASK   0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_42_CPU_INTR_SHIFT  1
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_42_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W0_STATUS :: SPARE_41_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_41_CPU_INTR_MASK   0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_41_CPU_INTR_SHIFT  0
#define BCHP_HIF_CPU_INTR1_INTR_W0_STATUS_SPARE_41_CPU_INTR_DEFAULT 0x00000000

/***************************************************************************
 *INTR_W1_STATUS - Interrupt Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SYS_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SYS_CPU_INTR_MASK        0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SYS_CPU_INTR_SHIFT       31
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SYS_CPU_INTR_DEFAULT     0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SPARE_25_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SPARE_25_CPU_INTR_MASK   0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SPARE_25_CPU_INTR_SHIFT  30
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SPARE_25_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SPARE_24_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SPARE_24_CPU_INTR_MASK   0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SPARE_24_CPU_INTR_SHIFT  29
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SPARE_24_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SPARE_23_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SPARE_23_CPU_INTR_MASK   0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SPARE_23_CPU_INTR_SHIFT  28
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SPARE_23_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SPARE_22_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SPARE_22_CPU_INTR_MASK   0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SPARE_22_CPU_INTR_SHIFT  27
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SPARE_22_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SPARE_21_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SPARE_21_CPU_INTR_MASK   0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SPARE_21_CPU_INTR_SHIFT  26
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SPARE_21_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE1_MSI_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_MSI_CPU_INTR_MASK  0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_MSI_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_MSI_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE0_MSI_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_MSI_CPU_INTR_MASK  0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_MSI_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_MSI_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE1_NMI_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_NMI_CPU_INTR_MASK  0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_NMI_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_NMI_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE1_INTR_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_INTR_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_INTR_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_INTR_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE1_INTD_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_INTD_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_INTD_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_INTD_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE1_INTC_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_INTC_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_INTC_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_INTC_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE1_INTB_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_INTB_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_INTB_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_INTB_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE1_INTA_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_INTA_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_INTA_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_INTA_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE1_ERR_ATTN_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_ERR_ATTN_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_ERR_ATTN_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE1_ERR_ATTN_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE0_NMI_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_NMI_CPU_INTR_MASK  0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_NMI_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_NMI_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE0_INTR_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_INTR_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_INTR_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_INTR_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE0_INTD_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_INTD_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_INTD_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_INTD_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE0_INTC_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_INTC_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_INTC_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_INTC_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE0_INTB_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_INTB_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_INTB_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_INTB_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE0_INTA_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_INTA_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_INTA_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_INTA_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: PCIE0_ERR_ATTN_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_ERR_ATTN_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_ERR_ATTN_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_PCIE0_ERR_ATTN_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: WEBHIF_NMI_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_NMI_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_NMI_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_NMI_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: WEBHIF_TIMER_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_TIMER_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_TIMER_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_TIMER_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: WEBHIF_STB_IPI0_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_STB_IPI0_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_STB_IPI0_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_STB_IPI0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: WEBHIF_IPI0_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_IPI0_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_IPI0_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_IPI0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: WEBHIF_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_CPU_INTR_MASK     0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_CPU_INTR_SHIFT    5
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_WEBHIF_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SDIO1_0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SDIO1_0_CPU_INTR_MASK    0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SDIO1_0_CPU_INTR_SHIFT   4
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SDIO1_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: SDIO0_0_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SDIO0_0_CPU_INTR_MASK    0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SDIO0_0_CPU_INTR_SHIFT   3
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_SDIO0_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: IPI1_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_IPI1_CPU_INTR_MASK       0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_IPI1_CPU_INTR_SHIFT      2
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_IPI1_CPU_INTR_DEFAULT    0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: IPI0_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_IPI0_CPU_INTR_MASK       0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_IPI0_CPU_INTR_SHIFT      1
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_IPI0_CPU_INTR_DEFAULT    0x00000000

/* HIF_CPU_INTR1 :: INTR_W1_STATUS :: HIF_SPI_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_HIF_SPI_CPU_INTR_MASK    0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_HIF_SPI_CPU_INTR_SHIFT   0
#define BCHP_HIF_CPU_INTR1_INTR_W1_STATUS_HIF_SPI_CPU_INTR_DEFAULT 0x00000000

/***************************************************************************
 *INTR_W2_STATUS - Interrupt Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE2_MSI_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_MSI_CPU_INTR_MASK  0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_MSI_CPU_INTR_SHIFT 31
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_MSI_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE2_NMI_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_NMI_CPU_INTR_MASK  0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_NMI_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_NMI_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE2_INTR_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_INTR_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_INTR_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_INTR_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE2_INTD_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_INTD_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_INTD_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_INTD_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE2_INTC_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_INTC_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_INTC_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_INTC_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE2_INTB_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_INTB_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_INTB_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_INTB_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE2_INTA_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_INTA_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_INTA_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_INTA_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: PCIE2_ERR_ATTN_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_ERR_ATTN_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_ERR_ATTN_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_PCIE2_ERR_ATTN_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: USB1_USBD_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB1_USBD_CPU_INTR_MASK  0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB1_USBD_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB1_USBD_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: USB1_XHCI_0_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB1_XHCI_0_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB1_XHCI_0_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB1_XHCI_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: USB0_XHCI_0_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB0_XHCI_0_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB0_XHCI_0_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB0_XHCI_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: USB1_OHCI_0_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB1_OHCI_0_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB1_OHCI_0_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB1_OHCI_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: USB0_OHCI_0_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB0_OHCI_0_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB0_OHCI_0_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB0_OHCI_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: USB1_EHCI_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB1_EHCI_0_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB1_EHCI_0_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB1_EHCI_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: USB0_EHCI_0_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB0_EHCI_0_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB0_EHCI_0_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB0_EHCI_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: USB0_BRIDGE_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB0_BRIDGE_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB0_BRIDGE_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_USB0_BRIDGE_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UART_RG_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UART_RG_CPU_INTR_MASK    0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UART_RG_CPU_INTR_SHIFT   15
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UART_RG_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_UART2_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_UART2_CPU_INTR_MASK  0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_UART2_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_UART2_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_UART1_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_UART1_CPU_INTR_MASK  0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_UART1_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_UART1_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_UART0_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_UART0_CPU_INTR_MASK  0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_UART0_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_UART0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_TMR_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_TMR_CPU_INTR_MASK    0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_TMR_CPU_INTR_SHIFT   11
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_TMR_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_SPI_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_SPI_CPU_INTR_MASK    0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_SPI_CPU_INTR_SHIFT   10
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_SPI_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: SPARE_40_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SPARE_40_CPU_INTR_MASK   0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SPARE_40_CPU_INTR_SHIFT  9
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SPARE_40_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: SPARE_39_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SPARE_39_CPU_INTR_MASK   0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SPARE_39_CPU_INTR_SHIFT  8
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SPARE_39_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_MAIN_AON_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_MAIN_AON_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_MAIN_AON_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_MAIN_AON_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_MAIN_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_MAIN_CPU_INTR_MASK   0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_MAIN_CPU_INTR_SHIFT  6
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_MAIN_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_BSC_AON_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_BSC_AON_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_BSC_AON_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_BSC_AON_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_BSC_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_BSC_CPU_INTR_MASK    0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_BSC_CPU_INTR_SHIFT   4
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_BSC_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_AUX_AON_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_AUX_AON_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_AUX_AON_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_AUX_AON_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: UPG_AUX_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_AUX_CPU_INTR_MASK    0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_AUX_CPU_INTR_SHIFT   2
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_UPG_AUX_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: SYS_PM_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SYS_PM_CPU_INTR_MASK     0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SYS_PM_CPU_INTR_SHIFT    1
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SYS_PM_CPU_INTR_DEFAULT  0x00000000

/* HIF_CPU_INTR1 :: INTR_W2_STATUS :: SYS_AON_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SYS_AON_CPU_INTR_MASK    0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SYS_AON_CPU_INTR_SHIFT   0
#define BCHP_HIF_CPU_INTR1_INTR_W2_STATUS_SYS_AON_CPU_INTR_DEFAULT 0x00000000

/***************************************************************************
 *INTR_W3_STATUS - Interrupt Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: FPM_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_FPM_CPU_INTR_MASK        0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_FPM_CPU_INTR_SHIFT       31
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_FPM_CPU_INTR_DEFAULT     0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: DFAP_RG_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_DFAP_RG_CPU_INTR_MASK    0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_DFAP_RG_CPU_INTR_SHIFT   30
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_DFAP_RG_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: DFAP_STB_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_DFAP_STB_CPU_INTR_MASK   0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_DFAP_STB_CPU_INTR_SHIFT  29
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_DFAP_STB_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SPARE_38_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_38_CPU_INTR_MASK   0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_38_CPU_INTR_SHIFT  28
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_38_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SPARE_37_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_37_CPU_INTR_MASK   0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_37_CPU_INTR_SHIFT  27
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_37_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: UNIMAC_CM_WOL_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UNIMAC_CM_WOL_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UNIMAC_CM_WOL_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UNIMAC_CM_WOL_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: UNIMAC_CM_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UNIMAC_CM_CPU_INTR_MASK  0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UNIMAC_CM_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_UNIMAC_CM_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SPARE_36_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_36_CPU_INTR_MASK   0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_36_CPU_INTR_SHIFT  24
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_36_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SPARE_35_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_35_CPU_INTR_MASK   0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_35_CPU_INTR_SHIFT  23
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_35_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SPARE_34_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_34_CPU_INTR_MASK   0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_34_CPU_INTR_SHIFT  22
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_34_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SPARE_33_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_33_CPU_INTR_MASK   0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_33_CPU_INTR_SHIFT  21
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_33_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SPARE_32_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_32_CPU_INTR_MASK   0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_32_CPU_INTR_SHIFT  20
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_32_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SPARE_31_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_31_CPU_INTR_MASK   0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_31_CPU_INTR_SHIFT  19
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_31_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SWITCH_1_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SWITCH_1_CPU_INTR_MASK   0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SWITCH_1_CPU_INTR_SHIFT  18
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SWITCH_1_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SWITCH_0_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SWITCH_0_CPU_INTR_MASK   0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SWITCH_0_CPU_INTR_SHIFT  17
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SWITCH_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: EXT_IRQ_07_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_07_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_07_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_07_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: EXT_IRQ_06_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_06_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_06_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_06_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: EXT_IRQ_05_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_05_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_05_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_05_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: EXT_IRQ_04_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_04_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_04_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_04_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: EXT_IRQ_03_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_03_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_03_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_03_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: EXT_IRQ_02_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_02_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_02_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_02_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: EXT_IRQ_01_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_01_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_01_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_01_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: EXT_IRQ_00_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_00_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_00_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_EXT_IRQ_00_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SPARE_30_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_30_CPU_INTR_MASK   0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_30_CPU_INTR_SHIFT  8
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_30_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: DEMOD_XPT_WAKEUP_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_DEMOD_XPT_WAKEUP_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_DEMOD_XPT_WAKEUP_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_DEMOD_XPT_WAKEUP_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: DEMOD_XPT_FE_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_DEMOD_XPT_FE_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_DEMOD_XPT_FE_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_DEMOD_XPT_FE_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SPARE_55_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_55_CPU_INTR_MASK   0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_55_CPU_INTR_SHIFT  5
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_55_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SPARE_54_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_54_CPU_INTR_MASK   0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_54_CPU_INTR_SHIFT  4
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_54_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SPARE_53_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_53_CPU_INTR_MASK   0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_53_CPU_INTR_SHIFT  3
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_53_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SPARE_52_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_52_CPU_INTR_MASK   0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_52_CPU_INTR_SHIFT  2
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_52_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SPARE_51_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_51_CPU_INTR_MASK   0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_51_CPU_INTR_SHIFT  1
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_51_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W3_STATUS :: SPARE_50_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_50_CPU_INTR_MASK   0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_50_CPU_INTR_SHIFT  0
#define BCHP_HIF_CPU_INTR1_INTR_W3_STATUS_SPARE_50_CPU_INTR_DEFAULT 0x00000000

/***************************************************************************
 *INTR_W4_STATUS - Interrupt Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: reserved0 [31:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_reserved0_MASK           0xe0000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_reserved0_SHIFT          29

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: CPUCOMM_ARM3_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPUCOMM_ARM3_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPUCOMM_ARM3_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPUCOMM_ARM3_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: CPUCOMM_ARM2_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPUCOMM_ARM2_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPUCOMM_ARM2_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPUCOMM_ARM2_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: RDP_SBPM_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_SBPM_CPU_INTR_MASK   0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_SBPM_CPU_INTR_SHIFT  26
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_SBPM_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: RDP_INTR_9_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_9_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_9_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_9_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: RDP_INTR_8_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_8_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_8_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_8_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: RDP_INTR_7_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_7_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_7_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_7_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: RDP_INTR_6_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_6_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_6_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_6_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: RDP_INTR_5_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_5_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_5_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_5_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: RDP_INTR_4_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_4_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_4_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_4_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: RDP_INTR_3_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_3_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_3_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_3_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: RDP_INTR_2_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_2_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_2_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_2_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: RDP_INTR_1_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_1_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_1_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_1_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: RDP_INTR_0_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_0_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_0_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RDP_INTR_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: WD_CM_TIMEOUT_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_WD_CM_TIMEOUT_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_WD_CM_TIMEOUT_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_WD_CM_TIMEOUT_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: WD_RG_TIMEOUT_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_WD_RG_TIMEOUT_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_WD_RG_TIMEOUT_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_WD_RG_TIMEOUT_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: WD_STB_TIMEOUT_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_WD_STB_TIMEOUT_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_WD_STB_TIMEOUT_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_WD_STB_TIMEOUT_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: CPU_THERM_LO_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_THERM_LO_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_THERM_LO_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_THERM_LO_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: CPU_THERM_HI_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_THERM_HI_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_THERM_HI_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_THERM_HI_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: CPU_AXIERRIRQ_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_AXIERRIRQ_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_AXIERRIRQ_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_AXIERRIRQ_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: CPU_INTERRIRQ_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_INTERRIRQ_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_INTERRIRQ_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_INTERRIRQ_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: CPU_PMUIRQ_3_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_PMUIRQ_3_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_PMUIRQ_3_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_PMUIRQ_3_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: CPU_PMUIRQ_2_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_PMUIRQ_2_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_PMUIRQ_2_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_PMUIRQ_2_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: CPU_PMUIRQ_1_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_PMUIRQ_1_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_PMUIRQ_1_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_PMUIRQ_1_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: CPU_PMUIRQ_0_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_PMUIRQ_0_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_PMUIRQ_0_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPU_PMUIRQ_0_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: RF4CE_RG_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RF4CE_RG_CPU_INTR_MASK   0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RF4CE_RG_CPU_INTR_SHIFT  4
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RF4CE_RG_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: RF4CE_STB_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RF4CE_STB_CPU_INTR_MASK  0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RF4CE_STB_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_RF4CE_STB_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: UBUS1_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_UBUS1_CPU_INTR_MASK      0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_UBUS1_CPU_INTR_SHIFT     2
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_UBUS1_CPU_INTR_DEFAULT   0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: CPUCOMM_RG_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPUCOMM_RG_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPUCOMM_RG_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPUCOMM_RG_CPU_INTR_DEFAULT 0x00000000

/* HIF_CPU_INTR1 :: INTR_W4_STATUS :: CPUCOMM_STB_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPUCOMM_STB_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPUCOMM_STB_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W4_STATUS_CPUCOMM_STB_CPU_INTR_DEFAULT 0x00000000

/***************************************************************************
 *INTR_W0_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: HIF_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_HIF_CPU_INTR_MASK   0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_HIF_CPU_INTR_SHIFT  31
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_HIF_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_18_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_18_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_18_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_18_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_17_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_17_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_17_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_17_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_16_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_16_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_16_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_16_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_15_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_15_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_15_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_15_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_14_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_14_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_14_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_14_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: MOCA_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_MOCA_CPU_INTR_MASK  0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_MOCA_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_MOCA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_56_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_56_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_56_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_56_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: MEMC0_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_MEMC0_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_MEMC0_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_MEMC0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_13_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_13_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_13_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_13_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_12_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_12_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_12_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_12_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_11_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_11_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_11_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_11_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_10_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_10_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_10_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_10_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: AVS_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_AVS_CPU_INTR_MASK   0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_AVS_CPU_INTR_SHIFT  18
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_AVS_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SYS_PM_BBM_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SYS_PM_BBM_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SYS_PM_BBM_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SYS_PM_BBM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_9_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_9_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_9_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_9_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_8_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_8_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_8_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_8_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_7_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_7_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_7_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_7_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_6_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_6_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_6_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_6_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_5_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_5_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_5_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_5_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_4_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_4_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_4_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_4_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CMDB_IRQ_1_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CMDB_IRQ_1_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CMDB_IRQ_1_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CMDB_IRQ_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CMDB_IRQ_0_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CMDB_IRQ_0_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CMDB_IRQ_0_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CMDB_IRQ_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CMDA_IRQ_1_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CMDA_IRQ_1_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CMDA_IRQ_1_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CMDA_IRQ_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CMDA_IRQ_0_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CMDA_IRQ_0_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CMDA_IRQ_0_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CMDA_IRQ_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: NMI_PIN_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_NMI_PIN_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_NMI_PIN_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_NMI_PIN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CPU_ACCESS_VIOL1_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_ACCESS_VIOL1_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_ACCESS_VIOL1_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_ACCESS_VIOL1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: CPU_ACCESS_VIOL0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_ACCESS_VIOL0_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_ACCESS_VIOL0_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_CPU_ACCESS_VIOL0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_44_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_44_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_44_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_44_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_43_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_43_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_43_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_43_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_42_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_42_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_42_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_42_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_STATUS :: SPARE_41_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_41_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_41_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_STATUS_SPARE_41_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W1_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SYS_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SYS_CPU_INTR_MASK   0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SYS_CPU_INTR_SHIFT  31
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SYS_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SPARE_25_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SPARE_25_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SPARE_25_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SPARE_25_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SPARE_24_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SPARE_24_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SPARE_24_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SPARE_24_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SPARE_23_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SPARE_23_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SPARE_23_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SPARE_23_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SPARE_22_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SPARE_22_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SPARE_22_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SPARE_22_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SPARE_21_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SPARE_21_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SPARE_21_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SPARE_21_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE1_MSI_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_MSI_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_MSI_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_MSI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE0_MSI_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_MSI_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_MSI_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_MSI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE1_NMI_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_NMI_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_NMI_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE1_INTR_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_INTR_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_INTR_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE1_INTD_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_INTD_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_INTD_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_INTD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE1_INTC_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_INTC_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_INTC_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_INTC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE1_INTB_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_INTB_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_INTB_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_INTB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE1_INTA_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_INTA_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_INTA_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_INTA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE1_ERR_ATTN_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_ERR_ATTN_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_ERR_ATTN_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE1_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE0_NMI_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_NMI_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_NMI_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE0_INTR_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_INTR_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_INTR_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE0_INTD_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_INTD_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_INTD_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_INTD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE0_INTC_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_INTC_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_INTC_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_INTC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE0_INTB_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_INTB_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_INTB_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_INTB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE0_INTA_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_INTA_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_INTA_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_INTA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: PCIE0_ERR_ATTN_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_ERR_ATTN_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_ERR_ATTN_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_PCIE0_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: WEBHIF_NMI_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_NMI_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_NMI_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: WEBHIF_TIMER_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_TIMER_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_TIMER_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_TIMER_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: WEBHIF_STB_IPI0_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_STB_IPI0_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_STB_IPI0_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_STB_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: WEBHIF_IPI0_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_IPI0_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_IPI0_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: WEBHIF_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_WEBHIF_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SDIO1_0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SDIO1_0_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SDIO1_0_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SDIO1_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: SDIO0_0_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SDIO0_0_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SDIO0_0_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_SDIO0_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: IPI1_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_IPI1_CPU_INTR_MASK  0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_IPI1_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_IPI1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: IPI0_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_IPI0_CPU_INTR_MASK  0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_IPI0_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_STATUS :: HIF_SPI_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_HIF_SPI_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_HIF_SPI_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_STATUS_HIF_SPI_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W2_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE2_MSI_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_MSI_CPU_INTR_MASK 0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_MSI_CPU_INTR_SHIFT 31
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_MSI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE2_NMI_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_NMI_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_NMI_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE2_INTR_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_INTR_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_INTR_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE2_INTD_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_INTD_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_INTD_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_INTD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE2_INTC_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_INTC_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_INTC_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_INTC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE2_INTB_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_INTB_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_INTB_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_INTB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE2_INTA_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_INTA_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_INTA_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_INTA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: PCIE2_ERR_ATTN_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_ERR_ATTN_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_ERR_ATTN_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_PCIE2_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: USB1_USBD_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB1_USBD_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB1_USBD_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB1_USBD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: USB1_XHCI_0_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB1_XHCI_0_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB1_XHCI_0_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB1_XHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: USB0_XHCI_0_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB0_XHCI_0_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB0_XHCI_0_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB0_XHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: USB1_OHCI_0_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB1_OHCI_0_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB1_OHCI_0_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB1_OHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: USB0_OHCI_0_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB0_OHCI_0_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB0_OHCI_0_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB0_OHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: USB1_EHCI_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB1_EHCI_0_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB1_EHCI_0_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB1_EHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: USB0_EHCI_0_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB0_EHCI_0_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB0_EHCI_0_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB0_EHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: USB0_BRIDGE_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB0_BRIDGE_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB0_BRIDGE_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_USB0_BRIDGE_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UART_RG_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UART_RG_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UART_RG_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UART_RG_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_UART2_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_UART2_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_UART2_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_UART2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_UART1_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_UART1_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_UART1_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_UART1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_UART0_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_UART0_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_UART0_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_UART0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_TMR_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_TMR_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_TMR_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_TMR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_SPI_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_SPI_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_SPI_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_SPI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: SPARE_40_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SPARE_40_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SPARE_40_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SPARE_40_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: SPARE_39_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SPARE_39_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SPARE_39_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SPARE_39_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_MAIN_AON_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_MAIN_AON_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_MAIN_AON_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_MAIN_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_MAIN_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_MAIN_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_MAIN_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_MAIN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_BSC_AON_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_BSC_AON_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_BSC_AON_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_BSC_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_BSC_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_BSC_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_BSC_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_BSC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_AUX_AON_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_AUX_AON_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_AUX_AON_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_AUX_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: UPG_AUX_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_AUX_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_AUX_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_UPG_AUX_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: SYS_PM_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SYS_PM_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SYS_PM_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SYS_PM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_STATUS :: SYS_AON_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SYS_AON_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SYS_AON_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_STATUS_SYS_AON_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W3_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: FPM_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_FPM_CPU_INTR_MASK   0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_FPM_CPU_INTR_SHIFT  31
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_FPM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: DFAP_RG_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_DFAP_RG_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_DFAP_RG_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_DFAP_RG_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: DFAP_STB_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_DFAP_STB_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_DFAP_STB_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_DFAP_STB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SPARE_38_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_38_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_38_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_38_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SPARE_37_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_37_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_37_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_37_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: UNIMAC_CM_WOL_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UNIMAC_CM_WOL_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UNIMAC_CM_WOL_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UNIMAC_CM_WOL_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: UNIMAC_CM_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UNIMAC_CM_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UNIMAC_CM_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_UNIMAC_CM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SPARE_36_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_36_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_36_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_36_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SPARE_35_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_35_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_35_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_35_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SPARE_34_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_34_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_34_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_34_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SPARE_33_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_33_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_33_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_33_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SPARE_32_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_32_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_32_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_32_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SPARE_31_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_31_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_31_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_31_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SWITCH_1_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SWITCH_1_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SWITCH_1_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SWITCH_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SWITCH_0_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SWITCH_0_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SWITCH_0_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SWITCH_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: EXT_IRQ_07_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_07_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_07_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_07_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: EXT_IRQ_06_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_06_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_06_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_06_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: EXT_IRQ_05_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_05_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_05_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_05_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: EXT_IRQ_04_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_04_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_04_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_04_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: EXT_IRQ_03_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_03_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_03_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_03_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: EXT_IRQ_02_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_02_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_02_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_02_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: EXT_IRQ_01_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_01_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_01_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_01_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: EXT_IRQ_00_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_00_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_00_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_EXT_IRQ_00_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SPARE_30_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_30_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_30_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_30_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: DEMOD_XPT_WAKEUP_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_DEMOD_XPT_WAKEUP_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_DEMOD_XPT_WAKEUP_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_DEMOD_XPT_WAKEUP_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: DEMOD_XPT_FE_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_DEMOD_XPT_FE_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_DEMOD_XPT_FE_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_DEMOD_XPT_FE_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SPARE_55_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_55_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_55_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_55_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SPARE_54_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_54_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_54_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_54_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SPARE_53_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_53_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_53_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_53_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SPARE_52_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_52_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_52_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_52_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SPARE_51_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_51_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_51_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_51_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_STATUS :: SPARE_50_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_50_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_50_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_STATUS_SPARE_50_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W4_MASK_STATUS - Interrupt Mask Status Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: reserved0 [31:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_reserved0_MASK      0xe0000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_reserved0_SHIFT     29

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: CPUCOMM_ARM3_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPUCOMM_ARM3_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPUCOMM_ARM3_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPUCOMM_ARM3_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: CPUCOMM_ARM2_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPUCOMM_ARM2_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPUCOMM_ARM2_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPUCOMM_ARM2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: RDP_SBPM_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_SBPM_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_SBPM_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_SBPM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: RDP_INTR_9_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_9_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_9_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_9_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: RDP_INTR_8_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_8_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_8_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_8_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: RDP_INTR_7_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_7_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_7_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_7_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: RDP_INTR_6_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_6_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_6_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_6_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: RDP_INTR_5_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_5_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_5_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_5_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: RDP_INTR_4_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_4_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_4_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_4_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: RDP_INTR_3_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_3_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_3_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_3_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: RDP_INTR_2_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_2_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_2_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: RDP_INTR_1_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_1_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_1_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: RDP_INTR_0_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_0_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_0_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RDP_INTR_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: WD_CM_TIMEOUT_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_WD_CM_TIMEOUT_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_WD_CM_TIMEOUT_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_WD_CM_TIMEOUT_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: WD_RG_TIMEOUT_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_WD_RG_TIMEOUT_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_WD_RG_TIMEOUT_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_WD_RG_TIMEOUT_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: WD_STB_TIMEOUT_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_WD_STB_TIMEOUT_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_WD_STB_TIMEOUT_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_WD_STB_TIMEOUT_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: CPU_THERM_LO_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_THERM_LO_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_THERM_LO_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_THERM_LO_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: CPU_THERM_HI_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_THERM_HI_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_THERM_HI_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_THERM_HI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: CPU_AXIERRIRQ_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_AXIERRIRQ_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_AXIERRIRQ_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_AXIERRIRQ_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: CPU_INTERRIRQ_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_INTERRIRQ_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_INTERRIRQ_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_INTERRIRQ_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: CPU_PMUIRQ_3_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_PMUIRQ_3_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_PMUIRQ_3_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_PMUIRQ_3_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: CPU_PMUIRQ_2_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_PMUIRQ_2_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_PMUIRQ_2_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_PMUIRQ_2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: CPU_PMUIRQ_1_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_PMUIRQ_1_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_PMUIRQ_1_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_PMUIRQ_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: CPU_PMUIRQ_0_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_PMUIRQ_0_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_PMUIRQ_0_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPU_PMUIRQ_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: RF4CE_RG_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RF4CE_RG_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RF4CE_RG_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RF4CE_RG_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: RF4CE_STB_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RF4CE_STB_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RF4CE_STB_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_RF4CE_STB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: UBUS1_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_UBUS1_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_UBUS1_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_UBUS1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: CPUCOMM_RG_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPUCOMM_RG_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPUCOMM_RG_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPUCOMM_RG_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_STATUS :: CPUCOMM_STB_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPUCOMM_STB_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPUCOMM_STB_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_STATUS_CPUCOMM_STB_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W0_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: HIF_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_HIF_CPU_INTR_MASK      0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_HIF_CPU_INTR_SHIFT     31
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_HIF_CPU_INTR_DEFAULT   0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_18_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_18_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_18_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_18_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_17_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_17_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_17_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_17_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_16_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_16_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_16_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_16_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_15_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_15_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_15_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_15_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_14_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_14_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_14_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_14_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: MOCA_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_MOCA_CPU_INTR_MASK     0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_MOCA_CPU_INTR_SHIFT    25
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_MOCA_CPU_INTR_DEFAULT  0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_56_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_56_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_56_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_56_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: MEMC0_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_MEMC0_CPU_INTR_MASK    0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_MEMC0_CPU_INTR_SHIFT   23
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_MEMC0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_13_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_13_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_13_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_13_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_12_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_12_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_12_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_12_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_11_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_11_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_11_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_11_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_10_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_10_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_10_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_10_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: AVS_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_AVS_CPU_INTR_MASK      0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_AVS_CPU_INTR_SHIFT     18
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_AVS_CPU_INTR_DEFAULT   0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SYS_PM_BBM_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SYS_PM_BBM_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SYS_PM_BBM_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SYS_PM_BBM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_9_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_9_CPU_INTR_MASK  0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_9_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_9_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_8_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_8_CPU_INTR_MASK  0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_8_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_8_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_7_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_7_CPU_INTR_MASK  0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_7_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_7_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_6_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_6_CPU_INTR_MASK  0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_6_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_6_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_5_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_5_CPU_INTR_MASK  0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_5_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_5_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_4_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_4_CPU_INTR_MASK  0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_4_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_4_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CMDB_IRQ_1_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CMDB_IRQ_1_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CMDB_IRQ_1_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CMDB_IRQ_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CMDB_IRQ_0_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CMDB_IRQ_0_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CMDB_IRQ_0_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CMDB_IRQ_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CMDA_IRQ_1_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CMDA_IRQ_1_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CMDA_IRQ_1_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CMDA_IRQ_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CMDA_IRQ_0_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CMDA_IRQ_0_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CMDA_IRQ_0_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CMDA_IRQ_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: NMI_PIN_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_NMI_PIN_CPU_INTR_MASK  0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_NMI_PIN_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_NMI_PIN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CPU_ACCESS_VIOL1_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_ACCESS_VIOL1_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_ACCESS_VIOL1_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_ACCESS_VIOL1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: CPU_ACCESS_VIOL0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_ACCESS_VIOL0_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_ACCESS_VIOL0_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_CPU_ACCESS_VIOL0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_44_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_44_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_44_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_44_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_43_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_43_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_43_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_43_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_42_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_42_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_42_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_42_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_SET :: SPARE_41_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_41_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_41_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_SET_SPARE_41_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W1_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SYS_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SYS_CPU_INTR_MASK      0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SYS_CPU_INTR_SHIFT     31
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SYS_CPU_INTR_DEFAULT   0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SPARE_25_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SPARE_25_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SPARE_25_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SPARE_25_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SPARE_24_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SPARE_24_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SPARE_24_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SPARE_24_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SPARE_23_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SPARE_23_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SPARE_23_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SPARE_23_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SPARE_22_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SPARE_22_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SPARE_22_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SPARE_22_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SPARE_21_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SPARE_21_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SPARE_21_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SPARE_21_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE1_MSI_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_MSI_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_MSI_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_MSI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE0_MSI_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_MSI_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_MSI_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_MSI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE1_NMI_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_NMI_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_NMI_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE1_INTR_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_INTR_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_INTR_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE1_INTD_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_INTD_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_INTD_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_INTD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE1_INTC_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_INTC_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_INTC_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_INTC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE1_INTB_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_INTB_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_INTB_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_INTB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE1_INTA_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_INTA_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_INTA_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_INTA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE1_ERR_ATTN_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_ERR_ATTN_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_ERR_ATTN_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE1_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE0_NMI_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_NMI_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_NMI_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE0_INTR_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_INTR_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_INTR_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE0_INTD_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_INTD_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_INTD_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_INTD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE0_INTC_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_INTC_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_INTC_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_INTC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE0_INTB_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_INTB_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_INTB_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_INTB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE0_INTA_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_INTA_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_INTA_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_INTA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: PCIE0_ERR_ATTN_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_ERR_ATTN_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_ERR_ATTN_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_PCIE0_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: WEBHIF_NMI_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_NMI_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_NMI_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: WEBHIF_TIMER_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_TIMER_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_TIMER_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_TIMER_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: WEBHIF_STB_IPI0_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_STB_IPI0_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_STB_IPI0_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_STB_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: WEBHIF_IPI0_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_IPI0_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_IPI0_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: WEBHIF_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_CPU_INTR_MASK   0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_CPU_INTR_SHIFT  5
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_WEBHIF_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SDIO1_0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SDIO1_0_CPU_INTR_MASK  0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SDIO1_0_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SDIO1_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: SDIO0_0_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SDIO0_0_CPU_INTR_MASK  0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SDIO0_0_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_SDIO0_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: IPI1_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_IPI1_CPU_INTR_MASK     0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_IPI1_CPU_INTR_SHIFT    2
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_IPI1_CPU_INTR_DEFAULT  0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: IPI0_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_IPI0_CPU_INTR_MASK     0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_IPI0_CPU_INTR_SHIFT    1
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_IPI0_CPU_INTR_DEFAULT  0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_SET :: HIF_SPI_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_HIF_SPI_CPU_INTR_MASK  0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_HIF_SPI_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_SET_HIF_SPI_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W2_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE2_MSI_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_MSI_CPU_INTR_MASK 0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_MSI_CPU_INTR_SHIFT 31
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_MSI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE2_NMI_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_NMI_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_NMI_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE2_INTR_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_INTR_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_INTR_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE2_INTD_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_INTD_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_INTD_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_INTD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE2_INTC_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_INTC_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_INTC_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_INTC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE2_INTB_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_INTB_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_INTB_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_INTB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE2_INTA_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_INTA_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_INTA_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_INTA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: PCIE2_ERR_ATTN_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_ERR_ATTN_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_ERR_ATTN_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_PCIE2_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: USB1_USBD_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB1_USBD_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB1_USBD_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB1_USBD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: USB1_XHCI_0_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB1_XHCI_0_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB1_XHCI_0_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB1_XHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: USB0_XHCI_0_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB0_XHCI_0_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB0_XHCI_0_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB0_XHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: USB1_OHCI_0_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB1_OHCI_0_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB1_OHCI_0_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB1_OHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: USB0_OHCI_0_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB0_OHCI_0_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB0_OHCI_0_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB0_OHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: USB1_EHCI_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB1_EHCI_0_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB1_EHCI_0_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB1_EHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: USB0_EHCI_0_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB0_EHCI_0_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB0_EHCI_0_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB0_EHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: USB0_BRIDGE_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB0_BRIDGE_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB0_BRIDGE_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_USB0_BRIDGE_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UART_RG_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UART_RG_CPU_INTR_MASK  0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UART_RG_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UART_RG_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_UART2_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_UART2_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_UART2_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_UART2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_UART1_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_UART1_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_UART1_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_UART1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_UART0_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_UART0_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_UART0_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_UART0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_TMR_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_TMR_CPU_INTR_MASK  0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_TMR_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_TMR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_SPI_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_SPI_CPU_INTR_MASK  0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_SPI_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_SPI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: SPARE_40_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SPARE_40_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SPARE_40_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SPARE_40_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: SPARE_39_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SPARE_39_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SPARE_39_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SPARE_39_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_MAIN_AON_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_MAIN_AON_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_MAIN_AON_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_MAIN_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_MAIN_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_MAIN_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_MAIN_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_MAIN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_BSC_AON_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_BSC_AON_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_BSC_AON_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_BSC_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_BSC_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_BSC_CPU_INTR_MASK  0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_BSC_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_BSC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_AUX_AON_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_AUX_AON_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_AUX_AON_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_AUX_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: UPG_AUX_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_AUX_CPU_INTR_MASK  0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_AUX_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_UPG_AUX_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: SYS_PM_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SYS_PM_CPU_INTR_MASK   0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SYS_PM_CPU_INTR_SHIFT  1
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SYS_PM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_SET :: SYS_AON_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SYS_AON_CPU_INTR_MASK  0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SYS_AON_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_SET_SYS_AON_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W3_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: FPM_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_FPM_CPU_INTR_MASK      0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_FPM_CPU_INTR_SHIFT     31
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_FPM_CPU_INTR_DEFAULT   0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: DFAP_RG_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_DFAP_RG_CPU_INTR_MASK  0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_DFAP_RG_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_DFAP_RG_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: DFAP_STB_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_DFAP_STB_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_DFAP_STB_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_DFAP_STB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SPARE_38_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_38_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_38_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_38_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SPARE_37_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_37_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_37_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_37_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: UNIMAC_CM_WOL_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UNIMAC_CM_WOL_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UNIMAC_CM_WOL_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UNIMAC_CM_WOL_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: UNIMAC_CM_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UNIMAC_CM_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UNIMAC_CM_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_UNIMAC_CM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SPARE_36_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_36_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_36_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_36_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SPARE_35_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_35_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_35_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_35_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SPARE_34_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_34_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_34_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_34_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SPARE_33_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_33_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_33_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_33_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SPARE_32_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_32_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_32_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_32_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SPARE_31_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_31_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_31_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_31_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SWITCH_1_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SWITCH_1_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SWITCH_1_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SWITCH_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SWITCH_0_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SWITCH_0_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SWITCH_0_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SWITCH_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: EXT_IRQ_07_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_07_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_07_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_07_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: EXT_IRQ_06_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_06_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_06_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_06_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: EXT_IRQ_05_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_05_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_05_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_05_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: EXT_IRQ_04_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_04_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_04_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_04_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: EXT_IRQ_03_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_03_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_03_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_03_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: EXT_IRQ_02_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_02_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_02_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_02_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: EXT_IRQ_01_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_01_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_01_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_01_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: EXT_IRQ_00_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_00_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_00_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_EXT_IRQ_00_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SPARE_30_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_30_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_30_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_30_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: DEMOD_XPT_WAKEUP_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_DEMOD_XPT_WAKEUP_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_DEMOD_XPT_WAKEUP_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_DEMOD_XPT_WAKEUP_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: DEMOD_XPT_FE_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_DEMOD_XPT_FE_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_DEMOD_XPT_FE_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_DEMOD_XPT_FE_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SPARE_55_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_55_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_55_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_55_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SPARE_54_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_54_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_54_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_54_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SPARE_53_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_53_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_53_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_53_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SPARE_52_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_52_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_52_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_52_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SPARE_51_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_51_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_51_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_51_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_SET :: SPARE_50_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_50_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_50_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_SET_SPARE_50_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W4_MASK_SET - Interrupt Mask Set Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: reserved0 [31:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_reserved0_MASK         0xe0000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_reserved0_SHIFT        29

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: CPUCOMM_ARM3_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPUCOMM_ARM3_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPUCOMM_ARM3_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPUCOMM_ARM3_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: CPUCOMM_ARM2_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPUCOMM_ARM2_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPUCOMM_ARM2_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPUCOMM_ARM2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: RDP_SBPM_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_SBPM_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_SBPM_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_SBPM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: RDP_INTR_9_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_9_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_9_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_9_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: RDP_INTR_8_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_8_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_8_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_8_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: RDP_INTR_7_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_7_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_7_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_7_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: RDP_INTR_6_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_6_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_6_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_6_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: RDP_INTR_5_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_5_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_5_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_5_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: RDP_INTR_4_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_4_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_4_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_4_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: RDP_INTR_3_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_3_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_3_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_3_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: RDP_INTR_2_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_2_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_2_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: RDP_INTR_1_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_1_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_1_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: RDP_INTR_0_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_0_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_0_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RDP_INTR_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: WD_CM_TIMEOUT_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_WD_CM_TIMEOUT_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_WD_CM_TIMEOUT_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_WD_CM_TIMEOUT_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: WD_RG_TIMEOUT_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_WD_RG_TIMEOUT_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_WD_RG_TIMEOUT_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_WD_RG_TIMEOUT_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: WD_STB_TIMEOUT_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_WD_STB_TIMEOUT_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_WD_STB_TIMEOUT_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_WD_STB_TIMEOUT_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: CPU_THERM_LO_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_THERM_LO_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_THERM_LO_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_THERM_LO_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: CPU_THERM_HI_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_THERM_HI_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_THERM_HI_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_THERM_HI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: CPU_AXIERRIRQ_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_AXIERRIRQ_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_AXIERRIRQ_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_AXIERRIRQ_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: CPU_INTERRIRQ_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_INTERRIRQ_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_INTERRIRQ_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_INTERRIRQ_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: CPU_PMUIRQ_3_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_PMUIRQ_3_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_PMUIRQ_3_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_PMUIRQ_3_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: CPU_PMUIRQ_2_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_PMUIRQ_2_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_PMUIRQ_2_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_PMUIRQ_2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: CPU_PMUIRQ_1_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_PMUIRQ_1_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_PMUIRQ_1_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_PMUIRQ_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: CPU_PMUIRQ_0_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_PMUIRQ_0_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_PMUIRQ_0_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPU_PMUIRQ_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: RF4CE_RG_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RF4CE_RG_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RF4CE_RG_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RF4CE_RG_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: RF4CE_STB_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RF4CE_STB_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RF4CE_STB_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_RF4CE_STB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: UBUS1_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_UBUS1_CPU_INTR_MASK    0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_UBUS1_CPU_INTR_SHIFT   2
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_UBUS1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: CPUCOMM_RG_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPUCOMM_RG_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPUCOMM_RG_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPUCOMM_RG_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_SET :: CPUCOMM_STB_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPUCOMM_STB_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPUCOMM_STB_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_SET_CPUCOMM_STB_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W0_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: HIF_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_HIF_CPU_INTR_MASK    0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_HIF_CPU_INTR_SHIFT   31
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_HIF_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_18_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_18_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_18_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_18_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_17_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_17_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_17_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_17_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_16_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_16_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_16_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_16_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_15_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_15_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_15_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_15_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_14_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_14_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_14_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_14_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: MOCA_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_MOCA_CPU_INTR_MASK   0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_MOCA_CPU_INTR_SHIFT  25
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_MOCA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_56_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_56_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_56_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_56_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: MEMC0_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_MEMC0_CPU_INTR_MASK  0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_MEMC0_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_MEMC0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_13_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_13_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_13_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_13_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_12_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_12_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_12_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_12_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_11_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_11_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_11_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_11_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_10_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_10_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_10_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_10_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: AVS_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_AVS_CPU_INTR_MASK    0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_AVS_CPU_INTR_SHIFT   18
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_AVS_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SYS_PM_BBM_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SYS_PM_BBM_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SYS_PM_BBM_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SYS_PM_BBM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_9_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_9_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_9_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_9_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_8_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_8_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_8_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_8_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_7_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_7_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_7_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_7_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_6_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_6_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_6_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_6_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_5_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_5_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_5_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_5_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_4_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_4_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_4_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_4_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CMDB_IRQ_1_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CMDB_IRQ_1_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CMDB_IRQ_1_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CMDB_IRQ_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CMDB_IRQ_0_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CMDB_IRQ_0_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CMDB_IRQ_0_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CMDB_IRQ_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CMDA_IRQ_1_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CMDA_IRQ_1_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CMDA_IRQ_1_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CMDA_IRQ_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CMDA_IRQ_0_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CMDA_IRQ_0_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CMDA_IRQ_0_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CMDA_IRQ_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: NMI_PIN_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_NMI_PIN_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_NMI_PIN_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_NMI_PIN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CPU_ACCESS_VIOL1_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_ACCESS_VIOL1_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_ACCESS_VIOL1_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_ACCESS_VIOL1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: CPU_ACCESS_VIOL0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_ACCESS_VIOL0_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_ACCESS_VIOL0_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_CPU_ACCESS_VIOL0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_44_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_44_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_44_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_44_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_43_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_43_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_43_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_43_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_42_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_42_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_42_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_42_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W0_MASK_CLEAR :: SPARE_41_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_41_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_41_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W0_MASK_CLEAR_SPARE_41_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W1_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SYS_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SYS_CPU_INTR_MASK    0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SYS_CPU_INTR_SHIFT   31
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SYS_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SPARE_25_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SPARE_25_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SPARE_25_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SPARE_25_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SPARE_24_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SPARE_24_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SPARE_24_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SPARE_24_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SPARE_23_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SPARE_23_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SPARE_23_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SPARE_23_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SPARE_22_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SPARE_22_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SPARE_22_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SPARE_22_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SPARE_21_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SPARE_21_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SPARE_21_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SPARE_21_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE1_MSI_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_MSI_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_MSI_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_MSI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE0_MSI_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_MSI_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_MSI_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_MSI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE1_NMI_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_NMI_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_NMI_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE1_INTR_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_INTR_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_INTR_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE1_INTD_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_INTD_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_INTD_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_INTD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE1_INTC_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_INTC_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_INTC_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_INTC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE1_INTB_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_INTB_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_INTB_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_INTB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE1_INTA_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_INTA_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_INTA_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_INTA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE1_ERR_ATTN_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_ERR_ATTN_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_ERR_ATTN_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE1_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE0_NMI_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_NMI_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_NMI_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE0_INTR_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_INTR_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_INTR_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE0_INTD_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_INTD_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_INTD_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_INTD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE0_INTC_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_INTC_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_INTC_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_INTC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE0_INTB_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_INTB_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_INTB_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_INTB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE0_INTA_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_INTA_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_INTA_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_INTA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: PCIE0_ERR_ATTN_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_ERR_ATTN_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_ERR_ATTN_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_PCIE0_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: WEBHIF_NMI_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_NMI_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_NMI_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: WEBHIF_TIMER_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_TIMER_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_TIMER_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_TIMER_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: WEBHIF_STB_IPI0_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_STB_IPI0_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_STB_IPI0_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_STB_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: WEBHIF_IPI0_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_IPI0_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_IPI0_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: WEBHIF_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_WEBHIF_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SDIO1_0_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SDIO1_0_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SDIO1_0_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SDIO1_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: SDIO0_0_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SDIO0_0_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SDIO0_0_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_SDIO0_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: IPI1_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_IPI1_CPU_INTR_MASK   0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_IPI1_CPU_INTR_SHIFT  2
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_IPI1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: IPI0_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_IPI0_CPU_INTR_MASK   0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_IPI0_CPU_INTR_SHIFT  1
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_IPI0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W1_MASK_CLEAR :: HIF_SPI_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_HIF_SPI_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_HIF_SPI_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W1_MASK_CLEAR_HIF_SPI_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W2_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE2_MSI_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_MSI_CPU_INTR_MASK 0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_MSI_CPU_INTR_SHIFT 31
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_MSI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE2_NMI_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_NMI_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_NMI_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_NMI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE2_INTR_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_INTR_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_INTR_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_INTR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE2_INTD_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_INTD_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_INTD_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_INTD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE2_INTC_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_INTC_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_INTC_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_INTC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE2_INTB_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_INTB_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_INTB_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_INTB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE2_INTA_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_INTA_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_INTA_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_INTA_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: PCIE2_ERR_ATTN_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_ERR_ATTN_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_ERR_ATTN_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_PCIE2_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: USB1_USBD_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB1_USBD_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB1_USBD_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB1_USBD_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: USB1_XHCI_0_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB1_XHCI_0_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB1_XHCI_0_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB1_XHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: USB0_XHCI_0_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB0_XHCI_0_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB0_XHCI_0_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB0_XHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: USB1_OHCI_0_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB1_OHCI_0_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB1_OHCI_0_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB1_OHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: USB0_OHCI_0_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB0_OHCI_0_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB0_OHCI_0_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB0_OHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: USB1_EHCI_0_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB1_EHCI_0_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB1_EHCI_0_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB1_EHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: USB0_EHCI_0_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB0_EHCI_0_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB0_EHCI_0_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB0_EHCI_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: USB0_BRIDGE_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB0_BRIDGE_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB0_BRIDGE_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_USB0_BRIDGE_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UART_RG_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UART_RG_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UART_RG_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UART_RG_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_UART2_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_UART2_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_UART2_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_UART2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_UART1_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_UART1_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_UART1_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_UART1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_UART0_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_UART0_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_UART0_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_UART0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_TMR_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_TMR_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_TMR_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_TMR_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_SPI_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_SPI_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_SPI_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_SPI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: SPARE_40_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SPARE_40_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SPARE_40_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SPARE_40_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: SPARE_39_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SPARE_39_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SPARE_39_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SPARE_39_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_MAIN_AON_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_MAIN_AON_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_MAIN_AON_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_MAIN_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_MAIN_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_MAIN_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_MAIN_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_MAIN_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_BSC_AON_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_BSC_AON_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_BSC_AON_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_BSC_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_BSC_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_BSC_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_BSC_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_BSC_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_AUX_AON_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_AUX_AON_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_AUX_AON_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_AUX_AON_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: UPG_AUX_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_AUX_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_AUX_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_UPG_AUX_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: SYS_PM_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SYS_PM_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SYS_PM_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SYS_PM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W2_MASK_CLEAR :: SYS_AON_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SYS_AON_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SYS_AON_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W2_MASK_CLEAR_SYS_AON_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W3_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: FPM_CPU_INTR [31:31] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_FPM_CPU_INTR_MASK    0x80000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_FPM_CPU_INTR_SHIFT   31
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_FPM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: DFAP_RG_CPU_INTR [30:30] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_DFAP_RG_CPU_INTR_MASK 0x40000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_DFAP_RG_CPU_INTR_SHIFT 30
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_DFAP_RG_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: DFAP_STB_CPU_INTR [29:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_DFAP_STB_CPU_INTR_MASK 0x20000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_DFAP_STB_CPU_INTR_SHIFT 29
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_DFAP_STB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SPARE_38_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_38_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_38_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_38_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SPARE_37_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_37_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_37_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_37_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: UNIMAC_CM_WOL_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UNIMAC_CM_WOL_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UNIMAC_CM_WOL_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UNIMAC_CM_WOL_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: UNIMAC_CM_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UNIMAC_CM_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UNIMAC_CM_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_UNIMAC_CM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SPARE_36_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_36_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_36_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_36_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SPARE_35_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_35_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_35_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_35_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SPARE_34_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_34_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_34_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_34_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SPARE_33_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_33_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_33_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_33_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SPARE_32_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_32_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_32_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_32_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SPARE_31_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_31_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_31_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_31_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SWITCH_1_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SWITCH_1_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SWITCH_1_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SWITCH_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SWITCH_0_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SWITCH_0_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SWITCH_0_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SWITCH_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: EXT_IRQ_07_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_07_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_07_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_07_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: EXT_IRQ_06_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_06_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_06_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_06_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: EXT_IRQ_05_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_05_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_05_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_05_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: EXT_IRQ_04_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_04_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_04_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_04_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: EXT_IRQ_03_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_03_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_03_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_03_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: EXT_IRQ_02_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_02_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_02_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_02_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: EXT_IRQ_01_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_01_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_01_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_01_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: EXT_IRQ_00_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_00_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_00_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_EXT_IRQ_00_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SPARE_30_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_30_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_30_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_30_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: DEMOD_XPT_WAKEUP_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_DEMOD_XPT_WAKEUP_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_DEMOD_XPT_WAKEUP_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_DEMOD_XPT_WAKEUP_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: DEMOD_XPT_FE_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_DEMOD_XPT_FE_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_DEMOD_XPT_FE_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_DEMOD_XPT_FE_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SPARE_55_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_55_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_55_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_55_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SPARE_54_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_54_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_54_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_54_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SPARE_53_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_53_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_53_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_53_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SPARE_52_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_52_CPU_INTR_MASK 0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_52_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_52_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SPARE_51_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_51_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_51_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_51_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W3_MASK_CLEAR :: SPARE_50_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_50_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_50_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W3_MASK_CLEAR_SPARE_50_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W4_MASK_CLEAR - Interrupt Mask Clear Register
 ***************************************************************************/
/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: reserved0 [31:29] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_reserved0_MASK       0xe0000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_reserved0_SHIFT      29

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: CPUCOMM_ARM3_CPU_INTR [28:28] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPUCOMM_ARM3_CPU_INTR_MASK 0x10000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPUCOMM_ARM3_CPU_INTR_SHIFT 28
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPUCOMM_ARM3_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: CPUCOMM_ARM2_CPU_INTR [27:27] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPUCOMM_ARM2_CPU_INTR_MASK 0x08000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPUCOMM_ARM2_CPU_INTR_SHIFT 27
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPUCOMM_ARM2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: RDP_SBPM_CPU_INTR [26:26] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_SBPM_CPU_INTR_MASK 0x04000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_SBPM_CPU_INTR_SHIFT 26
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_SBPM_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: RDP_INTR_9_CPU_INTR [25:25] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_9_CPU_INTR_MASK 0x02000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_9_CPU_INTR_SHIFT 25
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_9_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: RDP_INTR_8_CPU_INTR [24:24] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_8_CPU_INTR_MASK 0x01000000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_8_CPU_INTR_SHIFT 24
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_8_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: RDP_INTR_7_CPU_INTR [23:23] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_7_CPU_INTR_MASK 0x00800000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_7_CPU_INTR_SHIFT 23
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_7_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: RDP_INTR_6_CPU_INTR [22:22] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_6_CPU_INTR_MASK 0x00400000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_6_CPU_INTR_SHIFT 22
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_6_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: RDP_INTR_5_CPU_INTR [21:21] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_5_CPU_INTR_MASK 0x00200000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_5_CPU_INTR_SHIFT 21
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_5_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: RDP_INTR_4_CPU_INTR [20:20] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_4_CPU_INTR_MASK 0x00100000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_4_CPU_INTR_SHIFT 20
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_4_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: RDP_INTR_3_CPU_INTR [19:19] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_3_CPU_INTR_MASK 0x00080000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_3_CPU_INTR_SHIFT 19
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_3_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: RDP_INTR_2_CPU_INTR [18:18] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_2_CPU_INTR_MASK 0x00040000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_2_CPU_INTR_SHIFT 18
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: RDP_INTR_1_CPU_INTR [17:17] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_1_CPU_INTR_MASK 0x00020000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_1_CPU_INTR_SHIFT 17
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: RDP_INTR_0_CPU_INTR [16:16] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_0_CPU_INTR_MASK 0x00010000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_0_CPU_INTR_SHIFT 16
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RDP_INTR_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: WD_CM_TIMEOUT_CPU_INTR [15:15] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_WD_CM_TIMEOUT_CPU_INTR_MASK 0x00008000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_WD_CM_TIMEOUT_CPU_INTR_SHIFT 15
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_WD_CM_TIMEOUT_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: WD_RG_TIMEOUT_CPU_INTR [14:14] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_WD_RG_TIMEOUT_CPU_INTR_MASK 0x00004000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_WD_RG_TIMEOUT_CPU_INTR_SHIFT 14
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_WD_RG_TIMEOUT_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: WD_STB_TIMEOUT_CPU_INTR [13:13] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_WD_STB_TIMEOUT_CPU_INTR_MASK 0x00002000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_WD_STB_TIMEOUT_CPU_INTR_SHIFT 13
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_WD_STB_TIMEOUT_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: CPU_THERM_LO_CPU_INTR [12:12] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_THERM_LO_CPU_INTR_MASK 0x00001000
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_THERM_LO_CPU_INTR_SHIFT 12
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_THERM_LO_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: CPU_THERM_HI_CPU_INTR [11:11] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_THERM_HI_CPU_INTR_MASK 0x00000800
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_THERM_HI_CPU_INTR_SHIFT 11
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_THERM_HI_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: CPU_AXIERRIRQ_CPU_INTR [10:10] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_AXIERRIRQ_CPU_INTR_MASK 0x00000400
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_AXIERRIRQ_CPU_INTR_SHIFT 10
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_AXIERRIRQ_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: CPU_INTERRIRQ_CPU_INTR [09:09] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_INTERRIRQ_CPU_INTR_MASK 0x00000200
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_INTERRIRQ_CPU_INTR_SHIFT 9
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_INTERRIRQ_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: CPU_PMUIRQ_3_CPU_INTR [08:08] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_PMUIRQ_3_CPU_INTR_MASK 0x00000100
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_PMUIRQ_3_CPU_INTR_SHIFT 8
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_PMUIRQ_3_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: CPU_PMUIRQ_2_CPU_INTR [07:07] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_PMUIRQ_2_CPU_INTR_MASK 0x00000080
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_PMUIRQ_2_CPU_INTR_SHIFT 7
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_PMUIRQ_2_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: CPU_PMUIRQ_1_CPU_INTR [06:06] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_PMUIRQ_1_CPU_INTR_MASK 0x00000040
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_PMUIRQ_1_CPU_INTR_SHIFT 6
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_PMUIRQ_1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: CPU_PMUIRQ_0_CPU_INTR [05:05] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_PMUIRQ_0_CPU_INTR_MASK 0x00000020
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_PMUIRQ_0_CPU_INTR_SHIFT 5
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPU_PMUIRQ_0_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: RF4CE_RG_CPU_INTR [04:04] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RF4CE_RG_CPU_INTR_MASK 0x00000010
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RF4CE_RG_CPU_INTR_SHIFT 4
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RF4CE_RG_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: RF4CE_STB_CPU_INTR [03:03] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RF4CE_STB_CPU_INTR_MASK 0x00000008
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RF4CE_STB_CPU_INTR_SHIFT 3
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_RF4CE_STB_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: UBUS1_CPU_INTR [02:02] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_UBUS1_CPU_INTR_MASK  0x00000004
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_UBUS1_CPU_INTR_SHIFT 2
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_UBUS1_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: CPUCOMM_RG_CPU_INTR [01:01] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPUCOMM_RG_CPU_INTR_MASK 0x00000002
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPUCOMM_RG_CPU_INTR_SHIFT 1
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPUCOMM_RG_CPU_INTR_DEFAULT 0x00000001

/* HIF_CPU_INTR1 :: INTR_W4_MASK_CLEAR :: CPUCOMM_STB_CPU_INTR [00:00] */
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPUCOMM_STB_CPU_INTR_MASK 0x00000001
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPUCOMM_STB_CPU_INTR_SHIFT 0
#define BCHP_HIF_CPU_INTR1_INTR_W4_MASK_CLEAR_CPUCOMM_STB_CPU_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_HIF_CPU_INTR1_H__ */

/* End of File */
