Analysis & Synthesis report for Proyecto_final
Thu Oct 20 11:16:59 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Proyecto_final|nios2:u0|nios2_sdram:sdram|m_next
 11. State Machine - |Proyecto_final|nios2:u0|nios2_sdram:sdram|m_state
 12. State Machine - |Proyecto_final|nios2:u0|nios2_sdram:sdram|i_next
 13. State Machine - |Proyecto_final|nios2:u0|nios2_sdram:sdram|i_state
 14. State Machine - |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|DRsize
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 22. Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 23. Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 24. Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated
 25. Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 26. Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 27. Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 28. Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 29. Source assignments for nios2:u0|nios2_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_0441:auto_generated
 30. Source assignments for nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 31. Source assignments for nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 32. Source assignments for nios2:u0|nios2_sdram:sdram
 33. Source assignments for nios2:u0|nios2_sys_pll:sys_pll
 34. Source assignments for nios2:u0|nios2_sys_pll:sys_pll|nios2_sys_pll_stdsync_sv6:stdsync2|nios2_sys_pll_dffpipe_l2c:dffpipe3
 35. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_demux:cmd_demux
 36. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 37. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux:rsp_demux
 38. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux:rsp_demux_001
 39. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 40. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 41. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_004
 42. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux:rsp_demux_005
 43. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_006
 44. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_002:rsp_demux_007
 45. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_002:rsp_demux_008
 46. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_002:rsp_demux_009
 47. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux:rsp_demux_010
 48. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 49. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 50. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 51. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 52. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 53. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 54. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 57. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 58. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 59. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 60. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 61. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 62. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 63. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 64. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 65. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 66. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 67. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 68. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 69. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 70. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 71. Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 72. Source assignments for nios2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 73. Source assignments for nios2:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 74. Source assignments for nios2:u0|altera_reset_controller:rst_controller
 75. Source assignments for nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 76. Source assignments for nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 77. Source assignments for nios2:u0|altera_reset_controller:rst_controller_001
 78. Source assignments for nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 79. Source assignments for nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 80. Source assignments for nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 81. Source assignments for nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 82. Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a
 83. Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
 84. Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b
 85. Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
 86. Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 87. Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram
 88. Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 89. Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 90. Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 91. Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 92. Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 93. Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy
 94. Parameter Settings for User Entity Instance: nios2:u0|nios2_epcs:epcs
 95. Parameter Settings for User Entity Instance: nios2:u0|nios2_epcs:epcs|altsyncram:the_boot_copier_rom
 96. Parameter Settings for User Entity Instance: nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo
 97. Parameter Settings for User Entity Instance: nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r|scfifo:rfifo
 98. Parameter Settings for User Entity Instance: nios2:u0|nios2_parallel_port_0:parallel_port_0
 99. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
100. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
101. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator
102. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator
103. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator
104. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
105. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator
106. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator
107. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
108. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
109. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_s1_translator
110. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator
111. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator
112. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
113. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
114. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent
115. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo
118. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent
119. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor
120. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo
121. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rdata_fifo
122. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent
123. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
124. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo
125. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
126. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
127. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
128. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent
129. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor
130. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo
131. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo
132. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent
133. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo
136. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
137. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
138. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
139. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
140. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
141. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
143. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_s1_agent
144. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
145. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo
146. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_s1_agent
147. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
148. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo
149. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_teclado_s1_agent
150. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_teclado_s1_agent|altera_merlin_burst_uncompressor:uncompressor
151. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo
152. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo
153. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router:router|nios2_mm_interconnect_0_router_default_decode:the_default_decode
154. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_001:router_001|nios2_mm_interconnect_0_router_001_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_002|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_003|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_004|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_005:router_005|nios2_mm_interconnect_0_router_005_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_005:router_006|nios2_mm_interconnect_0_router_005_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_007|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_008:router_008|nios2_mm_interconnect_0_router_008_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_009|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_010|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_011|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_012|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
167. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
168. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
179. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
180. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
181. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
182. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
183. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
184. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
185. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
186. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
187. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
188. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
189. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
190. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
191. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
192. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
193. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
194. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
195. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
196. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
197. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004
198. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer
199. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
200. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
201. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005
202. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer
203. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
204. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
205. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006
206. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer
207. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
208. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
209. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007
210. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer
211. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
212. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
213. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008
214. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer
215. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
216. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
217. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009
218. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer
219. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
220. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
221. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010
222. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer
223. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
224. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
225. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011
226. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer
227. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
228. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
229. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
230. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
231. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
232. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
233. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
234. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
235. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006
236. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
237. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
238. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009
239. Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010
240. Parameter Settings for User Entity Instance: nios2:u0|altera_irq_clock_crosser:irq_synchronizer
241. Parameter Settings for User Entity Instance: nios2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
242. Parameter Settings for User Entity Instance: nios2:u0|altera_irq_clock_crosser:irq_synchronizer_001
243. Parameter Settings for User Entity Instance: nios2:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
244. Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller
245. Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
246. Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
247. Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller_001
248. Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
249. Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
250. Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller_002
251. Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
252. Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
253. Parameter Settings for User Entity Instance: caja_negra_teclado:caja_negra_teclado_u|reductor:reductor_u
254. Parameter Settings for User Entity Instance: caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u1
255. Parameter Settings for User Entity Instance: caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u2
256. Parameter Settings for User Entity Instance: caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u3
257. Parameter Settings for User Entity Instance: caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u4
258. altsyncram Parameter Settings by Entity Instance
259. scfifo Parameter Settings by Entity Instance
260. Port Connectivity Checks: "caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u4"
261. Port Connectivity Checks: "caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u3"
262. Port Connectivity Checks: "caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u2"
263. Port Connectivity Checks: "caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u1"
264. Port Connectivity Checks: "nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
265. Port Connectivity Checks: "nios2:u0|altera_reset_controller:rst_controller_002"
266. Port Connectivity Checks: "nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
267. Port Connectivity Checks: "nios2:u0|altera_reset_controller:rst_controller_001"
268. Port Connectivity Checks: "nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
269. Port Connectivity Checks: "nios2:u0|altera_reset_controller:rst_controller"
270. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011"
271. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010"
272. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009"
273. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008"
274. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007"
275. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006"
276. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005"
277. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004"
278. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
279. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
280. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
281. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
282. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
283. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
284. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
285. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
286. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
287. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
288. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_008:router_008|nios2_mm_interconnect_0_router_008_default_decode:the_default_decode"
289. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_005:router_005|nios2_mm_interconnect_0_router_005_default_decode:the_default_decode"
290. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_002|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode"
291. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_001:router_001|nios2_mm_interconnect_0_router_001_default_decode:the_default_decode"
292. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router:router|nios2_mm_interconnect_0_router_default_decode:the_default_decode"
293. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo"
294. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo"
295. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_teclado_s1_agent"
296. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo"
297. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_s1_agent"
298. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo"
299. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_s1_agent"
300. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
301. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
302. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
303. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
304. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
305. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo"
306. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo"
307. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent"
308. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo"
309. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo"
310. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent"
311. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
312. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
313. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo"
314. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent"
315. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rdata_fifo"
316. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo"
317. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent"
318. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo"
319. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo"
320. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent"
321. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
322. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
323. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator"
324. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator"
325. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_s1_translator"
326. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
327. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
328. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator"
329. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator"
330. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
331. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator"
332. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator"
333. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator"
334. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
335. Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
336. Port Connectivity Checks: "nios2:u0|nios2_sys_pll:sys_pll|nios2_sys_pll_altpll_8ra2:sd1"
337. Port Connectivity Checks: "nios2:u0|nios2_sys_pll:sys_pll"
338. Port Connectivity Checks: "nios2:u0|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module"
339. Port Connectivity Checks: "nios2:u0|nios2_jtag:jtag"
340. Port Connectivity Checks: "nios2:u0|nios2_epcs:epcs"
341. Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy"
342. Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
343. Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
344. Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_pib:the_nios2_cpu_cpu_nios2_oci_pib"
345. Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo|nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc"
346. Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace|nios2_cpu_cpu_nios2_oci_td_mode:nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
347. Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_itrace:the_nios2_cpu_cpu_nios2_oci_itrace"
348. Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk"
349. Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_cpu_cpu_nios2_oci_xbrk"
350. Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug"
351. Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci"
352. Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_test_bench:the_nios2_cpu_cpu_test_bench"
353. Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu"
354. Port Connectivity Checks: "nios2:u0"
355. Post-Synthesis Netlist Statistics for Top Partition
356. Elapsed Time Per Partition
357. Analysis & Synthesis Messages
358. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Oct 20 11:16:59 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; Proyecto_final                              ;
; Top-level Entity Name              ; Proyecto_final                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,265                                       ;
;     Total combinational functions  ; 3,096                                       ;
;     Dedicated logic registers      ; 2,817                                       ;
; Total registers                    ; 2817                                        ;
; Total pins                         ; 130                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 19,456                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; Proyecto_final     ; Proyecto_final     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                           ; Library     ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+
; reductor.v                                                                                                                             ; yes             ; User Verilog HDL File                        ; /home/irana/altera_lite/arquitectura/proyecto2/reductor.v                                                                              ;             ;
; driver_teclado_encoding.v                                                                                                              ; yes             ; User Verilog HDL File                        ; /home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_encoding.v                                                               ;             ;
; driver_teclado_barrido.v                                                                                                               ; yes             ; User Verilog HDL File                        ; /home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_barrido.v                                                                ;             ;
; DeBounce1.v                                                                                                                            ; yes             ; User Verilog HDL File                        ; /home/irana/altera_lite/arquitectura/proyecto2/DeBounce1.v                                                                             ;             ;
; codificador_filas_columnas.v                                                                                                           ; yes             ; User Verilog HDL File                        ; /home/irana/altera_lite/arquitectura/proyecto2/codificador_filas_columnas.v                                                            ;             ;
; codificador_2a4.v                                                                                                                      ; yes             ; User Verilog HDL File                        ; /home/irana/altera_lite/arquitectura/proyecto2/codificador_2a4.v                                                                       ;             ;
; caja_negra_teclado.v                                                                                                                   ; yes             ; User Verilog HDL File                        ; /home/irana/altera_lite/arquitectura/proyecto2/caja_negra_teclado.v                                                                    ;             ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v                                                                     ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_sc_fifo.v                                          ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_clock_crosser.v                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_clock_crosser.v                                 ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.v                       ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.v                       ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_irq_clock_crosser.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_irq_clock_crosser.sv                                      ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv                                      ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter.sv                                   ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_uncmpr.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_uncmpr.sv                            ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv                              ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_master_agent.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_master_agent.sv                                    ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_master_translator.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_master_translator.sv                               ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_slave_agent.sv                                     ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_slave_translator.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_slave_translator.sv                                ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_width_adapter.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_width_adapter.sv                                   ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v                                        ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_synchronizer.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_synchronizer.v                                      ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_std_synchronizer_nocut.v                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_std_synchronizer_nocut.v                                  ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu.v                                                      ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v                                                  ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_sysclk.v                               ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_sysclk.v                               ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_tck.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_tck.v                                  ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v                              ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v                              ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_test_bench.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_test_bench.v                                       ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v                                                     ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs_boot_rom.hex                                          ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs_boot_rom.hex                                          ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_irq_mapper.sv                                              ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v                                                     ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v                                                     ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v                                        ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v                      ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006.v                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006.v                  ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux.sv                             ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv                         ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux.sv                               ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv                           ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv                                ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv                            ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv                            ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv                            ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv                            ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux.sv                             ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_002.sv                         ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_003.sv                         ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux.sv                               ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv                           ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v                                          ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v                                          ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_port_key.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_port_key.v                                                 ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_port_led.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_port_led.v                                                 ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_port_teclado.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_port_teclado.v                                             ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v                                                    ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_id.v                                                   ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_id.v                                                   ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v                                                  ; nios2       ;
; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_timer.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_timer.v                                                    ; nios2       ;
; Proyecto_final.v                                                                                                                       ; yes             ; Auto-Found Verilog HDL File                  ; /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v                                                                        ;             ;
; altsyncram.tdf                                                                                                                         ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf                                                            ;             ;
; stratix_ram_block.inc                                                                                                                  ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                     ;             ;
; lpm_mux.inc                                                                                                                            ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/lpm_mux.inc                                                               ;             ;
; lpm_decode.inc                                                                                                                         ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/lpm_decode.inc                                                            ;             ;
; aglobal151.inc                                                                                                                         ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/aglobal151.inc                                                            ;             ;
; a_rdenreg.inc                                                                                                                          ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                             ;             ;
; altrom.inc                                                                                                                             ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altrom.inc                                                                ;             ;
; altram.inc                                                                                                                             ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altram.inc                                                                ;             ;
; altdpram.inc                                                                                                                           ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.inc                                                              ;             ;
; db/altsyncram_6mc1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/altsyncram_6mc1.tdf                                                                  ;             ;
; altera_std_synchronizer.v                                                                                                              ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                 ;             ;
; db/altsyncram_4a31.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/altsyncram_4a31.tdf                                                                  ;             ;
; sld_virtual_jtag_basic.v                                                                                                               ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                          ; yes             ; Encrypted Megafunction                       ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                                      ; yes             ; Encrypted Megafunction                       ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                         ;             ;
; db/altsyncram_0441.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/altsyncram_0441.tdf                                                                  ;             ;
; scfifo.tdf                                                                                                                             ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf                                                                ;             ;
; a_regfifo.inc                                                                                                                          ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/a_regfifo.inc                                                             ;             ;
; a_dpfifo.inc                                                                                                                           ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                              ;             ;
; a_i2fifo.inc                                                                                                                           ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                              ;             ;
; a_fffifo.inc                                                                                                                           ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/a_fffifo.inc                                                              ;             ;
; a_f2fifo.inc                                                                                                                           ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                              ;             ;
; db/scfifo_jr21.tdf                                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/scfifo_jr21.tdf                                                                      ;             ;
; db/a_dpfifo_l011.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/a_dpfifo_l011.tdf                                                                    ;             ;
; db/a_fefifo_7cf.tdf                                                                                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/a_fefifo_7cf.tdf                                                                     ;             ;
; db/cntr_do7.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/cntr_do7.tdf                                                                         ;             ;
; db/altsyncram_nio1.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/altsyncram_nio1.tdf                                                                  ;             ;
; db/cntr_1ob.tdf                                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/irana/altera_lite/arquitectura/proyecto2/db/cntr_1ob.tdf                                                                         ;             ;
; alt_jtag_atlantic.v                                                                                                                    ; yes             ; Encrypted Megafunction                       ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                       ;             ;
; altera_sld_agent_endpoint.vhd                                                                                                          ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                             ;             ;
; altera_fabric_endpoint.vhd                                                                                                             ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                ;             ;
; altera_std_synchronizer_bundle.v                                                                                                       ; yes             ; Megafunction                                 ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                          ;             ;
; sld_hub.vhd                                                                                                                            ; yes             ; Encrypted Megafunction                       ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/sld_hub.vhd                                                               ; altera_sld  ;
; db/ip/slde5c1dfa3/alt_sld_fab.v                                                                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/alt_sld_fab.v                                                         ; alt_sld_fab ;
; db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab.v                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab.v                                  ; alt_sld_fab ;
; db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv                           ; alt_sld_fab ;
; db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                        ; alt_sld_fab ;
; db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                                     ; yes             ; Encrypted Auto-Found VHDL File               ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                      ; alt_sld_fab ;
; db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                                       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                        ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                                       ; yes             ; Encrypted Megafunction                       ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                          ;             ;
; sld_rom_sr.vhd                                                                                                                         ; yes             ; Encrypted Megafunction                       ; /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                            ;             ;
; teclado_funcional/registro_operacion.v                                                                                                 ; yes             ; User Verilog HDL File                        ; teclado_funcional/registro_operacion.v                                                                                                 ;             ;
; teclado_funcional/reductor.v                                                                                                           ; yes             ; User Verilog HDL File                        ; teclado_funcional/reductor.v                                                                                                           ;             ;
; teclado_funcional/driver_teclado_encoding.v                                                                                            ; yes             ; User Verilog HDL File                        ; teclado_funcional/driver_teclado_encoding.v                                                                                            ;             ;
; teclado_funcional/driver_teclado_barrido.v                                                                                             ; yes             ; User Verilog HDL File                        ; teclado_funcional/driver_teclado_barrido.v                                                                                             ;             ;
; teclado_funcional/DeBounce1.v                                                                                                          ; yes             ; User Verilog HDL File                        ; teclado_funcional/DeBounce1.v                                                                                                          ;             ;
; teclado_funcional/codificador_filascolumnas_decimal.v                                                                                  ; yes             ; User Verilog HDL File                        ; teclado_funcional/codificador_filascolumnas_decimal.v                                                                                  ;             ;
; teclado_funcional/caja_negra.v                                                                                                         ; yes             ; User Verilog HDL File                        ; teclado_funcional/caja_negra.v                                                                                                         ;             ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 4,265                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 3096                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 1602                                                                          ;
;     -- 3 input functions                    ; 879                                                                           ;
;     -- <=2 input functions                  ; 615                                                                           ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 2857                                                                          ;
;     -- arithmetic mode                      ; 239                                                                           ;
;                                             ;                                                                               ;
; Total registers                             ; 2817                                                                          ;
;     -- Dedicated logic registers            ; 2817                                                                          ;
;     -- I/O registers                        ; 0                                                                             ;
;                                             ;                                                                               ;
; I/O pins                                    ; 130                                                                           ;
; Total memory bits                           ; 19456                                                                         ;
;                                             ;                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                             ;
;                                             ;                                                                               ;
; Total PLLs                                  ; 1                                                                             ;
;     -- PLLs                                 ; 1                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; nios2:u0|nios2_sys_pll:sys_pll|nios2_sys_pll_altpll_8ra2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 2110                                                                          ;
; Total fan-out                               ; 22020                                                                         ;
; Average fan-out                             ; 3.43                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Proyecto_final                                                                                                                         ; 3096 (1)          ; 2817 (0)     ; 19456       ; 0            ; 0       ; 0         ; 130  ; 0            ; |Proyecto_final                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |caja_negra_teclado:caja_negra_teclado_u|                                                                                            ; 115 (0)           ; 91 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|caja_negra_teclado:caja_negra_teclado_u                                                                                                                                                                                                                                                                                                    ; work         ;
;       |DeBounce1:DeBounce1_u1|                                                                                                          ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u1                                                                                                                                                                                                                                                                             ; work         ;
;       |DeBounce1:DeBounce1_u2|                                                                                                          ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u2                                                                                                                                                                                                                                                                             ; work         ;
;       |DeBounce1:DeBounce1_u3|                                                                                                          ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u3                                                                                                                                                                                                                                                                             ; work         ;
;       |DeBounce1:DeBounce1_u4|                                                                                                          ; 13 (13)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u4                                                                                                                                                                                                                                                                             ; work         ;
;       |codificador_2a4:codificador_2a4_u|                                                                                               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|codificador_2a4:codificador_2a4_u                                                                                                                                                                                                                                                                  ; work         ;
;       |codificador_filas_columnas:codificador_filas_columnas_u|                                                                         ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|codificador_filas_columnas:codificador_filas_columnas_u                                                                                                                                                                                                                                            ; work         ;
;       |driver_teclado_barrido:driver_teclado_barrido_u|                                                                                 ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|driver_teclado_barrido:driver_teclado_barrido_u                                                                                                                                                                                                                                                    ; work         ;
;       |driver_teclado_encoding:driver_teclado_encoding_u|                                                                               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|driver_teclado_encoding:driver_teclado_encoding_u                                                                                                                                                                                                                                                  ; work         ;
;       |reductor:reductor_u|                                                                                                             ; 52 (52)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|caja_negra_teclado:caja_negra_teclado_u|reductor:reductor_u                                                                                                                                                                                                                                                                                ; work         ;
;    |nios2:u0|                                                                                                                           ; 2833 (0)          ; 2643 (0)     ; 19456       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0                                                                                                                                                                                                                                                                                                                                   ; nios2        ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                     ; nios2        ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                 ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                               ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                         ; nios2        ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                     ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                   ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 7 (6)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                        ; nios2        ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                         ; nios2        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                             ; nios2        ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                        ; nios2        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                             ; nios2        ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                            ; nios2        ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                             ; nios2        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                 ; nios2        ;
;       |nios2_cpu:cpu|                                                                                                                   ; 1025 (0)          ; 592 (0)      ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu                                                                                                                                                                                                                                                                                                                     ; nios2        ;
;          |nios2_cpu_cpu:cpu|                                                                                                            ; 1025 (733)        ; 592 (321)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                   ; nios2        ;
;             |nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|                                                                       ; 292 (37)          ; 271 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci                                                                                                                                                                                                                                               ; nios2        ;
;                |nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|                                                ; 91 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper                                                                                                                                                                       ; nios2        ;
;                   |nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|                                               ; 6 (6)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk                                                                                                 ; nios2        ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                            ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                            ; work         ;
;                   |nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|                                                     ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck                                                                                                       ; nios2        ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                  ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                  ; work         ;
;                   |sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy|                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy                                                                                                                  ; work         ;
;                |nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|                                                      ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg                                                                                                                                                                             ; nios2        ;
;                |nios2_cpu_cpu_nios2_oci_break:the_nios2_cpu_cpu_nios2_oci_break|                                                        ; 33 (33)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_break:the_nios2_cpu_cpu_nios2_oci_break                                                                                                                                                                               ; nios2        ;
;                |nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug|                                                        ; 8 (8)             ; 9 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug                                                                                                                                                                               ; nios2        ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                           ; work         ;
;                |nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|                                                              ; 113 (113)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem                                                                                                                                                                                     ; nios2        ;
;                   |nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram|                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram                                                                                                                      ; nios2        ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                            ; work         ;
;                         |altsyncram_4a31:auto_generated|                                                                                ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated                                                             ; work         ;
;             |nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a|                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a                                                                                                                                                                                                                                ; nios2        ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                      ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                       ; work         ;
;             |nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b|                                                        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b                                                                                                                                                                                                                                ; nios2        ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                      ; work         ;
;                   |altsyncram_6mc1:auto_generated|                                                                                      ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                       ; work         ;
;       |nios2_epcs:epcs|                                                                                                                 ; 144 (32)          ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_epcs:epcs                                                                                                                                                                                                                                                                                                                   ; nios2        ;
;          |altsyncram:the_boot_copier_rom|                                                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_epcs:epcs|altsyncram:the_boot_copier_rom                                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_0441:auto_generated|                                                                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_0441:auto_generated                                                                                                                                                                                                                                                     ; work         ;
;          |nios2_epcs_sub:the_nios2_epcs_sub|                                                                                            ; 112 (112)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_epcs:epcs|nios2_epcs_sub:the_nios2_epcs_sub                                                                                                                                                                                                                                                                                 ; nios2        ;
;       |nios2_jtag:jtag|                                                                                                                 ; 145 (37)          ; 113 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag                                                                                                                                                                                                                                                                                                                   ; nios2        ;
;          |alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|                                                                               ; 57 (57)           ; 60 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic                                                                                                                                                                                                                                                                    ; work         ;
;          |nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r|                                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r                                                                                                                                                                                                                                                                       ; nios2        ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                          ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                               ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                    ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                          ; work         ;
;          |nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|                                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w                                                                                                                                                                                                                                                                       ; nios2        ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                          ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                               ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                          ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                  ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                             ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                  ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                    ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                          ; work         ;
;       |nios2_mm_interconnect_0:mm_interconnect_0|                                                                                       ; 989 (0)           ; 1234 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                         ; nios2        ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                ; nios2        ;
;          |altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo|                                                                ; 68 (68)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo                                                                                                                                                                                                                           ; nios2        ;
;          |altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|                                                                  ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo                                                                                                                                                                                                                             ; nios2        ;
;          |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|                                                                ; 48 (48)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                                                                                           ; nios2        ;
;          |altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|                                                                  ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                             ; nios2        ;
;          |altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rdata_fifo|                                            ; 68 (68)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rdata_fifo                                                                                                                                                                                                       ; nios2        ;
;          |altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|                                              ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                                                                                         ; nios2        ;
;          |altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|                                                                             ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; nios2        ;
;          |altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|                                                                             ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo                                                                                                                                                                                                                                        ; nios2        ;
;          |altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|                                                                       ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo                                                                                                                                                                                                                                  ; nios2        ;
;          |altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|                                                                         ; 7 (7)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo                                                                                                                                                                                                                                    ; nios2        ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                                                                              ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                         ; nios2        ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                                                                ; 69 (69)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; nios2        ;
;          |altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|                                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo                                                                                                                                                                                                                               ; nios2        ;
;          |altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|                                                                     ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                ; nios2        ;
;          |altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|                                                                       ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                  ; nios2        ;
;          |altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|                                                                                ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                           ; nios2        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 5 (0)             ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                    ; nios2        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)             ; 90 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                           ; nios2        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                      ; nios2        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                      ; nios2        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                         ; 6 (0)             ; 64 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                    ; nios2        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 6 (6)             ; 64 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                           ; nios2        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                      ; nios2        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                      ; nios2        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                         ; 5 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                    ; nios2        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)             ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                           ; nios2        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                      ; nios2        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                      ; nios2        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_004|                                                                         ; 4 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                                                                                                    ; nios2        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 18 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                           ; nios2        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                      ; nios2        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                      ; nios2        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_005|                                                                         ; 5 (0)             ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                                                                                                    ; nios2        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 5 (5)             ; 30 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                           ; nios2        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                      ; nios2        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                      ; nios2        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_006|                                                                         ; 4 (0)             ; 50 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                                                                                                    ; nios2        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 50 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                           ; nios2        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                      ; nios2        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                      ; nios2        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_007|                                                                         ; 4 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                                                                                                    ; nios2        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                           ; nios2        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                      ; nios2        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                      ; nios2        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_008|                                                                         ; 3 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                                                                                                    ; nios2        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                           ; nios2        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                      ; nios2        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                      ; nios2        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_009|                                                                         ; 4 (0)             ; 70 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                                                                                                    ; nios2        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 70 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                           ; nios2        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                      ; nios2        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                      ; nios2        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_010|                                                                         ; 4 (0)             ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                                                                                                    ; nios2        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 10 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                           ; nios2        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                      ; nios2        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                      ; nios2        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_011|                                                                         ; 4 (0)             ; 14 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                                                                                                    ; nios2        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)             ; 14 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                           ; nios2        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                      ; nios2        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                      ; nios2        ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 3 (0)             ; 34 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                        ; nios2        ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)             ; 34 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                               ; nios2        ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                          ; nios2        ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                          ; nios2        ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                        ; nios2        ;
;          |altera_merlin_master_translator:cpu_data_master_translator|                                                                   ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                              ; nios2        ;
;          |altera_merlin_master_translator:cpu_instruction_master_translator|                                                            ; 6 (6)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                       ; nios2        ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                     ; nios2        ;
;          |altera_merlin_slave_agent:epcs_epcs_control_port_agent|                                                                       ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent                                                                                                                                                                                                                                  ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                    ; nios2        ;
;          |altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                                                                                                  ; nios2        ;
;          |altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|                                                   ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent                                                                                                                                                                                                              ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                ; nios2        ;
;          |altera_merlin_slave_agent:port_key_s1_agent|                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_s1_agent                                                                                                                                                                                                                                             ; nios2        ;
;          |altera_merlin_slave_agent:port_led_s1_agent|                                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_s1_agent                                                                                                                                                                                                                                             ; nios2        ;
;          |altera_merlin_slave_agent:port_teclado_s1_agent|                                                                              ; 5 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_teclado_s1_agent                                                                                                                                                                                                                                         ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_teclado_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                           ; nios2        ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                                                                     ; 20 (12)           ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                  ; nios2        ;
;          |altera_merlin_slave_agent:sys_id_control_slave_agent|                                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent                                                                                                                                                                                                                                    ; nios2        ;
;          |altera_merlin_slave_agent:sys_pll_pll_slave_agent|                                                                            ; 3 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent                                                                                                                                                                                                                                       ; nios2        ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; nios2        ;
;          |altera_merlin_slave_agent:timer_s1_agent|                                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                ; nios2        ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                           ; nios2        ;
;          |altera_merlin_slave_translator:epcs_epcs_control_port_translator|                                                             ; 5 (5)             ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator                                                                                                                                                                                                                        ; nios2        ;
;          |altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|                                                             ; 10 (10)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                                                                                        ; nios2        ;
;          |altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator|                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator                                                                                                                                                                                                    ; nios2        ;
;          |altera_merlin_slave_translator:port_key_s1_translator|                                                                        ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator                                                                                                                                                                                                                                   ; nios2        ;
;          |altera_merlin_slave_translator:port_led_s1_translator|                                                                        ; 7 (7)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_s1_translator                                                                                                                                                                                                                                   ; nios2        ;
;          |altera_merlin_slave_translator:port_teclado_s1_translator|                                                                    ; 6 (6)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator                                                                                                                                                                                                                               ; nios2        ;
;          |altera_merlin_slave_translator:sys_id_control_slave_translator|                                                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator                                                                                                                                                                                                                          ; nios2        ;
;          |altera_merlin_slave_translator:sys_pll_pll_slave_translator|                                                                  ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator                                                                                                                                                                                                                             ; nios2        ;
;          |altera_merlin_slave_translator:timer_s1_translator|                                                                           ; 6 (6)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                      ; nios2        ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                                                                       ; 45 (45)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                  ; nios2        ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                                                                       ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                  ; nios2        ;
;          |nios2_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                  ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                             ; nios2        ;
;          |nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                     ; nios2        ;
;          |nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                              ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                         ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                            ; nios2        ;
;          |nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_004|                                                                              ; 37 (33)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                                                                                         ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                            ; nios2        ;
;          |nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_006|                                                                              ; 55 (51)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                                                                                                                         ; nios2        ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                            ; nios2        ;
;          |nios2_mm_interconnect_0_router:router|                                                                                        ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router:router                                                                                                                                                                                                                                                   ; nios2        ;
;          |nios2_mm_interconnect_0_router_001:router_001|                                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                           ; nios2        ;
;          |nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_003|                                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                     ; nios2        ;
;          |nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_004|                                                                          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                                                                                                     ; nios2        ;
;          |nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_006|                                                                          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                                                                                                     ; nios2        ;
;          |nios2_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                      ; 122 (122)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                 ; nios2        ;
;          |nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                              ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                         ; nios2        ;
;       |nios2_parallel_port_0:parallel_port_0|                                                                                           ; 77 (77)           ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_parallel_port_0:parallel_port_0                                                                                                                                                                                                                                                                                             ; nios2        ;
;       |nios2_port_key:port_key|                                                                                                         ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_port_key:port_key                                                                                                                                                                                                                                                                                                           ; nios2        ;
;       |nios2_port_led:port_led|                                                                                                         ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_port_led:port_led                                                                                                                                                                                                                                                                                                           ; nios2        ;
;       |nios2_port_teclado:port_teclado|                                                                                                 ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_port_teclado:port_teclado                                                                                                                                                                                                                                                                                                   ; nios2        ;
;       |nios2_sdram:sdram|                                                                                                               ; 285 (230)         ; 247 (157)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_sdram:sdram                                                                                                                                                                                                                                                                                                                 ; nios2        ;
;          |nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module|                                                            ; 55 (55)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module                                                                                                                                                                                                                                               ; nios2        ;
;       |nios2_sys_pll:sys_pll|                                                                                                           ; 8 (7)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_sys_pll:sys_pll                                                                                                                                                                                                                                                                                                             ; nios2        ;
;          |nios2_sys_pll_altpll_8ra2:sd1|                                                                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_sys_pll:sys_pll|nios2_sys_pll_altpll_8ra2:sd1                                                                                                                                                                                                                                                                               ; nios2        ;
;          |nios2_sys_pll_stdsync_sv6:stdsync2|                                                                                           ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_sys_pll:sys_pll|nios2_sys_pll_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                          ; nios2        ;
;             |nios2_sys_pll_dffpipe_l2c:dffpipe3|                                                                                        ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_sys_pll:sys_pll|nios2_sys_pll_stdsync_sv6:stdsync2|nios2_sys_pll_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                       ; nios2        ;
;       |nios2_timer:timer|                                                                                                               ; 131 (131)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|nios2:u0|nios2_timer:timer                                                                                                                                                                                                                                                                                                                 ; nios2        ;
;    |sld_hub:auto_hub|                                                                                                                   ; 147 (1)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 146 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 146 (0)           ; 83 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 146 (1)           ; 83 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 145 (0)           ; 77 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 145 (104)         ; 77 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Proyecto_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------+
; Name                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------+
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192 ; None                    ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                    ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None                    ;
; nios2:u0|nios2_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_0441:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192 ; nios2_epcs_boot_rom.hex ;
; nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                    ;
; nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                     ; IP Include File                                           ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |Proyecto_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                           ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |Proyecto_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                           ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |Proyecto_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                           ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |Proyecto_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                           ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed     ; |Proyecto_final|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                           ;
; N/A    ; Qsys                                     ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0                                                                                                                                                                                                                                                            ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_nios2_gen2                        ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_cpu:cpu                                                                                                                                                                                                                                              ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_nios2_gen2_unit                   ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu                                                                                                                                                                                                                            ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_epcs_flash_controller      ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_epcs:epcs                                                                                                                                                                                                                                            ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_irq_mapper                        ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_irq_mapper:irq_mapper                                                                                                                                                                                                                                ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                              ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_jtag:jtag                                                                                                                                                                                                                                            ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_mm_interconnect                   ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006                                                                                                                                              ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0                                                                ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; error_adapter                            ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                        ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                              ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                          ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_004                                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_006                                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux:cmd_mux_009                                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux:cmd_mux_010                                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_master_agent               ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                 ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_master_translator          ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                       ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                              ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                         ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_master_agent               ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                          ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_master_translator          ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                 ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                             ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                             ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                             ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004                                                                                                                                                             ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005                                                                                                                                                             ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006                                                                                                                                                             ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007                                                                                                                                                             ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008                                                                                                                                                             ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009                                                                                                                                                             ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010                                                                                                                                                             ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011                                                                                                                                                             ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent                                                                                                                                                           ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator                                                                                                                                                 ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent                                                                                                                                                           ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator                                                                                                                                                 ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent                                                                                                                                       ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rdata_fifo                                                                                                                                ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator                                                                                                                             ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_s1_agent                                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo                                                                                                                                                                 ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator                                                                                                                                                            ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_s1_agent                                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo                                                                                                                                                                 ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_s1_translator                                                                                                                                                            ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_teclado_s1_agent                                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo                                                                                                                                                           ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo                                                                                                                                                             ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator                                                                                                                                                        ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router:router                                                                                                                                                                            ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_001:router_001                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_002                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_003                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_004                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_005:router_005                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_005:router_006                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_007                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_008:router_008                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_009                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_010                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_011                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_router                     ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_012                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                              ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                              ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_004                                                                                                                                                              ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_006                                                                                                                                                              ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_002:rsp_demux_007                                                                                                                                                              ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_002:rsp_demux_008                                                                                                                                                              ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_002:rsp_demux_009                                                                                                                                                              ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux:rsp_demux_010                                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                          ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_multiplexer                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                         ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                  ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                               ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_width_adapter              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                           ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_width_adapter              ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                           ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                               ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent                                                                                                                                                             ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo                                                                                                                                                        ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator                                                                                                                                                   ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent                                                                                                                                                                ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo                                                                                                                                                         ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo                                                                                                                                                           ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_agent                ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                         ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_merlin_slave_translator           ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                               ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_pio                        ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_port_key:port_key                                                                                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_pio                        ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_port_led:port_led                                                                                                                                                                                                                                    ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_pio                        ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_port_teclado:port_teclado                                                                                                                                                                                                                            ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_reset_controller                  ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                     ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_reset_controller                  ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                 ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_reset_controller                  ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                 ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_sdram:sdram                                                                                                                                                                                                                                          ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_sys_id:sys_id                                                                                                                                                                                                                                        ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altpll                                   ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_sys_pll:sys_pll                                                                                                                                                                                                                                      ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
; Altera ; altera_avalon_timer                      ; 15.1    ; N/A          ; N/A          ; |Proyecto_final|nios2:u0|nios2_timer:timer                                                                                                                                                                                                                                          ; /home/irana/altera_lite/arquitectura/proyecto2/nios2.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |Proyecto_final|nios2:u0|nios2_sdram:sdram|m_next                            ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Proyecto_final|nios2:u0|nios2_sdram:sdram|m_state                                                                                                                                    ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |Proyecto_final|nios2:u0|nios2_sdram:sdram|i_next ;
+------------+------------+------------+------------+---------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000    ;
+------------+------------+------------+------------+---------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0             ;
; i_next.010 ; 0          ; 0          ; 1          ; 1             ;
; i_next.101 ; 0          ; 1          ; 0          ; 1             ;
; i_next.111 ; 1          ; 0          ; 0          ; 1             ;
+------------+------------+------------+------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |Proyecto_final|nios2:u0|nios2_sdram:sdram|i_state                              ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                             ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                             ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                             ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                             ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                             ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                             ;
+------------+------------+------------+------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                               ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|read_req                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                ; yes                                                              ; yes                                        ;
; nios2:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|read                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                               ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                 ; yes                                                              ; yes                                        ;
; nios2:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                            ; yes                                                              ; yes                                        ;
; nios2:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|write                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..15,63..65,67,69,70,85..87]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..15,63..65,67,69,70,85..87]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,67,69,70,84..87]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,67,69,70,84..87]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63,69,70,84..87]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63,69,70,84..87]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                     ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_006|locked[0,1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[0,1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_s1_translator|av_readdata_pre[8..31]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_s1_translator|av_chipselect_pre                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|av_chipselect_pre                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[2..31]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|av_chipselect_pre                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[4..6,9,12,16..18,20..26,29,31]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator|av_chipselect_pre                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_sdram:sdram|i_addr[4,5]                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[4..31]                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_port_key:port_key|readdata[2..31]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[3..31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ipending_reg[3..31]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|R_ctrl_custom                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|R_ctrl_crst                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_im:the_nios2_cpu_cpu_nios2_oci_im|trc_wrap                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_im:the_nios2_cpu_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_goto0                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_cpu_cpu_nios2_oci_xbrk|xbrk_break                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[0][87]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[0][86]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[0][85]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[0][84]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][87]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][86]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][85]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][84]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[4..31]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[2..31]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[3..31]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[1][87]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[1][86]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[1][85]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[1][84]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][87]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][86]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][85]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][84]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[30]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[29]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[28]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[27]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[26]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[25]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                   ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[3]                                                                   ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                   ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[4]                                                                   ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                   ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[5]                                                                   ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                   ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[6]                                                                   ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                   ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[7]                                                                   ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                   ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[8]                                                                   ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                   ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[9]                                                                   ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[10]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[11]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[12]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[24]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[14]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[15]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[16]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[17]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[18]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[19]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[20]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[21]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[22]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                  ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[23]                                                                  ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[13]                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[2]                                                                                                                         ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                         ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][21]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][26]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][24]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][20]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][15]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][13]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][17]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][19]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][28]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][29]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][9]                                                                                                                             ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][27]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][5]                                                                                                                             ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][25]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][23]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][14]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][7]                                                                                                                             ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][10]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][8]                                                                                                                             ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][16]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][30]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][11]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][30]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][6]                                                                                                                             ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][30]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][18]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][30]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][4]                                                                                                                             ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][30]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][22]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][30]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][12]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][30]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[1][63]                                                                                                                              ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[1][70]                                                                                                                              ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[1][69]                                                                                                                              ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[1][70]                                                                                                                              ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                  ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                  ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                  ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                  ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][84]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][55]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][54]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][85]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][63]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][63]                                                                                                                       ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][85]                                                                                                                       ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][69]                                                                                                                       ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][70]                                                                                                                       ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][86]                                                                                                                       ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][85]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][70]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][63]                                                                                                                         ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                         ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                         ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                         ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][69]                                                                                                   ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                   ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][63]                                                                                                   ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                   ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][27]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][28]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][26]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][24]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][29]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][11]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][25]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][23]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                       ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                                       ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[0..3,7,8,10,11,13..15,19,27,28]                                                                               ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|av_readdata_pre[30]                                                                                                           ;
; nios2:u0|nios2_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                                                                   ; Merged with nios2:u0|nios2_sdram:sdram|i_addr[12]                                                                                                                                                                                                           ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][30]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][30]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|waitrequest_reset_override                                                                                                             ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_s1_translator|waitrequest_reset_override                                                                                                             ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|waitrequest_reset_override                                                                                                    ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|waitrequest_reset_override                                                                                                                ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][70]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][85]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][87]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                  ; Merged with nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                    ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator|waitrequest_reset_override                                                                              ; Merged with nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                    ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|waitrequest_reset_override                                                                                                         ; Merged with nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                    ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|waitrequest_reset_override                                                                                                       ; Merged with nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                    ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][69]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][69]                                                                                                                       ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][70]                                                                                                                       ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][85]                                                                                                                       ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][86]                                                                                                                       ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][87]                                                                                                                       ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                         ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                         ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][70]                                                                                                                         ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                         ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                  ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                  ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                  ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                  ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][69]                                                                                                   ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63]                                                                                                   ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][70]                                                                                                   ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63]                                                                                                   ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][53]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][84]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][55]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][85]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][54]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][53]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][84]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][55]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][85]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][54]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                       ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][70]                                                                                                                       ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[0][69]                                                                                                                              ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[0][63]                                                                                                                              ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[0][70]                                                                                                                              ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[0][63]                                                                                                                              ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][53]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][84]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][86]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][55]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][85]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][54]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][23]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][24]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][25]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][26]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][27]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][28]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][29]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][30]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][31]                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                          ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                           ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][11]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][12]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][13]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][14]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][15]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][16]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][17]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][18]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][19]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][20]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][21]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][22]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][23]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][24]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][25]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][26]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][27]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][28]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][29]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][30]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][31]                                                                                                                            ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][4]                                                                                                                             ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][5]                                                                                                                             ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][6]                                                                                                                             ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][7]                                                                                                                             ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][8]                                                                                                                             ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][9]                                                                                                                             ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][53]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][84]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][86]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][55]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][85]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][54]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][53]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][84]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][86]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][55]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][85]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][54]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|byteen_reg[3]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[1][70]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_break:the_nios2_cpu_cpu_nios2_oci_break|trigger_state                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[0][63]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_teclado_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_teclado_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][63]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][63]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4..31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4..31]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11,23..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11,23..31]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_break                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_break:the_nios2_cpu_cpu_nios2_oci_break|trigbrktype                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][52]                                                                                                                                     ; Merged with nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[1][71]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][71]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][71]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][71]                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count_zero_flag                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count_zero_flag                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_sdram:sdram|m_next~9                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_sdram:sdram|m_next~10                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_sdram:sdram|m_next~13                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_sdram:sdram|m_next~14                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_sdram:sdram|m_next~16                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_sdram:sdram|i_next~4                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_sdram:sdram|i_next~5                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_sdram:sdram|i_next~6                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_sdram:sdram|i_state~14                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_sdram:sdram|i_state~15                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_sdram:sdram|i_state~16                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|DRsize.011 ; Merged with nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|DRsize.001 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                   ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                    ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                 ;
; Total Number of Removed Registers = 1429                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                 ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                               ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[25],                                                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                                                          ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                 ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[0][63],                                                                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_teclado_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                              ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_teclado_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                              ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_teclado_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                              ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_teclado_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][63],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                             ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                               ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][63],                                                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                       ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                       ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                       ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][63],                                                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                   ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                   ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                   ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                    ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[0][63],                                                                                                                      ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                       ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                       ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                       ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                 ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                   ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                   ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                  ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                   ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                   ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                     ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][87]                                                                                                                        ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                          ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                          ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                          ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                           ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][70]                                                                                                                       ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][63],                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                         ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                          ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[10]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[10],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[0][10],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[31]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[31],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo|mem[1][31],                                                                                                                           ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[11]                                                                                                       ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[0][11],                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[31]                                                                                                       ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo|mem[1][31],                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[10]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                       ;
;                                                                                                                                                                                                                                               ; due to stuck port clock_enable ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                       ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[31]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[30]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[30],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[28]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[28],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[27]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[27],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[26]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[26],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[25]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[25],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[29]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[29],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[24]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[24],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[23]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[23],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[21]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[21],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[7]                                                                                                                                                                                          ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[7],                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                             ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[1],                                                                                                                                   ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_004|share_count[0]                                                                                                                               ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[8]                                                                                                                                                                                          ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[8],                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                             ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[6]                                                                                                                                                                                          ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[6],                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                             ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[5]                                                                                                                                                                                          ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[5],                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                             ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[4]                                                                                                                                                                                          ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[4],                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                             ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[9]                                                                                                                                                                                          ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[9],                                                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                             ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                             ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[22]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[22],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[11]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[11],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[12]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[12],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[14]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[14],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[13]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[13],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[20]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[20],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[19]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[19],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[18]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[18],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[17]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[17],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[16]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[16],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                            ;
; nios2:u0|nios2_port_teclado:port_teclado|readdata[15]                                                                                                                                                                                         ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|av_readdata_pre[15],                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                            ;
;                                                                                                                                                                                                                                               ;                                ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[19]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[9]                                                                                                             ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                             ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[11]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[12]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[13]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[15]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[16]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[17]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[18]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[20]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[8]                                                                                                             ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                             ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[7]                                                                                                             ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                             ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[6]                                                                                                             ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                             ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[5]                                                                                                             ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                             ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[4]                                                                                                             ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                             ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[3]                                                                                                             ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                             ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[2]                                                                                                             ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                             ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[30]                                                                                                       ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[29]                                                                                                       ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[28]                                                                                                       ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[27]                                                                                                       ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[26]                                                                                                       ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[25]                                                                                                       ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[24]                                                                                                       ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator|av_readdata_pre[23]                                                                                                       ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[14]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[22]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[1][70]                                                                                                                              ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_004|locked[0]                                                                                                                                    ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87],                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo|mem[1][87]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                           ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][70]                                                                                                   ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[21]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                               ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70],                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                       ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                   ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_break,                                                                          ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_break:the_nios2_cpu_cpu_nios2_oci_break|trigbrktype                                                                        ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[30]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[28]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[27]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[29]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[26]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[25]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[23]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator|av_readdata_pre[24]                                                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][105]                                                                                                                               ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                     ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                     ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                     ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                     ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                     ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                     ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                     ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_goto1                                                                         ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_break:the_nios2_cpu_cpu_nios2_oci_break|trigger_state                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                      ; Stuck at VCC                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count_zero_flag                                                                                                                      ; Stuck at VCC                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_006|share_count[0]                                                                                                                               ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][105]                                                                                                                       ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][105]                                                                                                                         ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][105]                                                                                                                               ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                 ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                    ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                   ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                   ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                   ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                   ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                     ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][87]                                                                                                                          ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][87]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][85]                                                                                                                                ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][85]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[0][87]                                                                                                                                ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                  ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[0][84]                                                                                                                            ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[1][84]                                                                                                                              ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[0][85]                                                                                                                            ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[1][85]                                                                                                                              ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[0][86]                                                                                                                            ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[1][86]                                                                                                                              ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[0][87]                                                                                                                            ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo|mem[1][87]                                                                                                                              ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|DRsize.101 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][86]                                                                                                 ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][86]                                                                                                   ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][105]                                                                                                                      ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][105]                                                                                                                        ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[0]                                                                                                                      ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][84]                                                                                                                     ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][84]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][85]                                                                                                                     ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][85]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                     ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[0][87]                                                                                                                     ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo|mem[1][87]                                                                                                                       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][84]                                                                                                 ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][84]                                                                                                   ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][85]                                                                                                 ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][85]                                                                                                   ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[1][105]                                                                                                                                  ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo|mem[0][105]                                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[0][87]                                                                                                 ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo|mem[1][87]                                                                                                   ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][84]                                                                                                                       ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][84]                                                                                                                         ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][85]                                                                                                                       ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][85]                                                                                                                         ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                       ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                         ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[0][87]                                                                                                                       ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo|mem[1][87]                                                                                                                         ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                          ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][85]                                                                                                                          ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][85]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                          ; Lost Fanouts                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                            ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                            ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                             ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[11]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[11]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[20]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[20]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[19]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[19]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[18]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[18]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[17]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[17]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[16]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[16]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[15]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[15]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[14]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[14]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[13]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[13]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[12]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[12]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[21]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[21]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[10]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[10]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[9]                                                                                                                                                                                                  ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[9]                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[8]                                                                                                                                                                                                  ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[8]                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[7]                                                                                                                                                                                                  ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[7]                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[6]                                                                                                                                                                                                  ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[6]                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[5]                                                                                                                                                                                                  ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[5]                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[4]                                                                                                                                                                                                  ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[4]                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[3]                                                                                                                                                                                                  ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[3]                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[2]                                                                                                                                                                                                  ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[2]                                                                                                                     ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[31]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[31]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                           ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                            ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                                                               ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[87]                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                                                               ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86]                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                                                               ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[85]                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                               ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                               ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                                                                                ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                          ; Stuck at GND                   ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[30]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[30]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[29]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[29]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[28]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[28]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[27]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[27]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[26]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[26]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[25]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[25]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[24]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[24]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[23]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[23]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
; nios2:u0|nios2_port_key:port_key|readdata[22]                                                                                                                                                                                                 ; Stuck at GND                   ; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|av_readdata_pre[22]                                                                                                                    ;
;                                                                                                                                                                                                                                               ; due to stuck port data_in      ;                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2817  ;
; Number of registers using Synchronous Clear  ; 160   ;
; Number of registers using Synchronous Load   ; 261   ;
; Number of registers using Asynchronous Clear ; 1945  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1428  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios2:u0|nios2_timer:timer|internal_counter[0]                                                                                                                                                                                                                                                                                  ; 3       ;
; nios2:u0|nios2_timer:timer|internal_counter[1]                                                                                                                                                                                                                                                                                  ; 3       ;
; nios2:u0|nios2_timer:timer|internal_counter[2]                                                                                                                                                                                                                                                                                  ; 3       ;
; nios2:u0|nios2_timer:timer|internal_counter[3]                                                                                                                                                                                                                                                                                  ; 3       ;
; nios2:u0|nios2_timer:timer|internal_counter[4]                                                                                                                                                                                                                                                                                  ; 3       ;
; nios2:u0|nios2_timer:timer|internal_counter[7]                                                                                                                                                                                                                                                                                  ; 3       ;
; nios2:u0|nios2_timer:timer|internal_counter[9]                                                                                                                                                                                                                                                                                  ; 3       ;
; nios2:u0|nios2_timer:timer|internal_counter[10]                                                                                                                                                                                                                                                                                 ; 3       ;
; nios2:u0|nios2_timer:timer|internal_counter[15]                                                                                                                                                                                                                                                                                 ; 3       ;
; nios2:u0|nios2_timer:timer|internal_counter[16]                                                                                                                                                                                                                                                                                 ; 3       ;
; nios2:u0|nios2_sdram:sdram|m_cmd[1]                                                                                                                                                                                                                                                                                             ; 2       ;
; nios2:u0|nios2_sdram:sdram|m_cmd[3]                                                                                                                                                                                                                                                                                             ; 1       ;
; nios2:u0|nios2_sdram:sdram|m_cmd[2]                                                                                                                                                                                                                                                                                             ; 2       ;
; nios2:u0|nios2_sdram:sdram|m_cmd[0]                                                                                                                                                                                                                                                                                             ; 2       ;
; nios2:u0|nios2_epcs:epcs|nios2_epcs_sub:the_nios2_epcs_sub|epcs_slave_select_reg[0]                                                                                                                                                                                                                                             ; 2       ;
; nios2:u0|nios2_epcs:epcs|nios2_epcs_sub:the_nios2_epcs_sub|stateZero                                                                                                                                                                                                                                                            ; 1       ;
; nios2:u0|nios2_sdram:sdram|i_addr[12]                                                                                                                                                                                                                                                                                           ; 11      ;
; nios2:u0|nios2_sdram:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                             ; 2       ;
; nios2:u0|nios2_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                             ; 2       ;
; nios2:u0|nios2_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                             ; 2       ;
; nios2:u0|nios2_sdram:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                             ; 2       ;
; nios2:u0|nios2_epcs:epcs|nios2_epcs_sub:the_nios2_epcs_sub|epcs_slave_select_holding_reg[0]                                                                                                                                                                                                                                     ; 1       ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|i_read                                                                                                                                                                                                                                                                                 ; 8       ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                                                               ; 2       ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                                                               ; 3       ;
; nios2:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                             ; 1       ;
; nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 457     ;
; nios2:u0|nios2_sdram:sdram|refresh_counter[13]                                                                                                                                                                                                                                                                                  ; 2       ;
; nios2:u0|nios2_sdram:sdram|refresh_counter[10]                                                                                                                                                                                                                                                                                  ; 2       ;
; nios2:u0|nios2_sdram:sdram|refresh_counter[9]                                                                                                                                                                                                                                                                                   ; 2       ;
; nios2:u0|nios2_sdram:sdram|refresh_counter[8]                                                                                                                                                                                                                                                                                   ; 2       ;
; nios2:u0|nios2_sdram:sdram|refresh_counter[4]                                                                                                                                                                                                                                                                                   ; 2       ;
; nios2:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                         ; 1       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                             ; 2       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|waitrequest_reset_override                                                                                                                                                                                  ; 4       ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                ; 11      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                                                                            ; 19      ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                             ; 2       ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                          ; 1       ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                          ; 4       ;
; nios2:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                             ; 2       ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                    ; 11      ;
; nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                      ; 1       ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                      ; 4       ;
; nios2:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                         ; 2       ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                         ; 9       ;
; nios2:u0|nios2_jtag:jtag|t_dav                                                                                                                                                                                                                                                                                                  ; 3       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                             ; 2       ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                          ; 1       ;
; nios2:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                             ; 1       ;
; nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                      ; 1       ;
; nios2:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                         ; 1       ;
; nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                    ; 3       ;
; nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                                                                                                                                        ; 2       ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                                                                   ; 2       ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                                                   ; 2       ;
; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                   ; 2       ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                          ; 1       ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                      ; 1       ;
; nios2:u0|nios2_jtag:jtag|av_waitrequest                                                                                                                                                                                                                                                                                         ; 3       ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                              ; 1       ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 1       ;
; nios2:u0|nios2_timer:timer|period_l_register[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; nios2:u0|nios2_timer:timer|period_l_register[1]                                                                                                                                                                                                                                                                                 ; 2       ;
; nios2:u0|nios2_timer:timer|period_l_register[2]                                                                                                                                                                                                                                                                                 ; 2       ;
; nios2:u0|nios2_timer:timer|period_l_register[3]                                                                                                                                                                                                                                                                                 ; 2       ;
; nios2:u0|nios2_timer:timer|period_l_register[4]                                                                                                                                                                                                                                                                                 ; 2       ;
; nios2:u0|nios2_timer:timer|period_l_register[7]                                                                                                                                                                                                                                                                                 ; 2       ;
; nios2:u0|nios2_timer:timer|period_l_register[9]                                                                                                                                                                                                                                                                                 ; 2       ;
; nios2:u0|nios2_timer:timer|period_l_register[10]                                                                                                                                                                                                                                                                                ; 2       ;
; nios2:u0|nios2_timer:timer|period_l_register[15]                                                                                                                                                                                                                                                                                ; 2       ;
; nios2:u0|nios2_timer:timer|period_h_register[0]                                                                                                                                                                                                                                                                                 ; 2       ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                               ; 1       ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                               ; 1       ;
; nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; nios2:u0|nios2_sys_pll:sys_pll|pfdena_reg                                                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 82                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_epcs:epcs|nios2_epcs_sub:the_nios2_epcs_sub|shift_reg[1]                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator|wait_latency_counter[0]                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|count[8]                                                                                                                                                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|data_reg[13]                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|d_byteenable[1]                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator|wait_latency_counter[1]                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator|wait_latency_counter[0]                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_s1_translator|wait_latency_counter[1]                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator|wait_latency_counter[1]                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|E_src2[3]                                                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|E_src1[30]                                                                                                                                                                                         ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|E_src1[2]                                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|av_ld_byte2_data[7]                                                                                                                                                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|D_iw[17]                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_parallel_port_0:parallel_port_0|data[5]                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_parallel_port_0:parallel_port_0|data[8]                                                                                                                                                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_parallel_port_0:parallel_port_0|data[17]                                                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_parallel_port_0:parallel_port_0|data[28]                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator|wait_latency_counter[0]                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|d_writedata[31]                                                                                                                                                                                    ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |Proyecto_final|nios2:u0|nios2_epcs:epcs|nios2_epcs_sub:the_nios2_epcs_sub|data_to_cpu[15]                                                                                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_epcs:epcs|nios2_epcs_sub:the_nios2_epcs_sub|data_to_cpu[8]                                                                                                                                                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_epcs:epcs|nios2_epcs_sub:the_nios2_epcs_sub|data_to_cpu[0]                                                                                                                                                                   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_epcs:epcs|nios2_epcs_sub:the_nios2_epcs_sub|data_to_cpu[7]                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|td_shift[8]                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_alu_result[27]                                                                                                                                                                                   ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|MonDReg[15]                                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|MonDReg[9]                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_break:the_nios2_cpu_cpu_nios2_oci_break|break_readreg[3]                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|E_src2[9]                                                                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|E_src2[21]                                                                                                                                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|readdata[2]                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|sr[9]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|sr[17] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|td_shift[3]                                                                                                                                                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|td_shift[1]                                                                                                                                                         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|F_pc[17]                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|MonAReg[4]                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module|entries[1]                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_sdram:sdram|m_dqm[0]                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|d_byteenable[2]                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|MonDReg[26]                                                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |Proyecto_final|nios2:u0|nios2_parallel_port_0:parallel_port_0|readdata[15]                                                                                                                                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_sdram:sdram|m_addr[9]                                                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_sdram:sdram|m_addr[5]                                                                                                                                                                                                        ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_sdram:sdram|m_addr[1]                                                                                                                                                                                                        ;
; 7:1                ; 43 bits   ; 172 LEs       ; 0 LEs                ; 172 LEs                ; Yes        ; |Proyecto_final|nios2:u0|nios2_sdram:sdram|active_addr[11]                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_parallel_port_0:parallel_port_0|direction[1]                                                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_parallel_port_0:parallel_port_0|direction[15]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_parallel_port_0:parallel_port_0|direction[16]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_parallel_port_0:parallel_port_0|direction[26]                                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_sdram:sdram|m_data[3]                                                                                                                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|F_pc[10]                                                                                                                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|E_logic_result[24]                                                                                                                                                                                 ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_rf_wr_data[17]                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|W_rf_wr_data[2]                                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Proyecto_final|nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; No         ; |Proyecto_final|nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router:router|src_channel[6]                                                                                                                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |Proyecto_final|nios2:u0|nios2_sdram:sdram|Selector35                                                                                                                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |Proyecto_final|nios2:u0|nios2_sdram:sdram|Selector28                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                        ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_0441:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_sdram:sdram             ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+-------------------------------------------------------+
; Source assignments for nios2:u0|nios2_sys_pll:sys_pll ;
+----------------+-------+------+-----------------------+
; Assignment     ; Value ; From ; To                    ;
+----------------+-------+------+-----------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg            ;
+----------------+-------+------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_sys_pll:sys_pll|nios2_sys_pll_stdsync_sv6:stdsync2|nios2_sys_pll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                   ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                ;
+-----------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_004 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_006 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_002:rsp_demux_007 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_002:rsp_demux_008 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_002:rsp_demux_009 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                           ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                        ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux:rsp_demux_010 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                    ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                           ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                               ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for nios2:u0|altera_reset_controller:rst_controller    ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for nios2:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]  ;
+-------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                         ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                         ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                         ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                         ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_4a31      ; Untyped                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                              ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_epcs:epcs ;
+----------------+-------------------------+----------------------------+
; Parameter Name ; Value                   ; Type                       ;
+----------------+-------------------------+----------------------------+
; INIT_FILE      ; nios2_epcs_boot_rom.hex ; String                     ;
+----------------+-------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_epcs:epcs|altsyncram:the_boot_copier_rom ;
+------------------------------------+-------------------------+---------------------------------------+
; Parameter Name                     ; Value                   ; Type                                  ;
+------------------------------------+-------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                               ;
; OPERATION_MODE                     ; ROM                     ; Untyped                               ;
; WIDTH_A                            ; 32                      ; Signed Integer                        ;
; WIDTHAD_A                          ; 8                       ; Signed Integer                        ;
; NUMWORDS_A                         ; 256                     ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                               ;
; WIDTH_B                            ; 1                       ; Untyped                               ;
; WIDTHAD_B                          ; 1                       ; Untyped                               ;
; NUMWORDS_B                         ; 1                       ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                       ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                               ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                               ;
; INIT_FILE                          ; nios2_epcs_boot_rom.hex ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_0441         ; Untyped                               ;
+------------------------------------+-------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                  ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                        ;
; lpm_width               ; 8            ; Signed Integer                                                                        ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                        ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                        ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                               ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                               ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                               ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                               ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                               ;
; USE_EAB                 ; ON           ; Untyped                                                                               ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                               ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                               ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                               ;
+-------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_parallel_port_0:parallel_port_0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 24    ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                         ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                               ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                               ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                               ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                               ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                               ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                               ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                               ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                               ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                               ;
; ID                        ; 0     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                               ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                               ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                               ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                      ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                      ;
; PKT_CACHE_H               ; 99    ; Signed Integer                                                                                                      ;
; PKT_CACHE_L               ; 96    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_H           ; 92    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_L           ; 92    ; Signed Integer                                                                                                      ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                      ;
; ID                        ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                      ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                  ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                  ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                  ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                  ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                  ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                  ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                  ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                  ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                  ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                  ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                  ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                  ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                  ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                  ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                  ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                  ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                             ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                             ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 88    ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 88    ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 88    ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                    ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                    ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                    ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                    ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                       ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                          ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                          ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                          ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                          ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                          ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                          ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                          ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                          ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                          ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                          ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                          ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                          ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                          ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                          ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                          ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                          ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                     ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_teclado_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 91    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 95    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 93    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 105   ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                              ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 106   ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_teclado_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 106   ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 106   ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router:router|nios2_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_001:router_001|nios2_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 7     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_002|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_003|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_004|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_005:router_005|nios2_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_005:router_006|nios2_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_007|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_008:router_008|nios2_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_009|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_010|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_011|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_012|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                         ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                 ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                 ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 87    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                 ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                 ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                 ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                 ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                 ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                 ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                 ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                 ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                 ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                 ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                 ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                      ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                      ;
; ST_DATA_W      ; 87    ; Signed Integer                                                                                                                                                                                                                      ;
; ST_CHANNEL_W   ; 11    ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                ;
; SCHEME         ; round-robin ; String                                                                                                                                        ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 11     ; Signed Integer                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                             ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 22    ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                               ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                     ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                 ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 82    ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 83    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 84    ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 86    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                                 ;
; IN_ST_DATA_W                  ; 87    ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 100   ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 101   ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 102   ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 104   ; Signed Integer                                                                                                 ;
; OUT_ST_DATA_W                 ; 105   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W                  ; 11    ; Signed Integer                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                 ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                 ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 100   ; Signed Integer                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 101   ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 102   ; Signed Integer                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 104   ; Signed Integer                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                                 ;
; IN_ST_DATA_W                  ; 105   ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                 ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 84    ; Signed Integer                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 86    ; Signed Integer                                                                                                 ;
; OUT_ST_DATA_W                 ; 87    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W                  ; 11    ; Signed Integer                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 105   ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 105   ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                              ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                    ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                      ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                            ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                            ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                            ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_009 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_010 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                  ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                        ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+--------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                               ;
+--------------------+-------+--------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                     ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                     ;
+--------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                             ;
; depth          ; 3     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                   ;
+--------------------+-------+------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                         ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                         ;
+--------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                 ;
; depth          ; 3     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                  ;
+---------------------------+----------+-------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                        ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                        ;
+---------------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caja_negra_teclado:caja_negra_teclado_u|reductor:reductor_u ;
+----------------+---------+-------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                          ;
+----------------+---------+-------------------------------------------------------------------------------+
; N              ; 32      ; Signed Integer                                                                ;
; M              ; 750000  ; Signed Integer                                                                ;
; dosM           ; 1500000 ; Signed Integer                                                                ;
+----------------+---------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u1 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 11    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u2 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 11    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u3 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 11    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u4 ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; N              ; 11    ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                            ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                               ;
; Entity Instance                           ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                       ;
; Entity Instance                           ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                       ;
; Entity Instance                           ; nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                       ;
; Entity Instance                           ; nios2:u0|nios2_epcs:epcs|altsyncram:the_boot_copier_rom                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------+
; Name                       ; Value                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                 ;
; Entity Instance            ; nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 8                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                               ;
;     -- USE_EAB             ; ON                                                                                ;
; Entity Instance            ; nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                      ;
;     -- lpm_width           ; 8                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                               ;
;     -- USE_EAB             ; ON                                                                                ;
+----------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u4" ;
+-----------------------+-------+----------+-------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                         ;
+-----------------------+-------+----------+-------------------------------------------------+
; DeBounce_Reset_InHigh ; Input ; Info     ; Stuck at GND                                    ;
+-----------------------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u3" ;
+-----------------------+-------+----------+-------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                         ;
+-----------------------+-------+----------+-------------------------------------------------+
; DeBounce_Reset_InHigh ; Input ; Info     ; Stuck at GND                                    ;
+-----------------------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u2" ;
+-----------------------+-------+----------+-------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                         ;
+-----------------------+-------+----------+-------------------------------------------------+
; DeBounce_Reset_InHigh ; Input ; Info     ; Stuck at GND                                    ;
+-----------------------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u1" ;
+-----------------------+-------+----------+-------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                         ;
+-----------------------+-------+----------+-------------------------------------------------+
; DeBounce_Reset_InHigh ; Input ; Info     ; Stuck at GND                                    ;
+-----------------------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+--------------------------------------------+
; Port           ; Type   ; Severity ; Details                                    ;
+----------------+--------+----------+--------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                               ;
+----------------+--------+----------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                ;
+----------------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-----------------------------------------+
; Port           ; Type  ; Severity ; Details                                 ;
+----------------+-------+----------+-----------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                            ;
; reset_in1      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                            ;
+----------------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_011" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_010" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_009" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_008" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_007" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_006" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_005" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_004" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                     ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                             ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                      ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                     ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; b[21..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_008:router_008|nios2_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_005:router_005|nios2_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_002|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_001:router_001|nios2_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router:router|nios2_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_teclado_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_teclado_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_key_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:port_led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:port_led_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                         ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                    ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                           ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                 ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                    ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                          ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_pll_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_pll_pll_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_epcs_control_port_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:epcs_epcs_control_port_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                 ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                            ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sys_id_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sys_id_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:parallel_port_0_avalon_parallel_port_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:parallel_port_0_avalon_parallel_port_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                         ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                               ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                    ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_teclado_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_key_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                            ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                         ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_sys_pll:sys_pll|nios2_sys_pll_altpll_8ra2:sd1"                            ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_sys_pll:sys_pll" ;
+-----------+--------+----------+----------------------------+
; Port      ; Type   ; Severity ; Details                    ;
+-----------+--------+----------+----------------------------+
; areset    ; Input  ; Info     ; Explicitly unconnected     ;
; locked    ; Output ; Info     ; Explicitly unconnected     ;
; phasedone ; Output ; Info     ; Explicitly unconnected     ;
+-----------+--------+----------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_jtag:jtag"                                                                                         ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_epcs:epcs"       ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected ;
; endofpacket   ; Output ; Info     ; Explicitly unconnected ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_pib:the_nios2_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                    ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo|nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace|nios2_cpu_cpu_nios2_oci_td_mode:nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                   ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_itrace:the_nios2_cpu_cpu_nios2_oci_itrace"                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci"     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_test_bench:the_nios2_cpu_cpu_test_bench" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                         ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                         ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0|nios2_cpu:cpu"         ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:u0"                                                                                                                                                                          ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; port_jp1_export ; Bidir  ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (34 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; port_key_export ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "port_key_export[3..2]" will be connected to GND.                 ;
; port_led_export ; Output ; Info     ; Explicitly unconnected                                                                                                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 184                         ;
; cycloneiii_ff         ; 2734                        ;
;     CLR               ; 912                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 87                          ;
;     ENA               ; 495                         ;
;     ENA CLR           ; 794                         ;
;     ENA CLR SCLR      ; 23                          ;
;     ENA CLR SLD       ; 49                          ;
;     ENA SLD           ; 13                          ;
;     SCLR              ; 32                          ;
;     SCLR SLD          ; 44                          ;
;     SLD               ; 10                          ;
;     plain             ; 226                         ;
; cycloneiii_io_obuf    ; 84                          ;
; cycloneiii_lcell_comb ; 2954                        ;
;     arith             ; 231                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 186                         ;
;         3 data inputs ; 44                          ;
;     normal            ; 2723                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 63                          ;
;         2 data inputs ; 320                         ;
;         3 data inputs ; 800                         ;
;         4 data inputs ; 1535                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 144                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 2.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:14     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Thu Oct 20 11:14:13 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_final -c Proyecto_final
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12248): Elaborating Qsys system entity "nios2.qsys"
Info (12250): 2016.10.20.11:15:03 Progress: Loading proyecto2/nios2.qsys
Info (12250): 2016.10.20.11:15:05 Progress: Reading input file
Info (12250): 2016.10.20.11:15:05 Progress: Adding clock_50 [clock_source 15.1]
Info (12250): 2016.10.20.11:15:06 Progress: Parameterizing module clock_50
Info (12250): 2016.10.20.11:15:06 Progress: Adding cpu [altera_nios2_gen2 15.1]
Info (12250): 2016.10.20.11:15:07 Progress: Parameterizing module cpu
Info (12250): 2016.10.20.11:15:07 Progress: Adding epcs [altera_avalon_epcs_flash_controller 15.1]
Info (12250): 2016.10.20.11:15:07 Progress: Parameterizing module epcs
Info (12250): 2016.10.20.11:15:07 Progress: Adding jtag [altera_avalon_jtag_uart 15.1]
Info (12250): 2016.10.20.11:15:08 Progress: Parameterizing module jtag
Info (12250): 2016.10.20.11:15:08 Progress: Adding parallel_port_0 [altera_up_avalon_parallel_port 15.1]
Info (12250): 2016.10.20.11:15:09 Progress: Parameterizing module parallel_port_0
Info (12250): 2016.10.20.11:15:09 Progress: Adding port_key [altera_avalon_pio 15.1]
Info (12250): 2016.10.20.11:15:09 Progress: Parameterizing module port_key
Info (12250): 2016.10.20.11:15:09 Progress: Adding port_led [altera_avalon_pio 15.1]
Info (12250): 2016.10.20.11:15:09 Progress: Parameterizing module port_led
Info (12250): 2016.10.20.11:15:09 Progress: Adding port_teclado [altera_avalon_pio 15.1]
Info (12250): 2016.10.20.11:15:09 Progress: Parameterizing module port_teclado
Info (12250): 2016.10.20.11:15:09 Progress: Adding ram_clk [clock_source 15.1]
Info (12250): 2016.10.20.11:15:09 Progress: Parameterizing module ram_clk
Info (12250): 2016.10.20.11:15:09 Progress: Adding sdram [altera_avalon_new_sdram_controller 15.1]
Info (12250): 2016.10.20.11:15:09 Progress: Parameterizing module sdram
Info (12250): 2016.10.20.11:15:09 Progress: Adding sys_clk [clock_source 15.1]
Info (12250): 2016.10.20.11:15:09 Progress: Parameterizing module sys_clk
Info (12250): 2016.10.20.11:15:09 Progress: Adding sys_id [altera_avalon_sysid_qsys 15.1]
Info (12250): 2016.10.20.11:15:09 Progress: Parameterizing module sys_id
Info (12250): 2016.10.20.11:15:09 Progress: Adding sys_pll [altpll 15.1]
Info (12250): 2016.10.20.11:15:09 Progress: Parameterizing module sys_pll
Info (12250): 2016.10.20.11:15:09 Progress: Adding timer [altera_avalon_timer 15.1]
Info (12250): 2016.10.20.11:15:09 Progress: Parameterizing module timer
Info (12250): 2016.10.20.11:15:09 Progress: Building connections
Info (12250): 2016.10.20.11:15:09 Progress: Parameterizing connections
Info (12250): 2016.10.20.11:15:09 Progress: Validating
Info (12250): 2016.10.20.11:15:11 Progress: Done reading input file
Info (12250): Nios2.epcs: Dedicated AS interface is not supported, signals are exported to top level design.
Info (12250): Nios2.port_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Nios2.port_teclado: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Nios2.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Nios2.sys_id: Time stamp will be automatically updated when this component is generated.
Warning (12251): Nios2.sys_pll: sys_pll.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Nios2.sys_pll: sys_pll.locked_conduit must be exported, or connected to a matching conduit.
Warning (12251): Nios2.sys_pll: sys_pll.phasedone_conduit must be exported, or connected to a matching conduit.
Info (12250): Nios2: Generating nios2 "nios2" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_004.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info (12250): Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info (12250): Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10
Warning (12251): Nios2: "No matching role found for epcs:epcs_control_port:dataavailable (dataavailable)"
Warning (12251): Nios2: "No matching role found for epcs:epcs_control_port:endofpacket (endofpacket)"
Warning (12251): Nios2: "No matching role found for epcs:epcs_control_port:readyfordata (readyfordata)"
Info (12250): Cpu: "nios2" instantiated altera_nios2_gen2 "cpu"
Info (12250): Epcs: Starting RTL generation for module 'nios2_epcs'
Info (12250): Epcs:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=nios2_epcs --dir=/tmp/alt7094_6724947607641787598.dir/0001_epcs_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7094_6724947607641787598.dir/0001_epcs_gen//nios2_epcs_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Epcs: Done RTL generation for module 'nios2_epcs'
Info (12250): Epcs: "nios2" instantiated altera_avalon_epcs_flash_controller "epcs"
Info (12250): Jtag: Starting RTL generation for module 'nios2_jtag'
Info (12250): Jtag:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios2_jtag --dir=/tmp/alt7094_6724947607641787598.dir/0002_jtag_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7094_6724947607641787598.dir/0002_jtag_gen//nios2_jtag_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag: Done RTL generation for module 'nios2_jtag'
Info (12250): Jtag: "nios2" instantiated altera_avalon_jtag_uart "jtag"
Info (12250): Parallel_port_0: Starting Generation of Parallel Port
Info (12250): Parallel_port_0: "nios2" instantiated altera_up_avalon_parallel_port "parallel_port_0"
Info (12250): Port_key: Starting RTL generation for module 'nios2_port_key'
Info (12250): Port_key:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_port_key --dir=/tmp/alt7094_6724947607641787598.dir/0004_port_key_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7094_6724947607641787598.dir/0004_port_key_gen//nios2_port_key_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Port_key: Done RTL generation for module 'nios2_port_key'
Info (12250): Port_key: "nios2" instantiated altera_avalon_pio "port_key"
Info (12250): Port_led: Starting RTL generation for module 'nios2_port_led'
Info (12250): Port_led:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_port_led --dir=/tmp/alt7094_6724947607641787598.dir/0005_port_led_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7094_6724947607641787598.dir/0005_port_led_gen//nios2_port_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Port_led: Done RTL generation for module 'nios2_port_led'
Info (12250): Port_led: "nios2" instantiated altera_avalon_pio "port_led"
Info (12250): Port_teclado: Starting RTL generation for module 'nios2_port_teclado'
Info (12250): Port_teclado:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios2_port_teclado --dir=/tmp/alt7094_6724947607641787598.dir/0006_port_teclado_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7094_6724947607641787598.dir/0006_port_teclado_gen//nios2_port_teclado_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Port_teclado: Done RTL generation for module 'nios2_port_teclado'
Info (12250): Port_teclado: "nios2" instantiated altera_avalon_pio "port_teclado"
Info (12250): Sdram: Starting RTL generation for module 'nios2_sdram'
Info (12250): Sdram:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64/perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios2_sdram --dir=/tmp/alt7094_6724947607641787598.dir/0007_sdram_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7094_6724947607641787598.dir/0007_sdram_gen//nios2_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'nios2_sdram'
Info (12250): Sdram: "nios2" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Sys_id: "nios2" instantiated altera_avalon_sysid_qsys "sys_id"
Info (12250): Sys_pll: "nios2" instantiated altpll "sys_pll"
Info (12250): Timer: Starting RTL generation for module 'nios2_timer'
Info (12250): Timer:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64//perl/bin/perl -I /home/irana/altera_lite/15.1/quartus/linux64//perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/irana/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios2_timer --dir=/tmp/alt7094_6724947607641787598.dir/0011_timer_gen/ --quartus_dir=/home/irana/altera_lite/15.1/quartus --verilog --config=/tmp/alt7094_6724947607641787598.dir/0011_timer_gen//nios2_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer: Done RTL generation for module 'nios2_timer'
Info (12250): Timer: "nios2" instantiated altera_avalon_timer "timer"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "nios2" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "nios2" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_synchronizer: "nios2" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info (12250): Rst_controller: "nios2" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'nios2_cpu_cpu'
Info (12250): Cpu:   Generation command is [exec /home/irana/altera_lite/15.1/quartus/linux64//eperlcmd -I /home/irana/altera_lite/15.1/quartus/linux64//perl/lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/irana/altera_lite/15.1/quartus/sopc_builder/bin -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/irana/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=nios2_cpu_cpu --dir=/tmp/alt7094_6724947607641787598.dir/0015_cpu_gen/ --quartus_bindir=/home/irana/altera_lite/15.1/quartus/linux64/ --verilog --config=/tmp/alt7094_6724947607641787598.dir/0015_cpu_gen//nios2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2016.10.20 11:15:56 (*) Starting Nios II generation
Info (12250): Cpu: # 2016.10.20 11:15:56 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2016.10.20 11:16:05 (*)   Plaintext license not found.
Info (12250): Cpu: # 2016.10.20 11:16:05 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2016.10.20 11:16:05 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2016.10.20 11:16:05 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2016.10.20 11:16:06 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2016.10.20 11:16:06 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2016.10.20 11:16:08 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'nios2_cpu_cpu'
Info (12250): Cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info (12250): Jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info (12250): Cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info (12250): Jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info (12250): Jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_006: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_006"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_006" instantiated error_adapter "error_adapter_0"
Info (12250): Nios2: Done "nios2" with 43 modules, 68 files
Info (12249): Finished elaborating Qsys system entity "nios2.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file registro_decimal.v
    Info (12023): Found entity 1: registro_decimal File: /home/irana/altera_lite/arquitectura/proyecto2/registro_decimal.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reductor.v
    Info (12023): Found entity 1: reductor File: /home/irana/altera_lite/arquitectura/proyecto2/reductor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file driver_teclado_encoding.v
    Info (12023): Found entity 1: driver_teclado_encoding File: /home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_encoding.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file driver_teclado_barrido.v
    Info (12023): Found entity 1: driver_teclado_barrido File: /home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_barrido.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file DeBounce1.v
    Info (12023): Found entity 1: DeBounce1 File: /home/irana/altera_lite/arquitectura/proyecto2/DeBounce1.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file codificador_filas_columnas.v
    Info (12023): Found entity 1: codificador_filas_columnas File: /home/irana/altera_lite/arquitectura/proyecto2/codificador_filas_columnas.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file codificador_2a4.v
    Info (12023): Found entity 1: codificador_2a4 File: /home/irana/altera_lite/arquitectura/proyecto2/codificador_2a4.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file caja_negra_teclado.v
    Info (12023): Found entity 1: caja_negra_teclado File: /home/irana/altera_lite/arquitectura/proyecto2/caja_negra_teclado.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/nios2.v
    Info (12023): Found entity 1: nios2 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_std_synchronizer_nocut.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_cpu.v
    Info (12023): Found entity 1: nios2_cpu File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/nios2/submodules/nios2_cpu_cpu.v
    Info (12023): Found entity 1: nios2_cpu_cpu_register_bank_a_module File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: nios2_cpu_cpu_register_bank_b_module File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 86
    Info (12023): Found entity 3: nios2_cpu_cpu_nios2_oci_debug File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 151
    Info (12023): Found entity 4: nios2_cpu_cpu_nios2_oci_break File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 292
    Info (12023): Found entity 5: nios2_cpu_cpu_nios2_oci_xbrk File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 584
    Info (12023): Found entity 6: nios2_cpu_cpu_nios2_oci_dbrk File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 790
    Info (12023): Found entity 7: nios2_cpu_cpu_nios2_oci_itrace File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 976
    Info (12023): Found entity 8: nios2_cpu_cpu_nios2_oci_td_mode File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 1278
    Info (12023): Found entity 9: nios2_cpu_cpu_nios2_oci_dtrace File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 1345
    Info (12023): Found entity 10: nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 1426
    Info (12023): Found entity 11: nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 1497
    Info (12023): Found entity 12: nios2_cpu_cpu_nios2_oci_fifo_cnt_inc File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 1539
    Info (12023): Found entity 13: nios2_cpu_cpu_nios2_oci_fifo File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 1585
    Info (12023): Found entity 14: nios2_cpu_cpu_nios2_oci_pib File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2070
    Info (12023): Found entity 15: nios2_cpu_cpu_nios2_oci_im File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2092
    Info (12023): Found entity 16: nios2_cpu_cpu_nios2_performance_monitors File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2161
    Info (12023): Found entity 17: nios2_cpu_cpu_nios2_avalon_reg File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2177
    Info (12023): Found entity 18: nios2_cpu_cpu_ociram_sp_ram_module File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2269
    Info (12023): Found entity 19: nios2_cpu_cpu_nios2_ocimem File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2332
    Info (12023): Found entity 20: nios2_cpu_cpu_nios2_oci File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2510
    Info (12023): Found entity 21: nios2_cpu_cpu File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2981
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: nios2_cpu_cpu_debug_slave_sysclk File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: nios2_cpu_cpu_debug_slave_tck File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: nios2_cpu_cpu_debug_slave_wrapper File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: nios2_cpu_cpu_test_bench File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/nios2_epcs.v
    Info (12023): Found entity 1: nios2_epcs_sub File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v Line: 41
    Info (12023): Found entity 2: nios2_epcs File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v Line: 424
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_irq_mapper.sv
    Info (12023): Found entity 1: nios2_irq_mapper File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/nios2/submodules/nios2_jtag.v
    Info (12023): Found entity 1: nios2_jtag_sim_scfifo_w File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v Line: 21
    Info (12023): Found entity 2: nios2_jtag_scfifo_w File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v Line: 77
    Info (12023): Found entity 3: nios2_jtag_sim_scfifo_r File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v Line: 162
    Info (12023): Found entity 4: nios2_jtag_scfifo_r File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v Line: 240
    Info (12023): Found entity 5: nios2_jtag File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0.v
    Info (12023): Found entity 1: nios2_mm_interconnect_0 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006.v
    Info (12023): Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter_006 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_cmd_demux File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_cmd_demux_001 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_cmd_mux File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_cmd_mux_003 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_router_default_decode File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: nios2_mm_interconnect_0_router File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_router_001_default_decode File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: nios2_mm_interconnect_0_router_001 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_router_002_default_decode File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: nios2_mm_interconnect_0_router_002 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_router_005_default_decode File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: nios2_mm_interconnect_0_router_005 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_router_008_default_decode File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: nios2_mm_interconnect_0_router_008 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_rsp_demux File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_rsp_demux_002 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_rsp_demux_003 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_rsp_mux File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: nios2_mm_interconnect_0_rsp_mux_001 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_parallel_port_0.v
    Info (12023): Found entity 1: nios2_parallel_port_0 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_parallel_port_0.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_port_key.v
    Info (12023): Found entity 1: nios2_port_key File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_port_key.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_port_led.v
    Info (12023): Found entity 1: nios2_port_led File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_port_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_port_teclado.v
    Info (12023): Found entity 1: nios2_port_teclado File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_port_teclado.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios2/submodules/nios2_sdram.v
    Info (12023): Found entity 1: nios2_sdram_input_efifo_module File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v Line: 21
    Info (12023): Found entity 2: nios2_sdram File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v Line: 158
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_sys_id.v
    Info (12023): Found entity 1: nios2_sys_id File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_id.v Line: 34
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/nios2/submodules/nios2_sys_pll.v
    Info (12023): Found entity 1: nios2_sys_pll_dffpipe_l2c File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v Line: 38
    Info (12023): Found entity 2: nios2_sys_pll_stdsync_sv6 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v Line: 99
    Info (12023): Found entity 3: nios2_sys_pll_altpll_8ra2 File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v Line: 131
    Info (12023): Found entity 4: nios2_sys_pll File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v Line: 218
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios2/submodules/nios2_timer.v
    Info (12023): Found entity 1: nios2_timer File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_timer.v Line: 21
Warning (12125): Using design file Proyecto_final.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Proyecto_final File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 6
Info (12127): Elaborating entity "Proyecto_final" for the top level hierarchy
Info (12128): Elaborating entity "nios2" for hierarchy "nios2:u0" File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 123
Info (12128): Elaborating entity "nios2_cpu" for hierarchy "nios2:u0|nios2_cpu:cpu" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 140
Info (12128): Elaborating entity "nios2_cpu_cpu" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu.v Line: 65
Info (12128): Elaborating entity "nios2_cpu_cpu_test_bench" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_test_bench:the_nios2_cpu_cpu_test_bench" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 3689
Info (12128): Elaborating entity "nios2_cpu_cpu_register_bank_a_module" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 4205
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 57
Info (12130): Elaborated megafunction instantiation "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 57
Info (12133): Instantiated megafunction "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 57
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: /home/irana/altera_lite/arquitectura/proyecto2/db/altsyncram_6mc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_a_module:nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "nios2_cpu_cpu_register_bank_b_module" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_register_bank_b_module:nios2_cpu_cpu_register_bank_b" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 4223
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_oci" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 4709
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_oci_debug" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2678
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 217
Info (12130): Elaborated megafunction instantiation "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 217
Info (12133): Instantiated megafunction "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_debug:the_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 217
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_oci_break" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_break:the_nios2_cpu_cpu_nios2_oci_break" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2708
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_oci_xbrk" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_cpu_cpu_nios2_oci_xbrk" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2729
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_oci_dbrk" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_cpu_cpu_nios2_oci_dbrk" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2755
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_oci_itrace" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_itrace:the_nios2_cpu_cpu_nios2_oci_itrace" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2771
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_oci_dtrace" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2786
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_oci_td_mode" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_cpu_cpu_nios2_oci_dtrace|nios2_cpu_cpu_nios2_oci_td_mode:nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 1394
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_oci_fifo" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2801
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo|nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 1703
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo|nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 1712
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_fifo:the_nios2_cpu_cpu_nios2_oci_fifo|nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 1721
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_oci_pib" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_pib:the_nios2_cpu_cpu_nios2_oci_pib" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2806
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_oci_im" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_oci_im:the_nios2_cpu_cpu_nios2_oci_im" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2820
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_avalon_reg" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_avalon_reg:the_nios2_cpu_cpu_nios2_avalon_reg" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2839
Info (12128): Elaborating entity "nios2_cpu_cpu_nios2_ocimem" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2859
Info (12128): Elaborating entity "nios2_cpu_cpu_ociram_sp_ram_module" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2480
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2308
Info (12130): Elaborated megafunction instantiation "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2308
Info (12133): Instantiated megafunction "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2308
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf
    Info (12023): Found entity 1: altsyncram_4a31 File: /home/irana/altera_lite/arquitectura/proyecto2/db/altsyncram_4a31.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4a31" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_nios2_ocimem:the_nios2_cpu_cpu_nios2_ocimem|nios2_cpu_cpu_ociram_sp_ram_module:nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated" File: /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "nios2_cpu_cpu_debug_slave_wrapper" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu.v Line: 2961
Info (12128): Elaborating entity "nios2_cpu_cpu_debug_slave_tck" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_tck:the_nios2_cpu_cpu_debug_slave_tck" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v Line: 156
Info (12128): Elaborating entity "nios2_cpu_cpu_debug_slave_sysclk" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|nios2_cpu_cpu_debug_slave_sysclk:the_nios2_cpu_cpu_debug_slave_sysclk" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v Line: 176
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v Line: 206
Info (12130): Elaborated megafunction instantiation "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v Line: 206
Info (12133): Instantiated megafunction "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy" with the following parameter: File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_cpu_cpu_debug_slave_wrapper.v Line: 206
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy" File: /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "nios2:u0|nios2_cpu:cpu|nios2_cpu_cpu:cpu|nios2_cpu_cpu_nios2_oci:the_nios2_cpu_cpu_nios2_oci|nios2_cpu_cpu_debug_slave_wrapper:the_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "nios2_epcs" for hierarchy "nios2:u0|nios2_epcs:epcs" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 160
Info (12128): Elaborating entity "nios2_epcs_sub" for hierarchy "nios2:u0|nios2_epcs:epcs|nios2_epcs_sub:the_nios2_epcs_sub" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v Line: 505
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2:u0|nios2_epcs:epcs|altsyncram:the_boot_copier_rom" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v Line: 549
Info (12130): Elaborated megafunction instantiation "nios2:u0|nios2_epcs:epcs|altsyncram:the_boot_copier_rom" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v Line: 549
Info (12133): Instantiated megafunction "nios2:u0|nios2_epcs:epcs|altsyncram:the_boot_copier_rom" with the following parameter: File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_epcs.v Line: 549
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "nios2_epcs_boot_rom.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0441.tdf
    Info (12023): Found entity 1: altsyncram_0441 File: /home/irana/altera_lite/arquitectura/proyecto2/db/altsyncram_0441.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0441" for hierarchy "nios2:u0|nios2_epcs:epcs|altsyncram:the_boot_copier_rom|altsyncram_0441:auto_generated" File: /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "nios2_jtag" for hierarchy "nios2:u0|nios2_jtag:jtag" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 173
Info (12128): Elaborating entity "nios2_jtag_scfifo_w" for hierarchy "nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v Line: 415
Info (12128): Elaborating entity "scfifo" for hierarchy "nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v Line: 137
Info (12130): Elaborated megafunction instantiation "nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v Line: 137
Info (12133): Instantiated megafunction "nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v Line: 137
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: /home/irana/altera_lite/arquitectura/proyecto2/db/scfifo_jr21.tdf Line: 25
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: /home/irana/altera_lite/arquitectura/proyecto2/db/a_dpfifo_l011.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: /home/irana/altera_lite/arquitectura/proyecto2/db/scfifo_jr21.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/irana/altera_lite/arquitectura/proyecto2/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: /home/irana/altera_lite/arquitectura/proyecto2/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: /home/irana/altera_lite/arquitectura/proyecto2/db/cntr_do7.tdf Line: 26
Info (12128): Elaborating entity "cntr_do7" for hierarchy "nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: /home/irana/altera_lite/arquitectura/proyecto2/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: /home/irana/altera_lite/arquitectura/proyecto2/db/altsyncram_nio1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: /home/irana/altera_lite/arquitectura/proyecto2/db/a_dpfifo_l011.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: /home/irana/altera_lite/arquitectura/proyecto2/db/cntr_1ob.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_w:the_nios2_jtag_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: /home/irana/altera_lite/arquitectura/proyecto2/db/a_dpfifo_l011.tdf Line: 45
Info (12128): Elaborating entity "nios2_jtag_scfifo_r" for hierarchy "nios2:u0|nios2_jtag:jtag|nios2_jtag_scfifo_r:the_nios2_jtag_scfifo_r" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v Line: 429
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v Line: 564
Info (12130): Elaborated megafunction instantiation "nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v Line: 564
Info (12133): Instantiated megafunction "nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic" with the following parameter: File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_jtag.v Line: 564
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic" File: /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12131): Elaborated megafunction instantiation "nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "nios2:u0|nios2_jtag:jtag|alt_jtag_atlantic:nios2_jtag_alt_jtag_atlantic" File: /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 247
Info (12128): Elaborating entity "nios2_parallel_port_0" for hierarchy "nios2:u0|nios2_parallel_port_0:parallel_port_0" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 186
Info (12128): Elaborating entity "nios2_port_key" for hierarchy "nios2:u0|nios2_port_key:port_key" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 194
Info (12128): Elaborating entity "nios2_port_led" for hierarchy "nios2:u0|nios2_port_led:port_led" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 205
Info (12128): Elaborating entity "nios2_port_teclado" for hierarchy "nios2:u0|nios2_port_teclado:port_teclado" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 213
Info (12128): Elaborating entity "nios2_sdram" for hierarchy "nios2:u0|nios2_sdram:sdram" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 236
Info (12128): Elaborating entity "nios2_sdram_input_efifo_module" for hierarchy "nios2:u0|nios2_sdram:sdram|nios2_sdram_input_efifo_module:the_nios2_sdram_input_efifo_module" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v Line: 296
Info (12128): Elaborating entity "nios2_sys_id" for hierarchy "nios2:u0|nios2_sys_id:sys_id" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 243
Info (12128): Elaborating entity "nios2_sys_pll" for hierarchy "nios2:u0|nios2_sys_pll:sys_pll" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 258
Info (12128): Elaborating entity "nios2_sys_pll_stdsync_sv6" for hierarchy "nios2:u0|nios2_sys_pll:sys_pll|nios2_sys_pll_stdsync_sv6:stdsync2" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v Line: 265
Info (12128): Elaborating entity "nios2_sys_pll_dffpipe_l2c" for hierarchy "nios2:u0|nios2_sys_pll:sys_pll|nios2_sys_pll_stdsync_sv6:stdsync2|nios2_sys_pll_dffpipe_l2c:dffpipe3" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v Line: 117
Info (12128): Elaborating entity "nios2_sys_pll_altpll_8ra2" for hierarchy "nios2:u0|nios2_sys_pll:sys_pll|nios2_sys_pll_altpll_8ra2:sd1" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sys_pll.v Line: 271
Info (12128): Elaborating entity "nios2_timer" for hierarchy "nios2:u0|nios2_timer:timer" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 269
Info (12128): Elaborating entity "nios2_mm_interconnect_0" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 348
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 974
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 1034
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_avalon_jtag_slave_translator" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 1098
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:parallel_port_0_avalon_parallel_port_slave_translator" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 1162
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_id_control_slave_translator" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 1226
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 1290
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_epcs_control_port_translator" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 1354
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sys_pll_pll_slave_translator" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 1418
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 1482
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 1546
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:port_led_s1_translator" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 1610
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 1819
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 1900
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 1984
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rsp_fifo" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 2025
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_avalon_jtag_slave_agent_rdata_fifo" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 2066
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 2898
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 2939
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 2980
Info (12128): Elaborating entity "nios2_mm_interconnect_0_router" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router:router" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 3537
Info (12128): Elaborating entity "nios2_mm_interconnect_0_router_default_decode" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router:router|nios2_mm_interconnect_0_router_default_decode:the_default_decode" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router.sv Line: 194
Info (12128): Elaborating entity "nios2_mm_interconnect_0_router_001" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_001:router_001" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 3553
Info (12128): Elaborating entity "nios2_mm_interconnect_0_router_001_default_decode" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_001:router_001|nios2_mm_interconnect_0_router_001_default_decode:the_default_decode" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "nios2_mm_interconnect_0_router_002" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_002" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 3569
Info (12128): Elaborating entity "nios2_mm_interconnect_0_router_002_default_decode" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_002:router_002|nios2_mm_interconnect_0_router_002_default_decode:the_default_decode" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "nios2_mm_interconnect_0_router_005" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_005:router_005" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 3617
Info (12128): Elaborating entity "nios2_mm_interconnect_0_router_005_default_decode" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_005:router_005|nios2_mm_interconnect_0_router_005_default_decode:the_default_decode" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "nios2_mm_interconnect_0_router_008" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_008:router_008" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 3665
Info (12128): Elaborating entity "nios2_mm_interconnect_0_router_008_default_decode" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_router_008:router_008|nios2_mm_interconnect_0_router_008_default_decode:the_default_decode" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_router_008.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 3779
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "nios2_mm_interconnect_0_cmd_demux" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_demux:cmd_demux" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 3856
Info (12128): Elaborating entity "nios2_mm_interconnect_0_cmd_demux_001" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 3885
Info (12128): Elaborating entity "nios2_mm_interconnect_0_cmd_mux" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux:cmd_mux" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 3902
Info (12128): Elaborating entity "nios2_mm_interconnect_0_cmd_mux_003" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 3959
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "nios2_mm_interconnect_0_rsp_demux" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux:rsp_demux" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 4107
Info (12128): Elaborating entity "nios2_mm_interconnect_0_rsp_demux_002" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 4141
Info (12128): Elaborating entity "nios2_mm_interconnect_0_rsp_demux_003" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 4164
Info (12128): Elaborating entity "nios2_mm_interconnect_0_rsp_mux" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux:rsp_mux" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 4372
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux.sv Line: 454
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "nios2_mm_interconnect_0_rsp_mux_001" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 4401
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 4467
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 4533
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 4567
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "nios2_mm_interconnect_0_avalon_st_adapter" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 4970
Info (12128): Elaborating entity "nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nios2_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "nios2_mm_interconnect_0_avalon_st_adapter_006" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0.v Line: 5144
Info (12128): Elaborating entity "nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" for hierarchy "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|nios2_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006|nios2_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_mm_interconnect_0_avalon_st_adapter_006.v Line: 200
Info (12128): Elaborating entity "nios2_irq_mapper" for hierarchy "nios2:u0|nios2_irq_mapper:irq_mapper" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 357
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "nios2:u0|altera_irq_clock_crosser:irq_synchronizer" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 368
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "nios2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "nios2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "nios2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nios2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "nios2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "nios2:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: /home/irana/altera_lite/15.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "nios2:u0|altera_reset_controller:rst_controller" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 442
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nios2:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "nios2:u0|altera_reset_controller:rst_controller_001" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 505
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "nios2:u0|altera_reset_controller:rst_controller_002" File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/nios2.v Line: 568
Info (12128): Elaborating entity "caja_negra_teclado" for hierarchy "caja_negra_teclado:caja_negra_teclado_u" File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 143
Info (12128): Elaborating entity "reductor" for hierarchy "caja_negra_teclado:caja_negra_teclado_u|reductor:reductor_u" File: /home/irana/altera_lite/arquitectura/proyecto2/caja_negra_teclado.v Line: 29
Info (12128): Elaborating entity "driver_teclado_barrido" for hierarchy "caja_negra_teclado:caja_negra_teclado_u|driver_teclado_barrido:driver_teclado_barrido_u" File: /home/irana/altera_lite/arquitectura/proyecto2/caja_negra_teclado.v Line: 38
Warning (10036): Verilog HDL or VHDL warning at driver_teclado_barrido.v(13): object "reg_aux_neg" assigned a value but never read File: /home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_barrido.v Line: 13
Warning (10235): Verilog HDL Always Construct warning at driver_teclado_barrido.v(33): variable "contador_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_barrido.v Line: 33
Warning (10235): Verilog HDL Always Construct warning at driver_teclado_barrido.v(34): variable "contador_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_barrido.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at driver_teclado_barrido.v(39): variable "contador_reg" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_barrido.v Line: 39
Info (12128): Elaborating entity "codificador_2a4" for hierarchy "caja_negra_teclado:caja_negra_teclado_u|codificador_2a4:codificador_2a4_u" File: /home/irana/altera_lite/arquitectura/proyecto2/caja_negra_teclado.v Line: 44
Info (12128): Elaborating entity "DeBounce1" for hierarchy "caja_negra_teclado:caja_negra_teclado_u|DeBounce1:DeBounce1_u1" File: /home/irana/altera_lite/arquitectura/proyecto2/caja_negra_teclado.v Line: 52
Warning (10230): Verilog HDL assignment warning at DeBounce1.v(54): truncated value with size 32 to match size of target (11) File: /home/irana/altera_lite/arquitectura/proyecto2/DeBounce1.v Line: 54
Info (12128): Elaborating entity "driver_teclado_encoding" for hierarchy "caja_negra_teclado:caja_negra_teclado_u|driver_teclado_encoding:driver_teclado_encoding_u" File: /home/irana/altera_lite/arquitectura/proyecto2/caja_negra_teclado.v Line: 86
Info (12128): Elaborating entity "codificador_filas_columnas" for hierarchy "caja_negra_teclado:caja_negra_teclado_u|codificador_filas_columnas:codificador_filas_columnas_u" File: /home/irana/altera_lite/arquitectura/proyecto2/caja_negra_teclado.v Line: 94
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.10.20.11:16:30 Progress: Loading slde5c1dfa3/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde5c1dfa3/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 129
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/slde5c1dfa3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "caja_negra_teclado:caja_negra_teclado_u|driver_teclado_encoding:driver_teclado_encoding_u|index_out[0]" feeding internal logic into a wire File: /home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_encoding.v Line: 5
    Warning (13049): Converted tri-state buffer "caja_negra_teclado:caja_negra_teclado_u|driver_teclado_encoding:driver_teclado_encoding_u|index_out[1]" feeding internal logic into a wire File: /home/irana/altera_lite/arquitectura/proyecto2/driver_teclado_encoding.v Line: 5
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "nios2:u0|nios2_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/altera_avalon_sc_fifo.v Line: 108
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[0]" and its non-tri-state driver. File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[1]" and its non-tri-state driver. File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[2]" and its non-tri-state driver. File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[3]" and its non-tri-state driver. File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO1[4]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[5]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[6]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[7]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO2[32]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 91
    Warning (13040): bidirectional pin "GPIO2[33]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 91
    Warning (13040): bidirectional pin "GPIO1[8]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[9]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[10]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[11]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[12]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[13]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[14]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[15]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[16]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[17]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[18]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[19]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[20]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[21]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[22]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[23]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[24]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[25]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[26]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[27]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[28]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[29]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[30]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[31]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[32]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13040): bidirectional pin "GPIO1[33]" has no driver File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
Info (13000): Registers with preset signals will power-up high File: /home/irana/altera_lite/arquitectura/proyecto2/db/ip/nios2/submodules/nios2_sdram.v Line: 440
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO1[0]~synth" File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13010): Node "GPIO1[1]~synth" File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13010): Node "GPIO1[2]~synth" File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
    Warning (13010): Node "GPIO1[3]~synth" File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 87
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 72
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 363 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 66
    Warning (15610): No output dependent on input pin "SW[1]" File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 66
    Warning (15610): No output dependent on input pin "SW[2]" File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 66
    Warning (15610): No output dependent on input pin "SW[3]" File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 66
    Warning (15610): No output dependent on input pin "GPIO1_IN[0]" File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 88
    Warning (15610): No output dependent on input pin "GPIO1_IN[1]" File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 88
    Warning (15610): No output dependent on input pin "GPIO2_IN[0]" File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 92
    Warning (15610): No output dependent on input pin "GPIO2_IN[1]" File: /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.v Line: 92
Info (21057): Implemented 4888 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 84 bidirectional pins
    Info (21061): Implemented 4608 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 1377 megabytes
    Info: Processing ended: Thu Oct 20 11:16:59 2016
    Info: Elapsed time: 00:02:46
    Info: Total CPU time (on all processors): 00:03:58


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/irana/altera_lite/arquitectura/proyecto2/Proyecto_final.map.smsg.


