$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 9 % max [8:0] $end
  $var wire 9 & out [8:0] $end
  $scope module Counter $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 9 % max [8:0] $end
   $var wire 9 & out [8:0] $end
   $var wire 9 ' cnt [8:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
b000001001 %
b000000000 &
b000000000 '
#1
0#
0$
#2
1#
b000001001 &
b000001001 '
#3
0#
#4
1#
b000001000 &
b000001000 '
#5
0#
#6
1#
b000000111 &
b000000111 '
#7
0#
#8
1#
b000000110 &
b000000110 '
#9
0#
#10
1#
b000000101 &
b000000101 '
#11
0#
#12
1#
b000000100 &
b000000100 '
#13
0#
#14
1#
b000000011 &
b000000011 '
#15
0#
#16
1#
b000000010 &
b000000010 '
#17
0#
#18
1#
b000000001 &
b000000001 '
#19
0#
#20
1#
b000000000 &
b000000000 '
