===== Simulator configuration =====
L1_BLOCKSIZE:                    32
L1_SIZE:                         4096
L1_ASSOC:                        4
L1_REPLACEMENT_POLICY:           0
L1_WRITE_POLICY:                 1
trace_file:                      perl_trace.txt
===================================

===== L1 contents =====
Set 0: 10007a  10006d  10007b  100075  
Set 1: 1000b4  10007b  100073  100035  
Set 2: 100035  10007b  1000b3  1000b4  
Set 3: 1000b0  1000a1  100035  10007b  
Set 4: 100035  10006f  1000b4  10007b  
Set 5: 10007b  100058  10007a  10006f  
Set 6: 100079  1000a1  10006f  10007a  
Set 7: 100035  1000a1  10007a  1000b3  
Set 8: 10007b  10007a  1000b4  1000a1  
Set 9: 10007a  10006f  100079  10007b  
Set 10: 1000b2  1000ad  1000ae  10007a  
Set 11: 10002e  1000b2  1000a9  10007a  
Set 12: 1ec0cf  1000a9  100035  10007a  
Set 13: 10007a  1000ad  1ec0cf  10006f  
Set 14: 1000b2  1000b3  1000ad  10007a  
Set 15: 10007a  1000ad  1000b2  1000b3  
Set 16: 10006f  1000b3  1000b0  1000ad  
Set 17: 1000b2  1000b1  1000ad  1000af  
Set 18: 1000b1  1000b3  1000b2  1000ad  
Set 19: 1000ab  1000b3  1000ad  1ec0cf  
Set 20: 1000b3  1000ad  1000aa  10007a  
Set 21: 1000ad  1000b2  100008  10007a  
Set 22: 1ec0cf  10007a  100008  1000b3  
Set 23: 1000b2  1000b3  100064  1ec0cf  
Set 24: 1000b0  1000a0  1000af  100077  
Set 25: 1000ab  1000b1  1000b2  1000b0  
Set 26: 10004e  1000b3  100031  10004c  
Set 27: 1000b3  1ec0cf  10004e  100031  
Set 28: 10007a  1000b0  1000af  1000a0  
Set 29: 1ec0ce  1000b0  10007a  1000b3  
Set 30: 1000b3  1ec0ce  1000b1  1000b2  
Set 31: 100074  1000b3  100077  1000b1  

====== Simulation results (raw) ======
a. number of L1 reads:             70107
b. number of L1 read misses:       4739
c. Number of L1 writes:            29893
d. number of L1 write misses:      6850
e. L1 miss rate:                   0.1159
f. number of writebacks from L1:   0
g. total memory traffic:           34632

==== Simulation results (performance) ====
1. average access time:                  2.8532 ns
