/*
 * (C) COPYRIGHT 2021 Arm Limited or its affiliates
 * ALL RIGHTS RESERVED
 *
 * This file was AUTOGENERATED from the RMM specification.
 * RMM specification source version: 9f097087-dirty
 */

#include "tb.h"
#include "tb_rmi_rtt_map_unprotected.h"

bool tb_rmi_rtt_map_unprotected(
    uint64_t rd,
    uint64_t ipa,
    int64_t level,
    uint64_t desc)
{
    // Initialize registers
    struct tb_regs __tb_regs = __tb_arb_regs();
    __tb_regs.X0 = SMC_RMM_RTT_MAP_UNPROTECTED;
    __tb_regs.X1 = (uint64_t)rd;
    __tb_regs.X2 = (uint64_t)ipa;
    __tb_regs.X3 = (uint64_t)level;
    __tb_regs.X4 = (uint64_t)desc;

    // Initialize global state
    __init_global_state(__tb_regs.X0);

    // Declare context variables
    struct rmm_rtt_walk_result walk;
    uint64_t entry_idx;
    struct rmm_rtt_entry rtte;

    // Assign context variables before command execution
    walk = RttWalk(
        rd, ipa, level);
    entry_idx = RttEntryIndex(
        ipa, walk.level);
    rtte = RttEntryFromDescriptor(desc);

    // Pre-conditions
    bool failure_attr_valid_pre = !RttDescriptorIsValidForUnprotected(desc);
    bool failure_rd_align_pre = !AddrIsGranuleAligned(rd);
    bool failure_rd_bound_pre = !PaIsDelegable(rd);
    bool failure_rd_state_pre = Granule(rd).state != RD;
    bool failure_level_bound_pre = !RttLevelIsBlockOrPage(rd, level);
    bool failure_addr_align_pre = !AddrIsRttLevelAligned(rtte.addr, level);
    bool failure_ipa_align_pre = !AddrIsRttLevelAligned(ipa, level);
    bool failure_ipa_bound_pre = (UInt(ipa) >= (pow(2, Realm(rd).ipa_width)) || AddrIsProtected(ipa, Realm(rd)));
    bool failure_rtt_walk_pre = walk.level < level;
    bool failure_rtte_state_pre = walk.entry.state != UNASSIGNED_NS;
    bool no_failures_pre = !failure_attr_valid_pre
        && !failure_rd_align_pre
        && !failure_rd_bound_pre
        && !failure_rd_state_pre
        && !failure_level_bound_pre
        && !failure_addr_align_pre
        && !failure_ipa_align_pre
        && !failure_ipa_bound_pre
        && !failure_rtt_walk_pre
        && !failure_rtte_state_pre;

    // Execute command and read the result.
    tb_handle_smc(&__tb_regs);
    uint64_t result =  __tb_regs.X0;

    // Assign context variables after command execution
    walk = RttWalk(
        rd, ipa, level);
    entry_idx = RttEntryIndex(
        ipa, walk.level);
    rtte = RttEntryFromDescriptor(desc);

    // Post-conditions
    bool failure_attr_valid_post = ResultEqual_2(result, RMI_ERROR_INPUT);
    bool failure_rd_align_post = ResultEqual_2(result, RMI_ERROR_INPUT);
    bool failure_rd_bound_post = ResultEqual_2(result, RMI_ERROR_INPUT);
    bool failure_rd_state_post = ResultEqual_2(result, RMI_ERROR_INPUT);
    bool failure_level_bound_post = ResultEqual_2(result, RMI_ERROR_INPUT);
    bool failure_addr_align_post = ResultEqual_2(result, RMI_ERROR_INPUT);
    bool failure_ipa_align_post = ResultEqual_2(result, RMI_ERROR_INPUT);
    bool failure_ipa_bound_post = ResultEqual_2(result, RMI_ERROR_INPUT);
    bool failure_rtt_walk_post = ResultEqual_3(result, RMI_ERROR_RTT, walk.level);
    bool failure_rtte_state_post = ResultEqual_3(result, RMI_ERROR_RTT, walk.level);
    bool success_rtte_state_post = walk.entry.state == ASSIGNED_NS;
    bool success_rtte_contents_post = (walk.entry.MemAttr == rtte.MemAttr && walk.entry.S2AP == rtte.S2AP && walk.entry.SH == rtte.SH && walk.entry.addr == rtte.addr);

    // Failure condition assertions
    bool prop_failure_attr_valid_ante = failure_attr_valid_pre;
    __COVER(prop_failure_attr_valid_ante);
    if (prop_failure_attr_valid_ante) {
        bool prop_failure_attr_valid_cons = failure_attr_valid_post;
        __COVER(prop_failure_attr_valid_cons);
        __ASSERT(prop_failure_attr_valid_cons, "prop_failure_attr_valid_cons");
    }

    bool prop_failure_rd_align_ante = !failure_attr_valid_pre
        && failure_rd_align_pre;
    __COVER(prop_failure_rd_align_ante);
    if (prop_failure_rd_align_ante) {
        bool prop_failure_rd_align_cons = failure_rd_align_post;
        __COVER(prop_failure_rd_align_cons);
        __ASSERT(prop_failure_rd_align_cons, "prop_failure_rd_align_cons");
    }

    bool prop_failure_rd_bound_ante = !failure_attr_valid_pre
        && !failure_rd_align_pre
        && failure_rd_bound_pre;
    __COVER(prop_failure_rd_bound_ante);
    if (prop_failure_rd_bound_ante) {
        bool prop_failure_rd_bound_cons = failure_rd_bound_post;
        __COVER(prop_failure_rd_bound_cons);
        __ASSERT(prop_failure_rd_bound_cons, "prop_failure_rd_bound_cons");
    }

    bool prop_failure_rd_state_ante = !failure_attr_valid_pre
        && !failure_rd_align_pre
        && !failure_rd_bound_pre
        && failure_rd_state_pre;
    __COVER(prop_failure_rd_state_ante);
    if (prop_failure_rd_state_ante) {
        bool prop_failure_rd_state_cons = failure_rd_state_post;
        __COVER(prop_failure_rd_state_cons);
        __ASSERT(prop_failure_rd_state_cons, "prop_failure_rd_state_cons");
    }

    bool prop_failure_level_bound_ante = !failure_attr_valid_pre
        && !failure_rd_align_pre
        && !failure_rd_bound_pre
        && !failure_rd_state_pre
        && failure_level_bound_pre;
    __COVER(prop_failure_level_bound_ante);
    if (prop_failure_level_bound_ante) {
        bool prop_failure_level_bound_cons = failure_level_bound_post;
        __COVER(prop_failure_level_bound_cons);
        __ASSERT(prop_failure_level_bound_cons, "prop_failure_level_bound_cons");
    }

    bool prop_failure_addr_align_ante = !failure_attr_valid_pre
        && !failure_rd_align_pre
        && !failure_rd_bound_pre
        && !failure_rd_state_pre
        && !failure_level_bound_pre
        && failure_addr_align_pre;
    __COVER(prop_failure_addr_align_ante);
    if (prop_failure_addr_align_ante) {
        bool prop_failure_addr_align_cons = failure_addr_align_post;
        __COVER(prop_failure_addr_align_cons);
        __ASSERT(prop_failure_addr_align_cons, "prop_failure_addr_align_cons");
    }

    bool prop_failure_ipa_align_ante = !failure_attr_valid_pre
        && !failure_rd_align_pre
        && !failure_rd_bound_pre
        && !failure_rd_state_pre
        && !failure_level_bound_pre
        && !failure_addr_align_pre
        && failure_ipa_align_pre;
    __COVER(prop_failure_ipa_align_ante);
    if (prop_failure_ipa_align_ante) {
        bool prop_failure_ipa_align_cons = failure_ipa_align_post;
        __COVER(prop_failure_ipa_align_cons);
        __ASSERT(prop_failure_ipa_align_cons, "prop_failure_ipa_align_cons");
    }

    bool prop_failure_ipa_bound_ante = !failure_attr_valid_pre
        && !failure_rd_align_pre
        && !failure_rd_bound_pre
        && !failure_rd_state_pre
        && !failure_level_bound_pre
        && !failure_addr_align_pre
        && !failure_ipa_align_pre
        && failure_ipa_bound_pre;
    __COVER(prop_failure_ipa_bound_ante);
    if (prop_failure_ipa_bound_ante) {
        bool prop_failure_ipa_bound_cons = failure_ipa_bound_post;
        __COVER(prop_failure_ipa_bound_cons);
        __ASSERT(prop_failure_ipa_bound_cons, "prop_failure_ipa_bound_cons");
    }

    bool prop_failure_rtt_walk_ante = !failure_attr_valid_pre
        && !failure_rd_align_pre
        && !failure_rd_bound_pre
        && !failure_rd_state_pre
        && !failure_level_bound_pre
        && !failure_addr_align_pre
        && !failure_ipa_align_pre
        && !failure_ipa_bound_pre
        && failure_rtt_walk_pre;
    __COVER(prop_failure_rtt_walk_ante);
    if (prop_failure_rtt_walk_ante) {
        bool prop_failure_rtt_walk_cons = failure_rtt_walk_post;
        __COVER(prop_failure_rtt_walk_cons);
        __ASSERT(prop_failure_rtt_walk_cons, "prop_failure_rtt_walk_cons");
    }

    bool prop_failure_rtte_state_ante = !failure_attr_valid_pre
        && !failure_rd_align_pre
        && !failure_rd_bound_pre
        && !failure_rd_state_pre
        && !failure_level_bound_pre
        && !failure_addr_align_pre
        && !failure_ipa_align_pre
        && !failure_ipa_bound_pre
        && !failure_rtt_walk_pre
        && failure_rtte_state_pre;
    __COVER(prop_failure_rtte_state_ante);
    if (prop_failure_rtte_state_ante) {
        bool prop_failure_rtte_state_cons = failure_rtte_state_post;
        __COVER(prop_failure_rtte_state_cons);
        __ASSERT(prop_failure_rtte_state_cons, "prop_failure_rtte_state_cons");
    }

    // Result assertion
    bool prop_result_ante = no_failures_pre;
    __COVER(prop_result_ante);
    if (prop_result_ante) {
        bool prop_result_cons = result == RMI_SUCCESS;
        __COVER(prop_result_cons);
        __ASSERT(prop_result_cons, "prop_result_cons");
    }

    // Success condition assertions
    bool prop_success_rtte_state_ante = no_failures_pre;
    __COVER(prop_success_rtte_state_ante);
    if (prop_success_rtte_state_ante) {
        bool prop_success_rtte_state_cons = success_rtte_state_post;
        __COVER(prop_success_rtte_state_cons);
        __ASSERT(prop_success_rtte_state_cons, "prop_success_rtte_state_cons");
    }

    bool prop_success_rtte_contents_ante = no_failures_pre;
    __COVER(prop_success_rtte_contents_ante);
    if (prop_success_rtte_contents_ante) {
        bool prop_success_rtte_contents_cons = success_rtte_contents_post;
        __COVER(prop_success_rtte_contents_cons);
        __ASSERT(prop_success_rtte_contents_cons, "prop_success_rtte_contents_cons");
    }

    // Assertion used to check consistency of the testbench
    __tb_expect_fail();

    return no_failures_pre;
}

