#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Sep 29 23:21:17 2024
# Process ID: 28300
# Current directory: E:/SoC/SimLab01/SimLab01_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30296 E:\SoC\SimLab01\SimLab01_vivado\SimLab01.xpr
# Log file: E:/SoC/SimLab01/SimLab01_vivado/vivado.log
# Journal file: E:/SoC/SimLab01/SimLab01_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/SoC/SimLab01/SimLab01_vivado/SimLab01.xpr
add_files -norecurse -scan_for_includes {E:/SoC/SimLab01/SimLab01_vivado/SimLab01.srcs/sources_1/new/DigInPort.v E:/SoC/SimLab01/SimLab01_vivado/SimLab01.srcs/sources_1/new/DigOutPort.v E:/SoC/SimLab01/SimLab01_vivado/SimLab01.srcs/sources_1/new/ConstReg.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {E:/SoC/SimLab01/SimLab01_vivado/SimLab01.srcs/sim_1/new/tb_CombinedIP.v E:/SoC/SimLab01/SimLab01_vivado/SimLab01.srcs/sim_1/new/tb_DigInPort.v E:/SoC/SimLab01/SimLab01_vivado/SimLab01.srcs/sim_1/new/tb_ConstReg.v E:/SoC/SimLab01/SimLab01_vivado/SimLab01.srcs/sim_1/new/tb_WB.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source tb_CombinedIP.tcl
save_wave_config {E:/SoC/SimLab01/SimLab01_vivado/tb_CombinedIP_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/SoC/SimLab01/SimLab01_vivado/tb_CombinedIP_behav.wcfg
set_property xsim.view E:/SoC/SimLab01/SimLab01_vivado/tb_CombinedIP_behav.wcfg [get_filesets sim_1]
save_wave_config {E:/SoC/SimLab01/SimLab01_vivado/tb_CombinedIP_behav.wcfg}
save_wave_config {E:/SoC/SimLab01/SimLab01_vivado/tb_CombinedIP_behav.wcfg}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_ConstReg [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
open_wave_config E:/SoC/SimLab01/SimLab01_vivado/tb_CombinedIP_behav.wcfg
source tb_ConstReg.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_CombinedIP [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
update_compile_order -fileset sim_1
close_sim
launch_simulation
open_wave_config E:/SoC/SimLab01/SimLab01_vivado/tb_CombinedIP_behav.wcfg
source tb_CombinedIP.tcl
save_wave_config {E:/SoC/SimLab01/SimLab01_vivado/tb_CombinedIP_behav.wcfg}
close_sim
