
F303_Button_Debounced.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002568  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080026f0  080026f0  000126f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002720  08002720  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002720  08002720  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002720  08002720  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002720  08002720  00012720  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002724  08002724  00012724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002728  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000064  2000000c  08002734  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000070  08002734  00020070  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d99c  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001879  00000000  00000000  0002d9d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008f0  00000000  00000000  0002f258  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000848  00000000  00000000  0002fb48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001783c  00000000  00000000  00030390  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007a4b  00000000  00000000  00047bcc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00082720  00000000  00000000  0004f617  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d1d37  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000024a8  00000000  00000000  000d1db4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080026d8 	.word	0x080026d8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	080026d8 	.word	0x080026d8

080001c8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001cc:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a07      	ldr	r2, [pc, #28]	; (80001f0 <HAL_Init+0x28>)
 80001d2:	f043 0310 	orr.w	r3, r3, #16
 80001d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d8:	2003      	movs	r0, #3
 80001da:	f000 f927 	bl	800042c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 f808 	bl	80001f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001e4:	f002 f950 	bl	8002488 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	40022000 	.word	0x40022000

080001f4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80001fc:	4b12      	ldr	r3, [pc, #72]	; (8000248 <HAL_InitTick+0x54>)
 80001fe:	681a      	ldr	r2, [r3, #0]
 8000200:	4b12      	ldr	r3, [pc, #72]	; (800024c <HAL_InitTick+0x58>)
 8000202:	781b      	ldrb	r3, [r3, #0]
 8000204:	4619      	mov	r1, r3
 8000206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800020a:	fbb3 f3f1 	udiv	r3, r3, r1
 800020e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000212:	4618      	mov	r0, r3
 8000214:	f000 f93f 	bl	8000496 <HAL_SYSTICK_Config>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800021e:	2301      	movs	r3, #1
 8000220:	e00e      	b.n	8000240 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	2b0f      	cmp	r3, #15
 8000226:	d80a      	bhi.n	800023e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000228:	2200      	movs	r2, #0
 800022a:	6879      	ldr	r1, [r7, #4]
 800022c:	f04f 30ff 	mov.w	r0, #4294967295
 8000230:	f000 f907 	bl	8000442 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000234:	4a06      	ldr	r2, [pc, #24]	; (8000250 <HAL_InitTick+0x5c>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800023a:	2300      	movs	r3, #0
 800023c:	e000      	b.n	8000240 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800023e:	2301      	movs	r3, #1
}
 8000240:	4618      	mov	r0, r3
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}
 8000248:	20000008 	.word	0x20000008
 800024c:	20000004 	.word	0x20000004
 8000250:	20000000 	.word	0x20000000

08000254 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000254:	b480      	push	{r7}
 8000256:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000258:	4b06      	ldr	r3, [pc, #24]	; (8000274 <HAL_IncTick+0x20>)
 800025a:	781b      	ldrb	r3, [r3, #0]
 800025c:	461a      	mov	r2, r3
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <HAL_IncTick+0x24>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	4413      	add	r3, r2
 8000264:	4a04      	ldr	r2, [pc, #16]	; (8000278 <HAL_IncTick+0x24>)
 8000266:	6013      	str	r3, [r2, #0]
}
 8000268:	bf00      	nop
 800026a:	46bd      	mov	sp, r7
 800026c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000270:	4770      	bx	lr
 8000272:	bf00      	nop
 8000274:	20000004 	.word	0x20000004
 8000278:	2000002c 	.word	0x2000002c

0800027c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800027c:	b480      	push	{r7}
 800027e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000280:	4b03      	ldr	r3, [pc, #12]	; (8000290 <HAL_GetTick+0x14>)
 8000282:	681b      	ldr	r3, [r3, #0]
}
 8000284:	4618      	mov	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	2000002c 	.word	0x2000002c

08000294 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000294:	b480      	push	{r7}
 8000296:	b085      	sub	sp, #20
 8000298:	af00      	add	r7, sp, #0
 800029a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	f003 0307 	and.w	r3, r3, #7
 80002a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002a4:	4b0c      	ldr	r3, [pc, #48]	; (80002d8 <NVIC_SetPriorityGrouping+0x44>)
 80002a6:	68db      	ldr	r3, [r3, #12]
 80002a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002aa:	68ba      	ldr	r2, [r7, #8]
 80002ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80002b0:	4013      	ands	r3, r2
 80002b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80002b8:	68bb      	ldr	r3, [r7, #8]
 80002ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80002bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80002c6:	4a04      	ldr	r2, [pc, #16]	; (80002d8 <NVIC_SetPriorityGrouping+0x44>)
 80002c8:	68bb      	ldr	r3, [r7, #8]
 80002ca:	60d3      	str	r3, [r2, #12]
}
 80002cc:	bf00      	nop
 80002ce:	3714      	adds	r7, #20
 80002d0:	46bd      	mov	sp, r7
 80002d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d6:	4770      	bx	lr
 80002d8:	e000ed00 	.word	0xe000ed00

080002dc <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80002dc:	b480      	push	{r7}
 80002de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002e0:	4b04      	ldr	r3, [pc, #16]	; (80002f4 <NVIC_GetPriorityGrouping+0x18>)
 80002e2:	68db      	ldr	r3, [r3, #12]
 80002e4:	0a1b      	lsrs	r3, r3, #8
 80002e6:	f003 0307 	and.w	r3, r3, #7
}
 80002ea:	4618      	mov	r0, r3
 80002ec:	46bd      	mov	sp, r7
 80002ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f2:	4770      	bx	lr
 80002f4:	e000ed00 	.word	0xe000ed00

080002f8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b083      	sub	sp, #12
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	4603      	mov	r3, r0
 8000300:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000302:	79fb      	ldrb	r3, [r7, #7]
 8000304:	f003 021f 	and.w	r2, r3, #31
 8000308:	4907      	ldr	r1, [pc, #28]	; (8000328 <NVIC_EnableIRQ+0x30>)
 800030a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800030e:	095b      	lsrs	r3, r3, #5
 8000310:	2001      	movs	r0, #1
 8000312:	fa00 f202 	lsl.w	r2, r0, r2
 8000316:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800031a:	bf00      	nop
 800031c:	370c      	adds	r7, #12
 800031e:	46bd      	mov	sp, r7
 8000320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	e000e100 	.word	0xe000e100

0800032c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800032c:	b480      	push	{r7}
 800032e:	b083      	sub	sp, #12
 8000330:	af00      	add	r7, sp, #0
 8000332:	4603      	mov	r3, r0
 8000334:	6039      	str	r1, [r7, #0]
 8000336:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000338:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800033c:	2b00      	cmp	r3, #0
 800033e:	da0b      	bge.n	8000358 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000340:	683b      	ldr	r3, [r7, #0]
 8000342:	b2da      	uxtb	r2, r3
 8000344:	490c      	ldr	r1, [pc, #48]	; (8000378 <NVIC_SetPriority+0x4c>)
 8000346:	79fb      	ldrb	r3, [r7, #7]
 8000348:	f003 030f 	and.w	r3, r3, #15
 800034c:	3b04      	subs	r3, #4
 800034e:	0112      	lsls	r2, r2, #4
 8000350:	b2d2      	uxtb	r2, r2
 8000352:	440b      	add	r3, r1
 8000354:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000356:	e009      	b.n	800036c <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000358:	683b      	ldr	r3, [r7, #0]
 800035a:	b2da      	uxtb	r2, r3
 800035c:	4907      	ldr	r1, [pc, #28]	; (800037c <NVIC_SetPriority+0x50>)
 800035e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000362:	0112      	lsls	r2, r2, #4
 8000364:	b2d2      	uxtb	r2, r2
 8000366:	440b      	add	r3, r1
 8000368:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800036c:	bf00      	nop
 800036e:	370c      	adds	r7, #12
 8000370:	46bd      	mov	sp, r7
 8000372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000376:	4770      	bx	lr
 8000378:	e000ed00 	.word	0xe000ed00
 800037c:	e000e100 	.word	0xe000e100

08000380 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000380:	b480      	push	{r7}
 8000382:	b089      	sub	sp, #36	; 0x24
 8000384:	af00      	add	r7, sp, #0
 8000386:	60f8      	str	r0, [r7, #12]
 8000388:	60b9      	str	r1, [r7, #8]
 800038a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	f003 0307 	and.w	r3, r3, #7
 8000392:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000394:	69fb      	ldr	r3, [r7, #28]
 8000396:	f1c3 0307 	rsb	r3, r3, #7
 800039a:	2b04      	cmp	r3, #4
 800039c:	bf28      	it	cs
 800039e:	2304      	movcs	r3, #4
 80003a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80003a2:	69fb      	ldr	r3, [r7, #28]
 80003a4:	3304      	adds	r3, #4
 80003a6:	2b06      	cmp	r3, #6
 80003a8:	d902      	bls.n	80003b0 <NVIC_EncodePriority+0x30>
 80003aa:	69fb      	ldr	r3, [r7, #28]
 80003ac:	3b03      	subs	r3, #3
 80003ae:	e000      	b.n	80003b2 <NVIC_EncodePriority+0x32>
 80003b0:	2300      	movs	r3, #0
 80003b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003b4:	f04f 32ff 	mov.w	r2, #4294967295
 80003b8:	69bb      	ldr	r3, [r7, #24]
 80003ba:	fa02 f303 	lsl.w	r3, r2, r3
 80003be:	43da      	mvns	r2, r3
 80003c0:	68bb      	ldr	r3, [r7, #8]
 80003c2:	401a      	ands	r2, r3
 80003c4:	697b      	ldr	r3, [r7, #20]
 80003c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80003c8:	f04f 31ff 	mov.w	r1, #4294967295
 80003cc:	697b      	ldr	r3, [r7, #20]
 80003ce:	fa01 f303 	lsl.w	r3, r1, r3
 80003d2:	43d9      	mvns	r1, r3
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80003d8:	4313      	orrs	r3, r2
         );
}
 80003da:	4618      	mov	r0, r3
 80003dc:	3724      	adds	r7, #36	; 0x24
 80003de:	46bd      	mov	sp, r7
 80003e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e4:	4770      	bx	lr
	...

080003e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b082      	sub	sp, #8
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	3b01      	subs	r3, #1
 80003f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80003f8:	d301      	bcc.n	80003fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80003fa:	2301      	movs	r3, #1
 80003fc:	e00f      	b.n	800041e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80003fe:	4a0a      	ldr	r2, [pc, #40]	; (8000428 <SysTick_Config+0x40>)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	3b01      	subs	r3, #1
 8000404:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000406:	210f      	movs	r1, #15
 8000408:	f04f 30ff 	mov.w	r0, #4294967295
 800040c:	f7ff ff8e 	bl	800032c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000410:	4b05      	ldr	r3, [pc, #20]	; (8000428 <SysTick_Config+0x40>)
 8000412:	2200      	movs	r2, #0
 8000414:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000416:	4b04      	ldr	r3, [pc, #16]	; (8000428 <SysTick_Config+0x40>)
 8000418:	2207      	movs	r2, #7
 800041a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800041c:	2300      	movs	r3, #0
}
 800041e:	4618      	mov	r0, r3
 8000420:	3708      	adds	r7, #8
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	bf00      	nop
 8000428:	e000e010 	.word	0xe000e010

0800042c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800042c:	b580      	push	{r7, lr}
 800042e:	b082      	sub	sp, #8
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000434:	6878      	ldr	r0, [r7, #4]
 8000436:	f7ff ff2d 	bl	8000294 <NVIC_SetPriorityGrouping>
}
 800043a:	bf00      	nop
 800043c:	3708      	adds	r7, #8
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}

08000442 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000442:	b580      	push	{r7, lr}
 8000444:	b086      	sub	sp, #24
 8000446:	af00      	add	r7, sp, #0
 8000448:	4603      	mov	r3, r0
 800044a:	60b9      	str	r1, [r7, #8]
 800044c:	607a      	str	r2, [r7, #4]
 800044e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000450:	2300      	movs	r3, #0
 8000452:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000454:	f7ff ff42 	bl	80002dc <NVIC_GetPriorityGrouping>
 8000458:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800045a:	687a      	ldr	r2, [r7, #4]
 800045c:	68b9      	ldr	r1, [r7, #8]
 800045e:	6978      	ldr	r0, [r7, #20]
 8000460:	f7ff ff8e 	bl	8000380 <NVIC_EncodePriority>
 8000464:	4602      	mov	r2, r0
 8000466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800046a:	4611      	mov	r1, r2
 800046c:	4618      	mov	r0, r3
 800046e:	f7ff ff5d 	bl	800032c <NVIC_SetPriority>
}
 8000472:	bf00      	nop
 8000474:	3718      	adds	r7, #24
 8000476:	46bd      	mov	sp, r7
 8000478:	bd80      	pop	{r7, pc}

0800047a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800047a:	b580      	push	{r7, lr}
 800047c:	b082      	sub	sp, #8
 800047e:	af00      	add	r7, sp, #0
 8000480:	4603      	mov	r3, r0
 8000482:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000488:	4618      	mov	r0, r3
 800048a:	f7ff ff35 	bl	80002f8 <NVIC_EnableIRQ>
}
 800048e:	bf00      	nop
 8000490:	3708      	adds	r7, #8
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}

08000496 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000496:	b580      	push	{r7, lr}
 8000498:	b082      	sub	sp, #8
 800049a:	af00      	add	r7, sp, #0
 800049c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800049e:	6878      	ldr	r0, [r7, #4]
 80004a0:	f7ff ffa2 	bl	80003e8 <SysTick_Config>
 80004a4:	4603      	mov	r3, r0
}
 80004a6:	4618      	mov	r0, r3
 80004a8:	3708      	adds	r7, #8
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bd80      	pop	{r7, pc}
	...

080004b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b087      	sub	sp, #28
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80004ba:	2300      	movs	r3, #0
 80004bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80004be:	2300      	movs	r3, #0
 80004c0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80004c2:	2300      	movs	r3, #0
 80004c4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80004c6:	e14e      	b.n	8000766 <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80004c8:	683b      	ldr	r3, [r7, #0]
 80004ca:	681a      	ldr	r2, [r3, #0]
 80004cc:	2101      	movs	r1, #1
 80004ce:	697b      	ldr	r3, [r7, #20]
 80004d0:	fa01 f303 	lsl.w	r3, r1, r3
 80004d4:	4013      	ands	r3, r2
 80004d6:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 80004d8:	68fb      	ldr	r3, [r7, #12]
 80004da:	2b00      	cmp	r3, #0
 80004dc:	f000 8140 	beq.w	8000760 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80004e0:	683b      	ldr	r3, [r7, #0]
 80004e2:	685b      	ldr	r3, [r3, #4]
 80004e4:	2b02      	cmp	r3, #2
 80004e6:	d003      	beq.n	80004f0 <HAL_GPIO_Init+0x40>
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	685b      	ldr	r3, [r3, #4]
 80004ec:	2b12      	cmp	r3, #18
 80004ee:	d123      	bne.n	8000538 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80004f0:	697b      	ldr	r3, [r7, #20]
 80004f2:	08da      	lsrs	r2, r3, #3
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	3208      	adds	r2, #8
 80004f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80004fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80004fe:	697b      	ldr	r3, [r7, #20]
 8000500:	f003 0307 	and.w	r3, r3, #7
 8000504:	009b      	lsls	r3, r3, #2
 8000506:	220f      	movs	r2, #15
 8000508:	fa02 f303 	lsl.w	r3, r2, r3
 800050c:	43db      	mvns	r3, r3
 800050e:	693a      	ldr	r2, [r7, #16]
 8000510:	4013      	ands	r3, r2
 8000512:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000514:	683b      	ldr	r3, [r7, #0]
 8000516:	691a      	ldr	r2, [r3, #16]
 8000518:	697b      	ldr	r3, [r7, #20]
 800051a:	f003 0307 	and.w	r3, r3, #7
 800051e:	009b      	lsls	r3, r3, #2
 8000520:	fa02 f303 	lsl.w	r3, r2, r3
 8000524:	693a      	ldr	r2, [r7, #16]
 8000526:	4313      	orrs	r3, r2
 8000528:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 800052a:	697b      	ldr	r3, [r7, #20]
 800052c:	08da      	lsrs	r2, r3, #3
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	3208      	adds	r2, #8
 8000532:	6939      	ldr	r1, [r7, #16]
 8000534:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	681b      	ldr	r3, [r3, #0]
 800053c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800053e:	697b      	ldr	r3, [r7, #20]
 8000540:	005b      	lsls	r3, r3, #1
 8000542:	2203      	movs	r2, #3
 8000544:	fa02 f303 	lsl.w	r3, r2, r3
 8000548:	43db      	mvns	r3, r3
 800054a:	693a      	ldr	r2, [r7, #16]
 800054c:	4013      	ands	r3, r2
 800054e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	685b      	ldr	r3, [r3, #4]
 8000554:	f003 0203 	and.w	r2, r3, #3
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	005b      	lsls	r3, r3, #1
 800055c:	fa02 f303 	lsl.w	r3, r2, r3
 8000560:	693a      	ldr	r2, [r7, #16]
 8000562:	4313      	orrs	r3, r2
 8000564:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	693a      	ldr	r2, [r7, #16]
 800056a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800056c:	683b      	ldr	r3, [r7, #0]
 800056e:	685b      	ldr	r3, [r3, #4]
 8000570:	2b01      	cmp	r3, #1
 8000572:	d00b      	beq.n	800058c <HAL_GPIO_Init+0xdc>
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	685b      	ldr	r3, [r3, #4]
 8000578:	2b02      	cmp	r3, #2
 800057a:	d007      	beq.n	800058c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800057c:	683b      	ldr	r3, [r7, #0]
 800057e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000580:	2b11      	cmp	r3, #17
 8000582:	d003      	beq.n	800058c <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000584:	683b      	ldr	r3, [r7, #0]
 8000586:	685b      	ldr	r3, [r3, #4]
 8000588:	2b12      	cmp	r3, #18
 800058a:	d130      	bne.n	80005ee <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	689b      	ldr	r3, [r3, #8]
 8000590:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000592:	697b      	ldr	r3, [r7, #20]
 8000594:	005b      	lsls	r3, r3, #1
 8000596:	2203      	movs	r2, #3
 8000598:	fa02 f303 	lsl.w	r3, r2, r3
 800059c:	43db      	mvns	r3, r3
 800059e:	693a      	ldr	r2, [r7, #16]
 80005a0:	4013      	ands	r3, r2
 80005a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	68da      	ldr	r2, [r3, #12]
 80005a8:	697b      	ldr	r3, [r7, #20]
 80005aa:	005b      	lsls	r3, r3, #1
 80005ac:	fa02 f303 	lsl.w	r3, r2, r3
 80005b0:	693a      	ldr	r2, [r7, #16]
 80005b2:	4313      	orrs	r3, r2
 80005b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	693a      	ldr	r2, [r7, #16]
 80005ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	685b      	ldr	r3, [r3, #4]
 80005c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80005c2:	2201      	movs	r2, #1
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	fa02 f303 	lsl.w	r3, r2, r3
 80005ca:	43db      	mvns	r3, r3
 80005cc:	693a      	ldr	r2, [r7, #16]
 80005ce:	4013      	ands	r3, r2
 80005d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	091b      	lsrs	r3, r3, #4
 80005d8:	f003 0201 	and.w	r2, r3, #1
 80005dc:	697b      	ldr	r3, [r7, #20]
 80005de:	fa02 f303 	lsl.w	r3, r2, r3
 80005e2:	693a      	ldr	r2, [r7, #16]
 80005e4:	4313      	orrs	r3, r2
 80005e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	693a      	ldr	r2, [r7, #16]
 80005ec:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	68db      	ldr	r3, [r3, #12]
 80005f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80005f4:	697b      	ldr	r3, [r7, #20]
 80005f6:	005b      	lsls	r3, r3, #1
 80005f8:	2203      	movs	r2, #3
 80005fa:	fa02 f303 	lsl.w	r3, r2, r3
 80005fe:	43db      	mvns	r3, r3
 8000600:	693a      	ldr	r2, [r7, #16]
 8000602:	4013      	ands	r3, r2
 8000604:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000606:	683b      	ldr	r3, [r7, #0]
 8000608:	689a      	ldr	r2, [r3, #8]
 800060a:	697b      	ldr	r3, [r7, #20]
 800060c:	005b      	lsls	r3, r3, #1
 800060e:	fa02 f303 	lsl.w	r3, r2, r3
 8000612:	693a      	ldr	r2, [r7, #16]
 8000614:	4313      	orrs	r3, r2
 8000616:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	693a      	ldr	r2, [r7, #16]
 800061c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800061e:	683b      	ldr	r3, [r7, #0]
 8000620:	685b      	ldr	r3, [r3, #4]
 8000622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000626:	2b00      	cmp	r3, #0
 8000628:	f000 809a 	beq.w	8000760 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800062c:	4b55      	ldr	r3, [pc, #340]	; (8000784 <HAL_GPIO_Init+0x2d4>)
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	4a54      	ldr	r2, [pc, #336]	; (8000784 <HAL_GPIO_Init+0x2d4>)
 8000632:	f043 0301 	orr.w	r3, r3, #1
 8000636:	6193      	str	r3, [r2, #24]
 8000638:	4b52      	ldr	r3, [pc, #328]	; (8000784 <HAL_GPIO_Init+0x2d4>)
 800063a:	699b      	ldr	r3, [r3, #24]
 800063c:	f003 0301 	and.w	r3, r3, #1
 8000640:	60bb      	str	r3, [r7, #8]
 8000642:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8000644:	4a50      	ldr	r2, [pc, #320]	; (8000788 <HAL_GPIO_Init+0x2d8>)
 8000646:	697b      	ldr	r3, [r7, #20]
 8000648:	089b      	lsrs	r3, r3, #2
 800064a:	3302      	adds	r3, #2
 800064c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000650:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8000652:	697b      	ldr	r3, [r7, #20]
 8000654:	f003 0303 	and.w	r3, r3, #3
 8000658:	009b      	lsls	r3, r3, #2
 800065a:	220f      	movs	r2, #15
 800065c:	fa02 f303 	lsl.w	r3, r2, r3
 8000660:	43db      	mvns	r3, r3
 8000662:	693a      	ldr	r2, [r7, #16]
 8000664:	4013      	ands	r3, r2
 8000666:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800066e:	d013      	beq.n	8000698 <HAL_GPIO_Init+0x1e8>
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	4a46      	ldr	r2, [pc, #280]	; (800078c <HAL_GPIO_Init+0x2dc>)
 8000674:	4293      	cmp	r3, r2
 8000676:	d00d      	beq.n	8000694 <HAL_GPIO_Init+0x1e4>
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	4a45      	ldr	r2, [pc, #276]	; (8000790 <HAL_GPIO_Init+0x2e0>)
 800067c:	4293      	cmp	r3, r2
 800067e:	d007      	beq.n	8000690 <HAL_GPIO_Init+0x1e0>
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4a44      	ldr	r2, [pc, #272]	; (8000794 <HAL_GPIO_Init+0x2e4>)
 8000684:	4293      	cmp	r3, r2
 8000686:	d101      	bne.n	800068c <HAL_GPIO_Init+0x1dc>
 8000688:	2303      	movs	r3, #3
 800068a:	e006      	b.n	800069a <HAL_GPIO_Init+0x1ea>
 800068c:	2305      	movs	r3, #5
 800068e:	e004      	b.n	800069a <HAL_GPIO_Init+0x1ea>
 8000690:	2302      	movs	r3, #2
 8000692:	e002      	b.n	800069a <HAL_GPIO_Init+0x1ea>
 8000694:	2301      	movs	r3, #1
 8000696:	e000      	b.n	800069a <HAL_GPIO_Init+0x1ea>
 8000698:	2300      	movs	r3, #0
 800069a:	697a      	ldr	r2, [r7, #20]
 800069c:	f002 0203 	and.w	r2, r2, #3
 80006a0:	0092      	lsls	r2, r2, #2
 80006a2:	4093      	lsls	r3, r2
 80006a4:	693a      	ldr	r2, [r7, #16]
 80006a6:	4313      	orrs	r3, r2
 80006a8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80006aa:	4937      	ldr	r1, [pc, #220]	; (8000788 <HAL_GPIO_Init+0x2d8>)
 80006ac:	697b      	ldr	r3, [r7, #20]
 80006ae:	089b      	lsrs	r3, r3, #2
 80006b0:	3302      	adds	r3, #2
 80006b2:	693a      	ldr	r2, [r7, #16]
 80006b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80006b8:	4b37      	ldr	r3, [pc, #220]	; (8000798 <HAL_GPIO_Init+0x2e8>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006be:	68fb      	ldr	r3, [r7, #12]
 80006c0:	43db      	mvns	r3, r3
 80006c2:	693a      	ldr	r2, [r7, #16]
 80006c4:	4013      	ands	r3, r2
 80006c6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80006c8:	683b      	ldr	r3, [r7, #0]
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d003      	beq.n	80006dc <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 80006d4:	693a      	ldr	r2, [r7, #16]
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	4313      	orrs	r3, r2
 80006da:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80006dc:	4a2e      	ldr	r2, [pc, #184]	; (8000798 <HAL_GPIO_Init+0x2e8>)
 80006de:	693b      	ldr	r3, [r7, #16]
 80006e0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80006e2:	4b2d      	ldr	r3, [pc, #180]	; (8000798 <HAL_GPIO_Init+0x2e8>)
 80006e4:	685b      	ldr	r3, [r3, #4]
 80006e6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	43db      	mvns	r3, r3
 80006ec:	693a      	ldr	r2, [r7, #16]
 80006ee:	4013      	ands	r3, r2
 80006f0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	685b      	ldr	r3, [r3, #4]
 80006f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d003      	beq.n	8000706 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80006fe:	693a      	ldr	r2, [r7, #16]
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	4313      	orrs	r3, r2
 8000704:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000706:	4a24      	ldr	r2, [pc, #144]	; (8000798 <HAL_GPIO_Init+0x2e8>)
 8000708:	693b      	ldr	r3, [r7, #16]
 800070a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800070c:	4b22      	ldr	r3, [pc, #136]	; (8000798 <HAL_GPIO_Init+0x2e8>)
 800070e:	689b      	ldr	r3, [r3, #8]
 8000710:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000712:	68fb      	ldr	r3, [r7, #12]
 8000714:	43db      	mvns	r3, r3
 8000716:	693a      	ldr	r2, [r7, #16]
 8000718:	4013      	ands	r3, r2
 800071a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800071c:	683b      	ldr	r3, [r7, #0]
 800071e:	685b      	ldr	r3, [r3, #4]
 8000720:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000724:	2b00      	cmp	r3, #0
 8000726:	d003      	beq.n	8000730 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 8000728:	693a      	ldr	r2, [r7, #16]
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	4313      	orrs	r3, r2
 800072e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000730:	4a19      	ldr	r2, [pc, #100]	; (8000798 <HAL_GPIO_Init+0x2e8>)
 8000732:	693b      	ldr	r3, [r7, #16]
 8000734:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000736:	4b18      	ldr	r3, [pc, #96]	; (8000798 <HAL_GPIO_Init+0x2e8>)
 8000738:	68db      	ldr	r3, [r3, #12]
 800073a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800073c:	68fb      	ldr	r3, [r7, #12]
 800073e:	43db      	mvns	r3, r3
 8000740:	693a      	ldr	r2, [r7, #16]
 8000742:	4013      	ands	r3, r2
 8000744:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	685b      	ldr	r3, [r3, #4]
 800074a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800074e:	2b00      	cmp	r3, #0
 8000750:	d003      	beq.n	800075a <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8000752:	693a      	ldr	r2, [r7, #16]
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	4313      	orrs	r3, r2
 8000758:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800075a:	4a0f      	ldr	r2, [pc, #60]	; (8000798 <HAL_GPIO_Init+0x2e8>)
 800075c:	693b      	ldr	r3, [r7, #16]
 800075e:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8000760:	697b      	ldr	r3, [r7, #20]
 8000762:	3301      	adds	r3, #1
 8000764:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000766:	683b      	ldr	r3, [r7, #0]
 8000768:	681a      	ldr	r2, [r3, #0]
 800076a:	697b      	ldr	r3, [r7, #20]
 800076c:	fa22 f303 	lsr.w	r3, r2, r3
 8000770:	2b00      	cmp	r3, #0
 8000772:	f47f aea9 	bne.w	80004c8 <HAL_GPIO_Init+0x18>
  }
}
 8000776:	bf00      	nop
 8000778:	371c      	adds	r7, #28
 800077a:	46bd      	mov	sp, r7
 800077c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	40021000 	.word	0x40021000
 8000788:	40010000 	.word	0x40010000
 800078c:	48000400 	.word	0x48000400
 8000790:	48000800 	.word	0x48000800
 8000794:	48000c00 	.word	0x48000c00
 8000798:	40010400 	.word	0x40010400

0800079c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
 80007a4:	460b      	mov	r3, r1
 80007a6:	807b      	strh	r3, [r7, #2]
 80007a8:	4613      	mov	r3, r2
 80007aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007ac:	787b      	ldrb	r3, [r7, #1]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d003      	beq.n	80007ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007b2:	887a      	ldrh	r2, [r7, #2]
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80007b8:	e002      	b.n	80007c0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007ba:	887a      	ldrh	r2, [r7, #2]
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	629a      	str	r2, [r3, #40]	; 0x28
}
 80007c0:	bf00      	nop
 80007c2:	370c      	adds	r7, #12
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr

080007cc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	460b      	mov	r3, r1
 80007d6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	695a      	ldr	r2, [r3, #20]
 80007dc:	887b      	ldrh	r3, [r7, #2]
 80007de:	405a      	eors	r2, r3
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	615a      	str	r2, [r3, #20]
}
 80007e4:	bf00      	nop
 80007e6:	370c      	adds	r7, #12
 80007e8:	46bd      	mov	sp, r7
 80007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ee:	4770      	bx	lr

080007f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b082      	sub	sp, #8
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80007fa:	4b08      	ldr	r3, [pc, #32]	; (800081c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80007fc:	695a      	ldr	r2, [r3, #20]
 80007fe:	88fb      	ldrh	r3, [r7, #6]
 8000800:	4013      	ands	r3, r2
 8000802:	2b00      	cmp	r3, #0
 8000804:	d006      	beq.n	8000814 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000806:	4a05      	ldr	r2, [pc, #20]	; (800081c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000808:	88fb      	ldrh	r3, [r7, #6]
 800080a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800080c:	88fb      	ldrh	r3, [r7, #6]
 800080e:	4618      	mov	r0, r3
 8000810:	f001 fe00 	bl	8002414 <HAL_GPIO_EXTI_Callback>
  }
}
 8000814:	bf00      	nop
 8000816:	3708      	adds	r7, #8
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	40010400 	.word	0x40010400

08000820 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000826:	af00      	add	r7, sp, #0
 8000828:	1d3b      	adds	r3, r7, #4
 800082a:	6018      	str	r0, [r3, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800082c:	1d3b      	adds	r3, r7, #4
 800082e:	681b      	ldr	r3, [r3, #0]
 8000830:	2b00      	cmp	r3, #0
 8000832:	d102      	bne.n	800083a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000834:	2301      	movs	r3, #1
 8000836:	f000 beda 	b.w	80015ee <HAL_RCC_OscConfig+0xdce>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800083a:	1d3b      	adds	r3, r7, #4
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	f003 0301 	and.w	r3, r3, #1
 8000844:	2b00      	cmp	r3, #0
 8000846:	f000 816e 	beq.w	8000b26 <HAL_RCC_OscConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800084a:	4bb5      	ldr	r3, [pc, #724]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 800084c:	685b      	ldr	r3, [r3, #4]
 800084e:	f003 030c 	and.w	r3, r3, #12
 8000852:	2b04      	cmp	r3, #4
 8000854:	d00c      	beq.n	8000870 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000856:	4bb2      	ldr	r3, [pc, #712]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 8000858:	685b      	ldr	r3, [r3, #4]
 800085a:	f003 030c 	and.w	r3, r3, #12
 800085e:	2b08      	cmp	r3, #8
 8000860:	d15a      	bne.n	8000918 <HAL_RCC_OscConfig+0xf8>
 8000862:	4baf      	ldr	r3, [pc, #700]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800086a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800086e:	d153      	bne.n	8000918 <HAL_RCC_OscConfig+0xf8>
 8000870:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000874:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000878:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800087c:	fa93 f3a3 	rbit	r3, r3
 8000880:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000884:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000888:	fab3 f383 	clz	r3, r3
 800088c:	b2db      	uxtb	r3, r3
 800088e:	095b      	lsrs	r3, r3, #5
 8000890:	b2db      	uxtb	r3, r3
 8000892:	f043 0301 	orr.w	r3, r3, #1
 8000896:	b2db      	uxtb	r3, r3
 8000898:	2b01      	cmp	r3, #1
 800089a:	d102      	bne.n	80008a2 <HAL_RCC_OscConfig+0x82>
 800089c:	4ba0      	ldr	r3, [pc, #640]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 800089e:	681b      	ldr	r3, [r3, #0]
 80008a0:	e015      	b.n	80008ce <HAL_RCC_OscConfig+0xae>
 80008a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008a6:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008aa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80008ae:	fa93 f3a3 	rbit	r3, r3
 80008b2:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80008b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80008ba:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80008be:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80008c2:	fa93 f3a3 	rbit	r3, r3
 80008c6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80008ca:	4b95      	ldr	r3, [pc, #596]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 80008cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80008ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80008d2:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80008d6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80008da:	fa92 f2a2 	rbit	r2, r2
 80008de:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 80008e2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80008e6:	fab2 f282 	clz	r2, r2
 80008ea:	b252      	sxtb	r2, r2
 80008ec:	f042 0220 	orr.w	r2, r2, #32
 80008f0:	b252      	sxtb	r2, r2
 80008f2:	b2d2      	uxtb	r2, r2
 80008f4:	f002 021f 	and.w	r2, r2, #31
 80008f8:	2101      	movs	r1, #1
 80008fa:	fa01 f202 	lsl.w	r2, r1, r2
 80008fe:	4013      	ands	r3, r2
 8000900:	2b00      	cmp	r3, #0
 8000902:	f000 810f 	beq.w	8000b24 <HAL_RCC_OscConfig+0x304>
 8000906:	1d3b      	adds	r3, r7, #4
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	685b      	ldr	r3, [r3, #4]
 800090c:	2b00      	cmp	r3, #0
 800090e:	f040 8109 	bne.w	8000b24 <HAL_RCC_OscConfig+0x304>
      {
        return HAL_ERROR;
 8000912:	2301      	movs	r3, #1
 8000914:	f000 be6b 	b.w	80015ee <HAL_RCC_OscConfig+0xdce>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000918:	1d3b      	adds	r3, r7, #4
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	685b      	ldr	r3, [r3, #4]
 800091e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000922:	d106      	bne.n	8000932 <HAL_RCC_OscConfig+0x112>
 8000924:	4b7e      	ldr	r3, [pc, #504]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a7d      	ldr	r2, [pc, #500]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 800092a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800092e:	6013      	str	r3, [r2, #0]
 8000930:	e030      	b.n	8000994 <HAL_RCC_OscConfig+0x174>
 8000932:	1d3b      	adds	r3, r7, #4
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	2b00      	cmp	r3, #0
 800093a:	d10c      	bne.n	8000956 <HAL_RCC_OscConfig+0x136>
 800093c:	4b78      	ldr	r3, [pc, #480]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a77      	ldr	r2, [pc, #476]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 8000942:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000946:	6013      	str	r3, [r2, #0]
 8000948:	4b75      	ldr	r3, [pc, #468]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	4a74      	ldr	r2, [pc, #464]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 800094e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000952:	6013      	str	r3, [r2, #0]
 8000954:	e01e      	b.n	8000994 <HAL_RCC_OscConfig+0x174>
 8000956:	1d3b      	adds	r3, r7, #4
 8000958:	681b      	ldr	r3, [r3, #0]
 800095a:	685b      	ldr	r3, [r3, #4]
 800095c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000960:	d10c      	bne.n	800097c <HAL_RCC_OscConfig+0x15c>
 8000962:	4b6f      	ldr	r3, [pc, #444]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	4a6e      	ldr	r2, [pc, #440]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 8000968:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800096c:	6013      	str	r3, [r2, #0]
 800096e:	4b6c      	ldr	r3, [pc, #432]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	4a6b      	ldr	r2, [pc, #428]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 8000974:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000978:	6013      	str	r3, [r2, #0]
 800097a:	e00b      	b.n	8000994 <HAL_RCC_OscConfig+0x174>
 800097c:	4b68      	ldr	r3, [pc, #416]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a67      	ldr	r2, [pc, #412]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 8000982:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000986:	6013      	str	r3, [r2, #0]
 8000988:	4b65      	ldr	r3, [pc, #404]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	4a64      	ldr	r2, [pc, #400]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 800098e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000992:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000994:	4b62      	ldr	r3, [pc, #392]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 8000996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000998:	f023 020f 	bic.w	r2, r3, #15
 800099c:	1d3b      	adds	r3, r7, #4
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	689b      	ldr	r3, [r3, #8]
 80009a2:	495f      	ldr	r1, [pc, #380]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 80009a4:	4313      	orrs	r3, r2
 80009a6:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80009a8:	1d3b      	adds	r3, r7, #4
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	685b      	ldr	r3, [r3, #4]
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d05a      	beq.n	8000a68 <HAL_RCC_OscConfig+0x248>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80009b2:	f7ff fc63 	bl	800027c <HAL_GetTick>
 80009b6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009ba:	e00a      	b.n	80009d2 <HAL_RCC_OscConfig+0x1b2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80009bc:	f7ff fc5e 	bl	800027c <HAL_GetTick>
 80009c0:	4602      	mov	r2, r0
 80009c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80009c6:	1ad3      	subs	r3, r2, r3
 80009c8:	2b64      	cmp	r3, #100	; 0x64
 80009ca:	d902      	bls.n	80009d2 <HAL_RCC_OscConfig+0x1b2>
          {
            return HAL_TIMEOUT;
 80009cc:	2303      	movs	r3, #3
 80009ce:	f000 be0e 	b.w	80015ee <HAL_RCC_OscConfig+0xdce>
 80009d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009d6:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009da:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80009de:	fa93 f3a3 	rbit	r3, r3
 80009e2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 80009e6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80009ea:	fab3 f383 	clz	r3, r3
 80009ee:	b2db      	uxtb	r3, r3
 80009f0:	095b      	lsrs	r3, r3, #5
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	b2db      	uxtb	r3, r3
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d102      	bne.n	8000a04 <HAL_RCC_OscConfig+0x1e4>
 80009fe:	4b48      	ldr	r3, [pc, #288]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	e015      	b.n	8000a30 <HAL_RCC_OscConfig+0x210>
 8000a04:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a08:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a0c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000a10:	fa93 f3a3 	rbit	r3, r3
 8000a14:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000a18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a1c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000a20:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000a24:	fa93 f3a3 	rbit	r3, r3
 8000a28:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000a2c:	4b3c      	ldr	r3, [pc, #240]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 8000a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a30:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a34:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000a38:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000a3c:	fa92 f2a2 	rbit	r2, r2
 8000a40:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8000a44:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000a48:	fab2 f282 	clz	r2, r2
 8000a4c:	b252      	sxtb	r2, r2
 8000a4e:	f042 0220 	orr.w	r2, r2, #32
 8000a52:	b252      	sxtb	r2, r2
 8000a54:	b2d2      	uxtb	r2, r2
 8000a56:	f002 021f 	and.w	r2, r2, #31
 8000a5a:	2101      	movs	r1, #1
 8000a5c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a60:	4013      	ands	r3, r2
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d0aa      	beq.n	80009bc <HAL_RCC_OscConfig+0x19c>
 8000a66:	e05e      	b.n	8000b26 <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000a68:	f7ff fc08 	bl	800027c <HAL_GetTick>
 8000a6c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000a70:	e00a      	b.n	8000a88 <HAL_RCC_OscConfig+0x268>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000a72:	f7ff fc03 	bl	800027c <HAL_GetTick>
 8000a76:	4602      	mov	r2, r0
 8000a78:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000a7c:	1ad3      	subs	r3, r2, r3
 8000a7e:	2b64      	cmp	r3, #100	; 0x64
 8000a80:	d902      	bls.n	8000a88 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8000a82:	2303      	movs	r3, #3
 8000a84:	f000 bdb3 	b.w	80015ee <HAL_RCC_OscConfig+0xdce>
 8000a88:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000a8c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a90:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000a94:	fa93 f3a3 	rbit	r3, r3
 8000a98:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 8000a9c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000aa0:	fab3 f383 	clz	r3, r3
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	095b      	lsrs	r3, r3, #5
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	f043 0301 	orr.w	r3, r3, #1
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	2b01      	cmp	r3, #1
 8000ab2:	d102      	bne.n	8000aba <HAL_RCC_OscConfig+0x29a>
 8000ab4:	4b1a      	ldr	r3, [pc, #104]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	e015      	b.n	8000ae6 <HAL_RCC_OscConfig+0x2c6>
 8000aba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000abe:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ac2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000ac6:	fa93 f3a3 	rbit	r3, r3
 8000aca:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000ace:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ad2:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000ad6:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000ada:	fa93 f3a3 	rbit	r3, r3
 8000ade:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000ae2:	4b0f      	ldr	r3, [pc, #60]	; (8000b20 <HAL_RCC_OscConfig+0x300>)
 8000ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ae6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000aea:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000aee:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000af2:	fa92 f2a2 	rbit	r2, r2
 8000af6:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 8000afa:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000afe:	fab2 f282 	clz	r2, r2
 8000b02:	b252      	sxtb	r2, r2
 8000b04:	f042 0220 	orr.w	r2, r2, #32
 8000b08:	b252      	sxtb	r2, r2
 8000b0a:	b2d2      	uxtb	r2, r2
 8000b0c:	f002 021f 	and.w	r2, r2, #31
 8000b10:	2101      	movs	r1, #1
 8000b12:	fa01 f202 	lsl.w	r2, r1, r2
 8000b16:	4013      	ands	r3, r2
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d1aa      	bne.n	8000a72 <HAL_RCC_OscConfig+0x252>
 8000b1c:	e003      	b.n	8000b26 <HAL_RCC_OscConfig+0x306>
 8000b1e:	bf00      	nop
 8000b20:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b26:	1d3b      	adds	r3, r7, #4
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f003 0302 	and.w	r3, r3, #2
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	f000 8170 	beq.w	8000e16 <HAL_RCC_OscConfig+0x5f6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000b36:	4bd0      	ldr	r3, [pc, #832]	; (8000e78 <HAL_RCC_OscConfig+0x658>)
 8000b38:	685b      	ldr	r3, [r3, #4]
 8000b3a:	f003 030c 	and.w	r3, r3, #12
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d00b      	beq.n	8000b5a <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000b42:	4bcd      	ldr	r3, [pc, #820]	; (8000e78 <HAL_RCC_OscConfig+0x658>)
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	f003 030c 	and.w	r3, r3, #12
 8000b4a:	2b08      	cmp	r3, #8
 8000b4c:	d16d      	bne.n	8000c2a <HAL_RCC_OscConfig+0x40a>
 8000b4e:	4bca      	ldr	r3, [pc, #808]	; (8000e78 <HAL_RCC_OscConfig+0x658>)
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d167      	bne.n	8000c2a <HAL_RCC_OscConfig+0x40a>
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b60:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000b64:	fa93 f3a3 	rbit	r3, r3
 8000b68:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8000b6c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b70:	fab3 f383 	clz	r3, r3
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	095b      	lsrs	r3, r3, #5
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	f043 0301 	orr.w	r3, r3, #1
 8000b7e:	b2db      	uxtb	r3, r3
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d102      	bne.n	8000b8a <HAL_RCC_OscConfig+0x36a>
 8000b84:	4bbc      	ldr	r3, [pc, #752]	; (8000e78 <HAL_RCC_OscConfig+0x658>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	e013      	b.n	8000bb2 <HAL_RCC_OscConfig+0x392>
 8000b8a:	2302      	movs	r3, #2
 8000b8c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b90:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000b94:	fa93 f3a3 	rbit	r3, r3
 8000b98:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000b9c:	2302      	movs	r3, #2
 8000b9e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000ba2:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000ba6:	fa93 f3a3 	rbit	r3, r3
 8000baa:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000bae:	4bb2      	ldr	r3, [pc, #712]	; (8000e78 <HAL_RCC_OscConfig+0x658>)
 8000bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bb2:	2202      	movs	r2, #2
 8000bb4:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000bb8:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000bbc:	fa92 f2a2 	rbit	r2, r2
 8000bc0:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 8000bc4:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000bc8:	fab2 f282 	clz	r2, r2
 8000bcc:	b252      	sxtb	r2, r2
 8000bce:	f042 0220 	orr.w	r2, r2, #32
 8000bd2:	b252      	sxtb	r2, r2
 8000bd4:	b2d2      	uxtb	r2, r2
 8000bd6:	f002 021f 	and.w	r2, r2, #31
 8000bda:	2101      	movs	r1, #1
 8000bdc:	fa01 f202 	lsl.w	r2, r1, r2
 8000be0:	4013      	ands	r3, r2
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d007      	beq.n	8000bf6 <HAL_RCC_OscConfig+0x3d6>
 8000be6:	1d3b      	adds	r3, r7, #4
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	691b      	ldr	r3, [r3, #16]
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d002      	beq.n	8000bf6 <HAL_RCC_OscConfig+0x3d6>
      {
        return HAL_ERROR;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	f000 bcfc 	b.w	80015ee <HAL_RCC_OscConfig+0xdce>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bf6:	4ba0      	ldr	r3, [pc, #640]	; (8000e78 <HAL_RCC_OscConfig+0x658>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000bfe:	1d3b      	adds	r3, r7, #4
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	6959      	ldr	r1, [r3, #20]
 8000c04:	23f8      	movs	r3, #248	; 0xf8
 8000c06:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c0a:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8000c0e:	fa93 f3a3 	rbit	r3, r3
 8000c12:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 8000c16:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8000c1a:	fab3 f383 	clz	r3, r3
 8000c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c22:	4995      	ldr	r1, [pc, #596]	; (8000e78 <HAL_RCC_OscConfig+0x658>)
 8000c24:	4313      	orrs	r3, r2
 8000c26:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c28:	e0f5      	b.n	8000e16 <HAL_RCC_OscConfig+0x5f6>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c2a:	1d3b      	adds	r3, r7, #4
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	691b      	ldr	r3, [r3, #16]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	f000 8085 	beq.w	8000d40 <HAL_RCC_OscConfig+0x520>
 8000c36:	2301      	movs	r3, #1
 8000c38:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c3c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8000c40:	fa93 f3a3 	rbit	r3, r3
 8000c44:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 8000c48:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c4c:	fab3 f383 	clz	r3, r3
 8000c50:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000c54:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000c58:	009b      	lsls	r3, r3, #2
 8000c5a:	461a      	mov	r2, r3
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c60:	f7ff fb0c 	bl	800027c <HAL_GetTick>
 8000c64:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c68:	e00a      	b.n	8000c80 <HAL_RCC_OscConfig+0x460>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c6a:	f7ff fb07 	bl	800027c <HAL_GetTick>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000c74:	1ad3      	subs	r3, r2, r3
 8000c76:	2b02      	cmp	r3, #2
 8000c78:	d902      	bls.n	8000c80 <HAL_RCC_OscConfig+0x460>
          {
            return HAL_TIMEOUT;
 8000c7a:	2303      	movs	r3, #3
 8000c7c:	f000 bcb7 	b.w	80015ee <HAL_RCC_OscConfig+0xdce>
 8000c80:	2302      	movs	r3, #2
 8000c82:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c86:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8000c8a:	fa93 f3a3 	rbit	r3, r3
 8000c8e:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8000c92:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c96:	fab3 f383 	clz	r3, r3
 8000c9a:	b2db      	uxtb	r3, r3
 8000c9c:	095b      	lsrs	r3, r3, #5
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	f043 0301 	orr.w	r3, r3, #1
 8000ca4:	b2db      	uxtb	r3, r3
 8000ca6:	2b01      	cmp	r3, #1
 8000ca8:	d102      	bne.n	8000cb0 <HAL_RCC_OscConfig+0x490>
 8000caa:	4b73      	ldr	r3, [pc, #460]	; (8000e78 <HAL_RCC_OscConfig+0x658>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	e013      	b.n	8000cd8 <HAL_RCC_OscConfig+0x4b8>
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cb6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8000cba:	fa93 f3a3 	rbit	r3, r3
 8000cbe:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000cc8:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8000ccc:	fa93 f3a3 	rbit	r3, r3
 8000cd0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000cd4:	4b68      	ldr	r3, [pc, #416]	; (8000e78 <HAL_RCC_OscConfig+0x658>)
 8000cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cd8:	2202      	movs	r2, #2
 8000cda:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8000cde:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8000ce2:	fa92 f2a2 	rbit	r2, r2
 8000ce6:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 8000cea:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000cee:	fab2 f282 	clz	r2, r2
 8000cf2:	b252      	sxtb	r2, r2
 8000cf4:	f042 0220 	orr.w	r2, r2, #32
 8000cf8:	b252      	sxtb	r2, r2
 8000cfa:	b2d2      	uxtb	r2, r2
 8000cfc:	f002 021f 	and.w	r2, r2, #31
 8000d00:	2101      	movs	r1, #1
 8000d02:	fa01 f202 	lsl.w	r2, r1, r2
 8000d06:	4013      	ands	r3, r2
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d0ae      	beq.n	8000c6a <HAL_RCC_OscConfig+0x44a>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d0c:	4b5a      	ldr	r3, [pc, #360]	; (8000e78 <HAL_RCC_OscConfig+0x658>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	6959      	ldr	r1, [r3, #20]
 8000d1a:	23f8      	movs	r3, #248	; 0xf8
 8000d1c:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d20:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8000d24:	fa93 f3a3 	rbit	r3, r3
 8000d28:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8000d2c:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8000d30:	fab3 f383 	clz	r3, r3
 8000d34:	fa01 f303 	lsl.w	r3, r1, r3
 8000d38:	494f      	ldr	r1, [pc, #316]	; (8000e78 <HAL_RCC_OscConfig+0x658>)
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	600b      	str	r3, [r1, #0]
 8000d3e:	e06a      	b.n	8000e16 <HAL_RCC_OscConfig+0x5f6>
 8000d40:	2301      	movs	r3, #1
 8000d42:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d46:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8000d4a:	fa93 f3a3 	rbit	r3, r3
 8000d4e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8000d52:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d56:	fab3 f383 	clz	r3, r3
 8000d5a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000d5e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	461a      	mov	r2, r3
 8000d66:	2300      	movs	r3, #0
 8000d68:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d6a:	f7ff fa87 	bl	800027c <HAL_GetTick>
 8000d6e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000d72:	e00a      	b.n	8000d8a <HAL_RCC_OscConfig+0x56a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000d74:	f7ff fa82 	bl	800027c <HAL_GetTick>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	2b02      	cmp	r3, #2
 8000d82:	d902      	bls.n	8000d8a <HAL_RCC_OscConfig+0x56a>
          {
            return HAL_TIMEOUT;
 8000d84:	2303      	movs	r3, #3
 8000d86:	f000 bc32 	b.w	80015ee <HAL_RCC_OscConfig+0xdce>
 8000d8a:	2302      	movs	r3, #2
 8000d8c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d90:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000d94:	fa93 f3a3 	rbit	r3, r3
 8000d98:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 8000d9c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000da0:	fab3 f383 	clz	r3, r3
 8000da4:	b2db      	uxtb	r3, r3
 8000da6:	095b      	lsrs	r3, r3, #5
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	f043 0301 	orr.w	r3, r3, #1
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d102      	bne.n	8000dba <HAL_RCC_OscConfig+0x59a>
 8000db4:	4b30      	ldr	r3, [pc, #192]	; (8000e78 <HAL_RCC_OscConfig+0x658>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	e013      	b.n	8000de2 <HAL_RCC_OscConfig+0x5c2>
 8000dba:	2302      	movs	r3, #2
 8000dbc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dc0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8000dc4:	fa93 f3a3 	rbit	r3, r3
 8000dc8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8000dcc:	2302      	movs	r3, #2
 8000dce:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8000dd2:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8000dd6:	fa93 f3a3 	rbit	r3, r3
 8000dda:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8000dde:	4b26      	ldr	r3, [pc, #152]	; (8000e78 <HAL_RCC_OscConfig+0x658>)
 8000de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000de2:	2202      	movs	r2, #2
 8000de4:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8000de8:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8000dec:	fa92 f2a2 	rbit	r2, r2
 8000df0:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 8000df4:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8000df8:	fab2 f282 	clz	r2, r2
 8000dfc:	b252      	sxtb	r2, r2
 8000dfe:	f042 0220 	orr.w	r2, r2, #32
 8000e02:	b252      	sxtb	r2, r2
 8000e04:	b2d2      	uxtb	r2, r2
 8000e06:	f002 021f 	and.w	r2, r2, #31
 8000e0a:	2101      	movs	r1, #1
 8000e0c:	fa01 f202 	lsl.w	r2, r1, r2
 8000e10:	4013      	ands	r3, r2
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d1ae      	bne.n	8000d74 <HAL_RCC_OscConfig+0x554>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	f003 0308 	and.w	r3, r3, #8
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	f000 80d8 	beq.w	8000fd6 <HAL_RCC_OscConfig+0x7b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e26:	1d3b      	adds	r3, r7, #4
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	699b      	ldr	r3, [r3, #24]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d067      	beq.n	8000f00 <HAL_RCC_OscConfig+0x6e0>
 8000e30:	2301      	movs	r3, #1
 8000e32:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8000e3a:	fa93 f3a3 	rbit	r3, r3
 8000e3e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8000e42:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e46:	fab3 f383 	clz	r3, r3
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	4b0b      	ldr	r3, [pc, #44]	; (8000e7c <HAL_RCC_OscConfig+0x65c>)
 8000e4e:	4413      	add	r3, r2
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	461a      	mov	r2, r3
 8000e54:	2301      	movs	r3, #1
 8000e56:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e58:	f7ff fa10 	bl	800027c <HAL_GetTick>
 8000e5c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e60:	e00e      	b.n	8000e80 <HAL_RCC_OscConfig+0x660>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e62:	f7ff fa0b 	bl	800027c <HAL_GetTick>
 8000e66:	4602      	mov	r2, r0
 8000e68:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000e6c:	1ad3      	subs	r3, r2, r3
 8000e6e:	2b02      	cmp	r3, #2
 8000e70:	d906      	bls.n	8000e80 <HAL_RCC_OscConfig+0x660>
        {
          return HAL_TIMEOUT;
 8000e72:	2303      	movs	r3, #3
 8000e74:	e3bb      	b.n	80015ee <HAL_RCC_OscConfig+0xdce>
 8000e76:	bf00      	nop
 8000e78:	40021000 	.word	0x40021000
 8000e7c:	10908120 	.word	0x10908120
 8000e80:	2302      	movs	r3, #2
 8000e82:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000e8a:	fa93 f3a3 	rbit	r3, r3
 8000e8e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8000e92:	2302      	movs	r3, #2
 8000e94:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8000e98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000e9c:	fa93 f2a3 	rbit	r2, r3
 8000ea0:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8000ea4:	601a      	str	r2, [r3, #0]
 8000ea6:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000eaa:	2202      	movs	r2, #2
 8000eac:	601a      	str	r2, [r3, #0]
 8000eae:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	fa93 f2a3 	rbit	r2, r3
 8000eb8:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8000ebc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ebe:	4ba5      	ldr	r3, [pc, #660]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 8000ec0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ec2:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000ec6:	2102      	movs	r1, #2
 8000ec8:	6019      	str	r1, [r3, #0]
 8000eca:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	fa93 f1a3 	rbit	r1, r3
 8000ed4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000ed8:	6019      	str	r1, [r3, #0]
  return(result);
 8000eda:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	fab3 f383 	clz	r3, r3
 8000ee4:	b25b      	sxtb	r3, r3
 8000ee6:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000eea:	b25b      	sxtb	r3, r3
 8000eec:	b2db      	uxtb	r3, r3
 8000eee:	f003 031f 	and.w	r3, r3, #31
 8000ef2:	2101      	movs	r1, #1
 8000ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8000ef8:	4013      	ands	r3, r2
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d0b1      	beq.n	8000e62 <HAL_RCC_OscConfig+0x642>
 8000efe:	e06a      	b.n	8000fd6 <HAL_RCC_OscConfig+0x7b6>
 8000f00:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000f04:	2201      	movs	r2, #1
 8000f06:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f08:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	fa93 f2a3 	rbit	r2, r3
 8000f12:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000f16:	601a      	str	r2, [r3, #0]
  return(result);
 8000f18:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000f1c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f1e:	fab3 f383 	clz	r3, r3
 8000f22:	461a      	mov	r2, r3
 8000f24:	4b8c      	ldr	r3, [pc, #560]	; (8001158 <HAL_RCC_OscConfig+0x938>)
 8000f26:	4413      	add	r3, r2
 8000f28:	009b      	lsls	r3, r3, #2
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f30:	f7ff f9a4 	bl	800027c <HAL_GetTick>
 8000f34:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f38:	e009      	b.n	8000f4e <HAL_RCC_OscConfig+0x72e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f3a:	f7ff f99f 	bl	800027c <HAL_GetTick>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d901      	bls.n	8000f4e <HAL_RCC_OscConfig+0x72e>
        {
          return HAL_TIMEOUT;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	e34f      	b.n	80015ee <HAL_RCC_OscConfig+0xdce>
 8000f4e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000f52:	2202      	movs	r2, #2
 8000f54:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f56:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	fa93 f2a3 	rbit	r2, r3
 8000f60:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000f6a:	2202      	movs	r2, #2
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	fa93 f2a3 	rbit	r2, r3
 8000f78:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f82:	2202      	movs	r2, #2
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	fa93 f2a3 	rbit	r2, r3
 8000f90:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8000f94:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f96:	4b6f      	ldr	r3, [pc, #444]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 8000f98:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f9a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f9e:	2102      	movs	r1, #2
 8000fa0:	6019      	str	r1, [r3, #0]
 8000fa2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	fa93 f1a3 	rbit	r1, r3
 8000fac:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000fb0:	6019      	str	r1, [r3, #0]
  return(result);
 8000fb2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	fab3 f383 	clz	r3, r3
 8000fbc:	b25b      	sxtb	r3, r3
 8000fbe:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8000fc2:	b25b      	sxtb	r3, r3
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	f003 031f 	and.w	r3, r3, #31
 8000fca:	2101      	movs	r1, #1
 8000fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d1b1      	bne.n	8000f3a <HAL_RCC_OscConfig+0x71a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fd6:	1d3b      	adds	r3, r7, #4
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f003 0304 	and.w	r3, r3, #4
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	f000 8159 	beq.w	8001298 <HAL_RCC_OscConfig+0xa78>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fec:	4b59      	ldr	r3, [pc, #356]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 8000fee:	69db      	ldr	r3, [r3, #28]
 8000ff0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d112      	bne.n	800101e <HAL_RCC_OscConfig+0x7fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ff8:	4b56      	ldr	r3, [pc, #344]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 8000ffa:	69db      	ldr	r3, [r3, #28]
 8000ffc:	4a55      	ldr	r2, [pc, #340]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 8000ffe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001002:	61d3      	str	r3, [r2, #28]
 8001004:	4b53      	ldr	r3, [pc, #332]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 8001006:	69db      	ldr	r3, [r3, #28]
 8001008:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800100c:	f107 030c 	add.w	r3, r7, #12
 8001010:	601a      	str	r2, [r3, #0]
 8001012:	f107 030c 	add.w	r3, r7, #12
 8001016:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001018:	2301      	movs	r3, #1
 800101a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800101e:	4b4f      	ldr	r3, [pc, #316]	; (800115c <HAL_RCC_OscConfig+0x93c>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001026:	2b00      	cmp	r3, #0
 8001028:	d11a      	bne.n	8001060 <HAL_RCC_OscConfig+0x840>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800102a:	4b4c      	ldr	r3, [pc, #304]	; (800115c <HAL_RCC_OscConfig+0x93c>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	4a4b      	ldr	r2, [pc, #300]	; (800115c <HAL_RCC_OscConfig+0x93c>)
 8001030:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001034:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001036:	f7ff f921 	bl	800027c <HAL_GetTick>
 800103a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800103e:	e009      	b.n	8001054 <HAL_RCC_OscConfig+0x834>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001040:	f7ff f91c 	bl	800027c <HAL_GetTick>
 8001044:	4602      	mov	r2, r0
 8001046:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800104a:	1ad3      	subs	r3, r2, r3
 800104c:	2b64      	cmp	r3, #100	; 0x64
 800104e:	d901      	bls.n	8001054 <HAL_RCC_OscConfig+0x834>
        {
          return HAL_TIMEOUT;
 8001050:	2303      	movs	r3, #3
 8001052:	e2cc      	b.n	80015ee <HAL_RCC_OscConfig+0xdce>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001054:	4b41      	ldr	r3, [pc, #260]	; (800115c <HAL_RCC_OscConfig+0x93c>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800105c:	2b00      	cmp	r3, #0
 800105e:	d0ef      	beq.n	8001040 <HAL_RCC_OscConfig+0x820>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001060:	1d3b      	adds	r3, r7, #4
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	68db      	ldr	r3, [r3, #12]
 8001066:	2b01      	cmp	r3, #1
 8001068:	d106      	bne.n	8001078 <HAL_RCC_OscConfig+0x858>
 800106a:	4b3a      	ldr	r3, [pc, #232]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 800106c:	6a1b      	ldr	r3, [r3, #32]
 800106e:	4a39      	ldr	r2, [pc, #228]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 8001070:	f043 0301 	orr.w	r3, r3, #1
 8001074:	6213      	str	r3, [r2, #32]
 8001076:	e02f      	b.n	80010d8 <HAL_RCC_OscConfig+0x8b8>
 8001078:	1d3b      	adds	r3, r7, #4
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	68db      	ldr	r3, [r3, #12]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d10c      	bne.n	800109c <HAL_RCC_OscConfig+0x87c>
 8001082:	4b34      	ldr	r3, [pc, #208]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 8001084:	6a1b      	ldr	r3, [r3, #32]
 8001086:	4a33      	ldr	r2, [pc, #204]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 8001088:	f023 0301 	bic.w	r3, r3, #1
 800108c:	6213      	str	r3, [r2, #32]
 800108e:	4b31      	ldr	r3, [pc, #196]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 8001090:	6a1b      	ldr	r3, [r3, #32]
 8001092:	4a30      	ldr	r2, [pc, #192]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 8001094:	f023 0304 	bic.w	r3, r3, #4
 8001098:	6213      	str	r3, [r2, #32]
 800109a:	e01d      	b.n	80010d8 <HAL_RCC_OscConfig+0x8b8>
 800109c:	1d3b      	adds	r3, r7, #4
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	68db      	ldr	r3, [r3, #12]
 80010a2:	2b05      	cmp	r3, #5
 80010a4:	d10c      	bne.n	80010c0 <HAL_RCC_OscConfig+0x8a0>
 80010a6:	4b2b      	ldr	r3, [pc, #172]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 80010a8:	6a1b      	ldr	r3, [r3, #32]
 80010aa:	4a2a      	ldr	r2, [pc, #168]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 80010ac:	f043 0304 	orr.w	r3, r3, #4
 80010b0:	6213      	str	r3, [r2, #32]
 80010b2:	4b28      	ldr	r3, [pc, #160]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 80010b4:	6a1b      	ldr	r3, [r3, #32]
 80010b6:	4a27      	ldr	r2, [pc, #156]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 80010b8:	f043 0301 	orr.w	r3, r3, #1
 80010bc:	6213      	str	r3, [r2, #32]
 80010be:	e00b      	b.n	80010d8 <HAL_RCC_OscConfig+0x8b8>
 80010c0:	4b24      	ldr	r3, [pc, #144]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 80010c2:	6a1b      	ldr	r3, [r3, #32]
 80010c4:	4a23      	ldr	r2, [pc, #140]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 80010c6:	f023 0301 	bic.w	r3, r3, #1
 80010ca:	6213      	str	r3, [r2, #32]
 80010cc:	4b21      	ldr	r3, [pc, #132]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 80010ce:	6a1b      	ldr	r3, [r3, #32]
 80010d0:	4a20      	ldr	r2, [pc, #128]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 80010d2:	f023 0304 	bic.w	r3, r3, #4
 80010d6:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010d8:	1d3b      	adds	r3, r7, #4
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	68db      	ldr	r3, [r3, #12]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d06b      	beq.n	80011ba <HAL_RCC_OscConfig+0x99a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010e2:	f7ff f8cb 	bl	800027c <HAL_GetTick>
 80010e6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010ea:	e00b      	b.n	8001104 <HAL_RCC_OscConfig+0x8e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010ec:	f7ff f8c6 	bl	800027c <HAL_GetTick>
 80010f0:	4602      	mov	r2, r0
 80010f2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010f6:	1ad3      	subs	r3, r2, r3
 80010f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d901      	bls.n	8001104 <HAL_RCC_OscConfig+0x8e4>
        {
          return HAL_TIMEOUT;
 8001100:	2303      	movs	r3, #3
 8001102:	e274      	b.n	80015ee <HAL_RCC_OscConfig+0xdce>
 8001104:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001108:	2202      	movs	r2, #2
 800110a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800110c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	fa93 f2a3 	rbit	r2, r3
 8001116:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800111a:	601a      	str	r2, [r3, #0]
 800111c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001120:	2202      	movs	r2, #2
 8001122:	601a      	str	r2, [r3, #0]
 8001124:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	fa93 f2a3 	rbit	r2, r3
 800112e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001132:	601a      	str	r2, [r3, #0]
  return(result);
 8001134:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001138:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800113a:	fab3 f383 	clz	r3, r3
 800113e:	b2db      	uxtb	r3, r3
 8001140:	095b      	lsrs	r3, r3, #5
 8001142:	b2db      	uxtb	r3, r3
 8001144:	f043 0302 	orr.w	r3, r3, #2
 8001148:	b2db      	uxtb	r3, r3
 800114a:	2b02      	cmp	r3, #2
 800114c:	d108      	bne.n	8001160 <HAL_RCC_OscConfig+0x940>
 800114e:	4b01      	ldr	r3, [pc, #4]	; (8001154 <HAL_RCC_OscConfig+0x934>)
 8001150:	6a1b      	ldr	r3, [r3, #32]
 8001152:	e013      	b.n	800117c <HAL_RCC_OscConfig+0x95c>
 8001154:	40021000 	.word	0x40021000
 8001158:	10908120 	.word	0x10908120
 800115c:	40007000 	.word	0x40007000
 8001160:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001164:	2202      	movs	r2, #2
 8001166:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001168:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	fa93 f2a3 	rbit	r2, r3
 8001172:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001176:	601a      	str	r2, [r3, #0]
 8001178:	4bbb      	ldr	r3, [pc, #748]	; (8001468 <HAL_RCC_OscConfig+0xc48>)
 800117a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117c:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001180:	2102      	movs	r1, #2
 8001182:	6011      	str	r1, [r2, #0]
 8001184:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001188:	6812      	ldr	r2, [r2, #0]
 800118a:	fa92 f1a2 	rbit	r1, r2
 800118e:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001192:	6011      	str	r1, [r2, #0]
  return(result);
 8001194:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001198:	6812      	ldr	r2, [r2, #0]
 800119a:	fab2 f282 	clz	r2, r2
 800119e:	b252      	sxtb	r2, r2
 80011a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80011a4:	b252      	sxtb	r2, r2
 80011a6:	b2d2      	uxtb	r2, r2
 80011a8:	f002 021f 	and.w	r2, r2, #31
 80011ac:	2101      	movs	r1, #1
 80011ae:	fa01 f202 	lsl.w	r2, r1, r2
 80011b2:	4013      	ands	r3, r2
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d099      	beq.n	80010ec <HAL_RCC_OscConfig+0x8cc>
 80011b8:	e064      	b.n	8001284 <HAL_RCC_OscConfig+0xa64>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011ba:	f7ff f85f 	bl	800027c <HAL_GetTick>
 80011be:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011c2:	e00b      	b.n	80011dc <HAL_RCC_OscConfig+0x9bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011c4:	f7ff f85a 	bl	800027c <HAL_GetTick>
 80011c8:	4602      	mov	r2, r0
 80011ca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80011d4:	4293      	cmp	r3, r2
 80011d6:	d901      	bls.n	80011dc <HAL_RCC_OscConfig+0x9bc>
        {
          return HAL_TIMEOUT;
 80011d8:	2303      	movs	r3, #3
 80011da:	e208      	b.n	80015ee <HAL_RCC_OscConfig+0xdce>
 80011dc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011e0:	2202      	movs	r2, #2
 80011e2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011e4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	fa93 f2a3 	rbit	r2, r3
 80011ee:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80011f8:	2202      	movs	r2, #2
 80011fa:	601a      	str	r2, [r3, #0]
 80011fc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	fa93 f2a3 	rbit	r2, r3
 8001206:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800120a:	601a      	str	r2, [r3, #0]
  return(result);
 800120c:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001210:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001212:	fab3 f383 	clz	r3, r3
 8001216:	b2db      	uxtb	r3, r3
 8001218:	095b      	lsrs	r3, r3, #5
 800121a:	b2db      	uxtb	r3, r3
 800121c:	f043 0302 	orr.w	r3, r3, #2
 8001220:	b2db      	uxtb	r3, r3
 8001222:	2b02      	cmp	r3, #2
 8001224:	d102      	bne.n	800122c <HAL_RCC_OscConfig+0xa0c>
 8001226:	4b90      	ldr	r3, [pc, #576]	; (8001468 <HAL_RCC_OscConfig+0xc48>)
 8001228:	6a1b      	ldr	r3, [r3, #32]
 800122a:	e00d      	b.n	8001248 <HAL_RCC_OscConfig+0xa28>
 800122c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001230:	2202      	movs	r2, #2
 8001232:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001234:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	fa93 f2a3 	rbit	r2, r3
 800123e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	4b88      	ldr	r3, [pc, #544]	; (8001468 <HAL_RCC_OscConfig+0xc48>)
 8001246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001248:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800124c:	2102      	movs	r1, #2
 800124e:	6011      	str	r1, [r2, #0]
 8001250:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001254:	6812      	ldr	r2, [r2, #0]
 8001256:	fa92 f1a2 	rbit	r1, r2
 800125a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800125e:	6011      	str	r1, [r2, #0]
  return(result);
 8001260:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001264:	6812      	ldr	r2, [r2, #0]
 8001266:	fab2 f282 	clz	r2, r2
 800126a:	b252      	sxtb	r2, r2
 800126c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001270:	b252      	sxtb	r2, r2
 8001272:	b2d2      	uxtb	r2, r2
 8001274:	f002 021f 	and.w	r2, r2, #31
 8001278:	2101      	movs	r1, #1
 800127a:	fa01 f202 	lsl.w	r2, r1, r2
 800127e:	4013      	ands	r3, r2
 8001280:	2b00      	cmp	r3, #0
 8001282:	d19f      	bne.n	80011c4 <HAL_RCC_OscConfig+0x9a4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001284:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001288:	2b01      	cmp	r3, #1
 800128a:	d105      	bne.n	8001298 <HAL_RCC_OscConfig+0xa78>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800128c:	4b76      	ldr	r3, [pc, #472]	; (8001468 <HAL_RCC_OscConfig+0xc48>)
 800128e:	69db      	ldr	r3, [r3, #28]
 8001290:	4a75      	ldr	r2, [pc, #468]	; (8001468 <HAL_RCC_OscConfig+0xc48>)
 8001292:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001296:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001298:	1d3b      	adds	r3, r7, #4
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	69db      	ldr	r3, [r3, #28]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	f000 81a4 	beq.w	80015ec <HAL_RCC_OscConfig+0xdcc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012a4:	4b70      	ldr	r3, [pc, #448]	; (8001468 <HAL_RCC_OscConfig+0xc48>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f003 030c 	and.w	r3, r3, #12
 80012ac:	2b08      	cmp	r3, #8
 80012ae:	f000 819b 	beq.w	80015e8 <HAL_RCC_OscConfig+0xdc8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012b2:	1d3b      	adds	r3, r7, #4
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	69db      	ldr	r3, [r3, #28]
 80012b8:	2b02      	cmp	r3, #2
 80012ba:	f040 8113 	bne.w	80014e4 <HAL_RCC_OscConfig+0xcc4>
 80012be:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80012c2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80012c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012c8:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	fa93 f2a3 	rbit	r2, r3
 80012d2:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80012d6:	601a      	str	r2, [r3, #0]
  return(result);
 80012d8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80012dc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012de:	fab3 f383 	clz	r3, r3
 80012e2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80012e6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	461a      	mov	r2, r3
 80012ee:	2300      	movs	r3, #0
 80012f0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012f2:	f7fe ffc3 	bl	800027c <HAL_GetTick>
 80012f6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012fa:	e009      	b.n	8001310 <HAL_RCC_OscConfig+0xaf0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012fc:	f7fe ffbe 	bl	800027c <HAL_GetTick>
 8001300:	4602      	mov	r2, r0
 8001302:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	2b02      	cmp	r3, #2
 800130a:	d901      	bls.n	8001310 <HAL_RCC_OscConfig+0xaf0>
          {
            return HAL_TIMEOUT;
 800130c:	2303      	movs	r3, #3
 800130e:	e16e      	b.n	80015ee <HAL_RCC_OscConfig+0xdce>
 8001310:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001314:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001318:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800131a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	fa93 f2a3 	rbit	r2, r3
 8001324:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001328:	601a      	str	r2, [r3, #0]
  return(result);
 800132a:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800132e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001330:	fab3 f383 	clz	r3, r3
 8001334:	b2db      	uxtb	r3, r3
 8001336:	095b      	lsrs	r3, r3, #5
 8001338:	b2db      	uxtb	r3, r3
 800133a:	f043 0301 	orr.w	r3, r3, #1
 800133e:	b2db      	uxtb	r3, r3
 8001340:	2b01      	cmp	r3, #1
 8001342:	d102      	bne.n	800134a <HAL_RCC_OscConfig+0xb2a>
 8001344:	4b48      	ldr	r3, [pc, #288]	; (8001468 <HAL_RCC_OscConfig+0xc48>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	e01b      	b.n	8001382 <HAL_RCC_OscConfig+0xb62>
 800134a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800134e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001352:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001354:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	fa93 f2a3 	rbit	r2, r3
 800135e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001368:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800136c:	601a      	str	r2, [r3, #0]
 800136e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	fa93 f2a3 	rbit	r2, r3
 8001378:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800137c:	601a      	str	r2, [r3, #0]
 800137e:	4b3a      	ldr	r3, [pc, #232]	; (8001468 <HAL_RCC_OscConfig+0xc48>)
 8001380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001382:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001386:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800138a:	6011      	str	r1, [r2, #0]
 800138c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001390:	6812      	ldr	r2, [r2, #0]
 8001392:	fa92 f1a2 	rbit	r1, r2
 8001396:	f107 0260 	add.w	r2, r7, #96	; 0x60
 800139a:	6011      	str	r1, [r2, #0]
  return(result);
 800139c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80013a0:	6812      	ldr	r2, [r2, #0]
 80013a2:	fab2 f282 	clz	r2, r2
 80013a6:	b252      	sxtb	r2, r2
 80013a8:	f042 0220 	orr.w	r2, r2, #32
 80013ac:	b252      	sxtb	r2, r2
 80013ae:	b2d2      	uxtb	r2, r2
 80013b0:	f002 021f 	and.w	r2, r2, #31
 80013b4:	2101      	movs	r1, #1
 80013b6:	fa01 f202 	lsl.w	r2, r1, r2
 80013ba:	4013      	ands	r3, r2
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d19d      	bne.n	80012fc <HAL_RCC_OscConfig+0xadc>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013c0:	4b29      	ldr	r3, [pc, #164]	; (8001468 <HAL_RCC_OscConfig+0xc48>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80013c8:	1d3b      	adds	r3, r7, #4
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80013ce:	1d3b      	adds	r3, r7, #4
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6a1b      	ldr	r3, [r3, #32]
 80013d4:	430b      	orrs	r3, r1
 80013d6:	4924      	ldr	r1, [pc, #144]	; (8001468 <HAL_RCC_OscConfig+0xc48>)
 80013d8:	4313      	orrs	r3, r2
 80013da:	604b      	str	r3, [r1, #4]
 80013dc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013e0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80013e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013e6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	fa93 f2a3 	rbit	r2, r3
 80013f0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80013f4:	601a      	str	r2, [r3, #0]
  return(result);
 80013f6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80013fa:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80013fc:	fab3 f383 	clz	r3, r3
 8001400:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001404:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	461a      	mov	r2, r3
 800140c:	2301      	movs	r3, #1
 800140e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001410:	f7fe ff34 	bl	800027c <HAL_GetTick>
 8001414:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001418:	e009      	b.n	800142e <HAL_RCC_OscConfig+0xc0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800141a:	f7fe ff2f 	bl	800027c <HAL_GetTick>
 800141e:	4602      	mov	r2, r0
 8001420:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	2b02      	cmp	r3, #2
 8001428:	d901      	bls.n	800142e <HAL_RCC_OscConfig+0xc0e>
          {
            return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e0df      	b.n	80015ee <HAL_RCC_OscConfig+0xdce>
 800142e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001432:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001436:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001438:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	fa93 f2a3 	rbit	r2, r3
 8001442:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001446:	601a      	str	r2, [r3, #0]
  return(result);
 8001448:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800144c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800144e:	fab3 f383 	clz	r3, r3
 8001452:	b2db      	uxtb	r3, r3
 8001454:	095b      	lsrs	r3, r3, #5
 8001456:	b2db      	uxtb	r3, r3
 8001458:	f043 0301 	orr.w	r3, r3, #1
 800145c:	b2db      	uxtb	r3, r3
 800145e:	2b01      	cmp	r3, #1
 8001460:	d104      	bne.n	800146c <HAL_RCC_OscConfig+0xc4c>
 8001462:	4b01      	ldr	r3, [pc, #4]	; (8001468 <HAL_RCC_OscConfig+0xc48>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	e01d      	b.n	80014a4 <HAL_RCC_OscConfig+0xc84>
 8001468:	40021000 	.word	0x40021000
 800146c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001470:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001474:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001476:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	fa93 f2a3 	rbit	r2, r3
 8001480:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800148a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800148e:	601a      	str	r2, [r3, #0]
 8001490:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	fa93 f2a3 	rbit	r2, r3
 800149a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	4b55      	ldr	r3, [pc, #340]	; (80015f8 <HAL_RCC_OscConfig+0xdd8>)
 80014a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a4:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80014a8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80014ac:	6011      	str	r1, [r2, #0]
 80014ae:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80014b2:	6812      	ldr	r2, [r2, #0]
 80014b4:	fa92 f1a2 	rbit	r1, r2
 80014b8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80014bc:	6011      	str	r1, [r2, #0]
  return(result);
 80014be:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80014c2:	6812      	ldr	r2, [r2, #0]
 80014c4:	fab2 f282 	clz	r2, r2
 80014c8:	b252      	sxtb	r2, r2
 80014ca:	f042 0220 	orr.w	r2, r2, #32
 80014ce:	b252      	sxtb	r2, r2
 80014d0:	b2d2      	uxtb	r2, r2
 80014d2:	f002 021f 	and.w	r2, r2, #31
 80014d6:	2101      	movs	r1, #1
 80014d8:	fa01 f202 	lsl.w	r2, r1, r2
 80014dc:	4013      	ands	r3, r2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d09b      	beq.n	800141a <HAL_RCC_OscConfig+0xbfa>
 80014e2:	e083      	b.n	80015ec <HAL_RCC_OscConfig+0xdcc>
 80014e4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80014e8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80014ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ee:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	fa93 f2a3 	rbit	r2, r3
 80014f8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014fc:	601a      	str	r2, [r3, #0]
  return(result);
 80014fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001502:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001504:	fab3 f383 	clz	r3, r3
 8001508:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800150c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	461a      	mov	r2, r3
 8001514:	2300      	movs	r3, #0
 8001516:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001518:	f7fe feb0 	bl	800027c <HAL_GetTick>
 800151c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001520:	e009      	b.n	8001536 <HAL_RCC_OscConfig+0xd16>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001522:	f7fe feab 	bl	800027c <HAL_GetTick>
 8001526:	4602      	mov	r2, r0
 8001528:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	2b02      	cmp	r3, #2
 8001530:	d901      	bls.n	8001536 <HAL_RCC_OscConfig+0xd16>
          {
            return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e05b      	b.n	80015ee <HAL_RCC_OscConfig+0xdce>
 8001536:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800153a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800153e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001540:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	fa93 f2a3 	rbit	r2, r3
 800154a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800154e:	601a      	str	r2, [r3, #0]
  return(result);
 8001550:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001554:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001556:	fab3 f383 	clz	r3, r3
 800155a:	b2db      	uxtb	r3, r3
 800155c:	095b      	lsrs	r3, r3, #5
 800155e:	b2db      	uxtb	r3, r3
 8001560:	f043 0301 	orr.w	r3, r3, #1
 8001564:	b2db      	uxtb	r3, r3
 8001566:	2b01      	cmp	r3, #1
 8001568:	d102      	bne.n	8001570 <HAL_RCC_OscConfig+0xd50>
 800156a:	4b23      	ldr	r3, [pc, #140]	; (80015f8 <HAL_RCC_OscConfig+0xdd8>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	e01b      	b.n	80015a8 <HAL_RCC_OscConfig+0xd88>
 8001570:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001574:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001578:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800157a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	fa93 f2a3 	rbit	r2, r3
 8001584:	f107 0320 	add.w	r3, r7, #32
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	f107 031c 	add.w	r3, r7, #28
 800158e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	f107 031c 	add.w	r3, r7, #28
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	fa93 f2a3 	rbit	r2, r3
 800159e:	f107 0318 	add.w	r3, r7, #24
 80015a2:	601a      	str	r2, [r3, #0]
 80015a4:	4b14      	ldr	r3, [pc, #80]	; (80015f8 <HAL_RCC_OscConfig+0xdd8>)
 80015a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015a8:	f107 0214 	add.w	r2, r7, #20
 80015ac:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80015b0:	6011      	str	r1, [r2, #0]
 80015b2:	f107 0214 	add.w	r2, r7, #20
 80015b6:	6812      	ldr	r2, [r2, #0]
 80015b8:	fa92 f1a2 	rbit	r1, r2
 80015bc:	f107 0210 	add.w	r2, r7, #16
 80015c0:	6011      	str	r1, [r2, #0]
  return(result);
 80015c2:	f107 0210 	add.w	r2, r7, #16
 80015c6:	6812      	ldr	r2, [r2, #0]
 80015c8:	fab2 f282 	clz	r2, r2
 80015cc:	b252      	sxtb	r2, r2
 80015ce:	f042 0220 	orr.w	r2, r2, #32
 80015d2:	b252      	sxtb	r2, r2
 80015d4:	b2d2      	uxtb	r2, r2
 80015d6:	f002 021f 	and.w	r2, r2, #31
 80015da:	2101      	movs	r1, #1
 80015dc:	fa01 f202 	lsl.w	r2, r1, r2
 80015e0:	4013      	ands	r3, r2
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d19d      	bne.n	8001522 <HAL_RCC_OscConfig+0xd02>
 80015e6:	e001      	b.n	80015ec <HAL_RCC_OscConfig+0xdcc>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
 80015ea:	e000      	b.n	80015ee <HAL_RCC_OscConfig+0xdce>
    }
  }
  
  return HAL_OK;
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40021000 	.word	0x40021000

080015fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b09e      	sub	sp, #120	; 0x78
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
 8001604:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001606:	2300      	movs	r3, #0
 8001608:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d101      	bne.n	8001614 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001610:	2301      	movs	r3, #1
 8001612:	e164      	b.n	80018de <HAL_RCC_ClockConfig+0x2e2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001614:	4b92      	ldr	r3, [pc, #584]	; (8001860 <HAL_RCC_ClockConfig+0x264>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f003 0307 	and.w	r3, r3, #7
 800161c:	683a      	ldr	r2, [r7, #0]
 800161e:	429a      	cmp	r2, r3
 8001620:	d910      	bls.n	8001644 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001622:	4b8f      	ldr	r3, [pc, #572]	; (8001860 <HAL_RCC_ClockConfig+0x264>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	f023 0207 	bic.w	r2, r3, #7
 800162a:	498d      	ldr	r1, [pc, #564]	; (8001860 <HAL_RCC_ClockConfig+0x264>)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	4313      	orrs	r3, r2
 8001630:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001632:	4b8b      	ldr	r3, [pc, #556]	; (8001860 <HAL_RCC_ClockConfig+0x264>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	683a      	ldr	r2, [r7, #0]
 800163c:	429a      	cmp	r2, r3
 800163e:	d001      	beq.n	8001644 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001640:	2301      	movs	r3, #1
 8001642:	e14c      	b.n	80018de <HAL_RCC_ClockConfig+0x2e2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 0302 	and.w	r3, r3, #2
 800164c:	2b00      	cmp	r3, #0
 800164e:	d008      	beq.n	8001662 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001650:	4b84      	ldr	r3, [pc, #528]	; (8001864 <HAL_RCC_ClockConfig+0x268>)
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	4981      	ldr	r1, [pc, #516]	; (8001864 <HAL_RCC_ClockConfig+0x268>)
 800165e:	4313      	orrs	r3, r2
 8001660:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	2b00      	cmp	r3, #0
 800166c:	f000 80df 	beq.w	800182e <HAL_RCC_ClockConfig+0x232>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	2b01      	cmp	r3, #1
 8001676:	d13d      	bne.n	80016f4 <HAL_RCC_ClockConfig+0xf8>
 8001678:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800167c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800167e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001680:	fa93 f3a3 	rbit	r3, r3
 8001684:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 8001686:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001688:	fab3 f383 	clz	r3, r3
 800168c:	b2db      	uxtb	r3, r3
 800168e:	095b      	lsrs	r3, r3, #5
 8001690:	b2db      	uxtb	r3, r3
 8001692:	f043 0301 	orr.w	r3, r3, #1
 8001696:	b2db      	uxtb	r3, r3
 8001698:	2b01      	cmp	r3, #1
 800169a:	d102      	bne.n	80016a2 <HAL_RCC_ClockConfig+0xa6>
 800169c:	4b71      	ldr	r3, [pc, #452]	; (8001864 <HAL_RCC_ClockConfig+0x268>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	e00f      	b.n	80016c2 <HAL_RCC_ClockConfig+0xc6>
 80016a2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016a6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016a8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80016aa:	fa93 f3a3 	rbit	r3, r3
 80016ae:	667b      	str	r3, [r7, #100]	; 0x64
 80016b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80016b4:	663b      	str	r3, [r7, #96]	; 0x60
 80016b6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80016b8:	fa93 f3a3 	rbit	r3, r3
 80016bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80016be:	4b69      	ldr	r3, [pc, #420]	; (8001864 <HAL_RCC_ClockConfig+0x268>)
 80016c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016c2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80016c6:	65ba      	str	r2, [r7, #88]	; 0x58
 80016c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80016ca:	fa92 f2a2 	rbit	r2, r2
 80016ce:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 80016d0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80016d2:	fab2 f282 	clz	r2, r2
 80016d6:	b252      	sxtb	r2, r2
 80016d8:	f042 0220 	orr.w	r2, r2, #32
 80016dc:	b252      	sxtb	r2, r2
 80016de:	b2d2      	uxtb	r2, r2
 80016e0:	f002 021f 	and.w	r2, r2, #31
 80016e4:	2101      	movs	r1, #1
 80016e6:	fa01 f202 	lsl.w	r2, r1, r2
 80016ea:	4013      	ands	r3, r2
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d17d      	bne.n	80017ec <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e0f4      	b.n	80018de <HAL_RCC_ClockConfig+0x2e2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	2b02      	cmp	r3, #2
 80016fa:	d13d      	bne.n	8001778 <HAL_RCC_ClockConfig+0x17c>
 80016fc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001700:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001702:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001704:	fa93 f3a3 	rbit	r3, r3
 8001708:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 800170a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800170c:	fab3 f383 	clz	r3, r3
 8001710:	b2db      	uxtb	r3, r3
 8001712:	095b      	lsrs	r3, r3, #5
 8001714:	b2db      	uxtb	r3, r3
 8001716:	f043 0301 	orr.w	r3, r3, #1
 800171a:	b2db      	uxtb	r3, r3
 800171c:	2b01      	cmp	r3, #1
 800171e:	d102      	bne.n	8001726 <HAL_RCC_ClockConfig+0x12a>
 8001720:	4b50      	ldr	r3, [pc, #320]	; (8001864 <HAL_RCC_ClockConfig+0x268>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	e00f      	b.n	8001746 <HAL_RCC_ClockConfig+0x14a>
 8001726:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800172a:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800172c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800172e:	fa93 f3a3 	rbit	r3, r3
 8001732:	647b      	str	r3, [r7, #68]	; 0x44
 8001734:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001738:	643b      	str	r3, [r7, #64]	; 0x40
 800173a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800173c:	fa93 f3a3 	rbit	r3, r3
 8001740:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001742:	4b48      	ldr	r3, [pc, #288]	; (8001864 <HAL_RCC_ClockConfig+0x268>)
 8001744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001746:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800174a:	63ba      	str	r2, [r7, #56]	; 0x38
 800174c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800174e:	fa92 f2a2 	rbit	r2, r2
 8001752:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 8001754:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001756:	fab2 f282 	clz	r2, r2
 800175a:	b252      	sxtb	r2, r2
 800175c:	f042 0220 	orr.w	r2, r2, #32
 8001760:	b252      	sxtb	r2, r2
 8001762:	b2d2      	uxtb	r2, r2
 8001764:	f002 021f 	and.w	r2, r2, #31
 8001768:	2101      	movs	r1, #1
 800176a:	fa01 f202 	lsl.w	r2, r1, r2
 800176e:	4013      	ands	r3, r2
 8001770:	2b00      	cmp	r3, #0
 8001772:	d13b      	bne.n	80017ec <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 8001774:	2301      	movs	r3, #1
 8001776:	e0b2      	b.n	80018de <HAL_RCC_ClockConfig+0x2e2>
 8001778:	2302      	movs	r3, #2
 800177a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800177c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800177e:	fa93 f3a3 	rbit	r3, r3
 8001782:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8001784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001786:	fab3 f383 	clz	r3, r3
 800178a:	b2db      	uxtb	r3, r3
 800178c:	095b      	lsrs	r3, r3, #5
 800178e:	b2db      	uxtb	r3, r3
 8001790:	f043 0301 	orr.w	r3, r3, #1
 8001794:	b2db      	uxtb	r3, r3
 8001796:	2b01      	cmp	r3, #1
 8001798:	d102      	bne.n	80017a0 <HAL_RCC_ClockConfig+0x1a4>
 800179a:	4b32      	ldr	r3, [pc, #200]	; (8001864 <HAL_RCC_ClockConfig+0x268>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	e00d      	b.n	80017bc <HAL_RCC_ClockConfig+0x1c0>
 80017a0:	2302      	movs	r3, #2
 80017a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017a6:	fa93 f3a3 	rbit	r3, r3
 80017aa:	627b      	str	r3, [r7, #36]	; 0x24
 80017ac:	2302      	movs	r3, #2
 80017ae:	623b      	str	r3, [r7, #32]
 80017b0:	6a3b      	ldr	r3, [r7, #32]
 80017b2:	fa93 f3a3 	rbit	r3, r3
 80017b6:	61fb      	str	r3, [r7, #28]
 80017b8:	4b2a      	ldr	r3, [pc, #168]	; (8001864 <HAL_RCC_ClockConfig+0x268>)
 80017ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017bc:	2202      	movs	r2, #2
 80017be:	61ba      	str	r2, [r7, #24]
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	fa92 f2a2 	rbit	r2, r2
 80017c6:	617a      	str	r2, [r7, #20]
  return(result);
 80017c8:	697a      	ldr	r2, [r7, #20]
 80017ca:	fab2 f282 	clz	r2, r2
 80017ce:	b252      	sxtb	r2, r2
 80017d0:	f042 0220 	orr.w	r2, r2, #32
 80017d4:	b252      	sxtb	r2, r2
 80017d6:	b2d2      	uxtb	r2, r2
 80017d8:	f002 021f 	and.w	r2, r2, #31
 80017dc:	2101      	movs	r1, #1
 80017de:	fa01 f202 	lsl.w	r2, r1, r2
 80017e2:	4013      	ands	r3, r2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d101      	bne.n	80017ec <HAL_RCC_ClockConfig+0x1f0>
      {
        return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e078      	b.n	80018de <HAL_RCC_ClockConfig+0x2e2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017ec:	4b1d      	ldr	r3, [pc, #116]	; (8001864 <HAL_RCC_ClockConfig+0x268>)
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f023 0203 	bic.w	r2, r3, #3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	491a      	ldr	r1, [pc, #104]	; (8001864 <HAL_RCC_ClockConfig+0x268>)
 80017fa:	4313      	orrs	r3, r2
 80017fc:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017fe:	f7fe fd3d 	bl	800027c <HAL_GetTick>
 8001802:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001804:	e00a      	b.n	800181c <HAL_RCC_ClockConfig+0x220>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001806:	f7fe fd39 	bl	800027c <HAL_GetTick>
 800180a:	4602      	mov	r2, r0
 800180c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800180e:	1ad3      	subs	r3, r2, r3
 8001810:	f241 3288 	movw	r2, #5000	; 0x1388
 8001814:	4293      	cmp	r3, r2
 8001816:	d901      	bls.n	800181c <HAL_RCC_ClockConfig+0x220>
      {
        return HAL_TIMEOUT;
 8001818:	2303      	movs	r3, #3
 800181a:	e060      	b.n	80018de <HAL_RCC_ClockConfig+0x2e2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800181c:	4b11      	ldr	r3, [pc, #68]	; (8001864 <HAL_RCC_ClockConfig+0x268>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f003 020c 	and.w	r2, r3, #12
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	009b      	lsls	r3, r3, #2
 800182a:	429a      	cmp	r2, r3
 800182c:	d1eb      	bne.n	8001806 <HAL_RCC_ClockConfig+0x20a>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800182e:	4b0c      	ldr	r3, [pc, #48]	; (8001860 <HAL_RCC_ClockConfig+0x264>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0307 	and.w	r3, r3, #7
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	429a      	cmp	r2, r3
 800183a:	d215      	bcs.n	8001868 <HAL_RCC_ClockConfig+0x26c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800183c:	4b08      	ldr	r3, [pc, #32]	; (8001860 <HAL_RCC_ClockConfig+0x264>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f023 0207 	bic.w	r2, r3, #7
 8001844:	4906      	ldr	r1, [pc, #24]	; (8001860 <HAL_RCC_ClockConfig+0x264>)
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	4313      	orrs	r3, r2
 800184a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800184c:	4b04      	ldr	r3, [pc, #16]	; (8001860 <HAL_RCC_ClockConfig+0x264>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f003 0307 	and.w	r3, r3, #7
 8001854:	683a      	ldr	r2, [r7, #0]
 8001856:	429a      	cmp	r2, r3
 8001858:	d006      	beq.n	8001868 <HAL_RCC_ClockConfig+0x26c>
    {
      return HAL_ERROR;
 800185a:	2301      	movs	r3, #1
 800185c:	e03f      	b.n	80018de <HAL_RCC_ClockConfig+0x2e2>
 800185e:	bf00      	nop
 8001860:	40022000 	.word	0x40022000
 8001864:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0304 	and.w	r3, r3, #4
 8001870:	2b00      	cmp	r3, #0
 8001872:	d008      	beq.n	8001886 <HAL_RCC_ClockConfig+0x28a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001874:	4b1c      	ldr	r3, [pc, #112]	; (80018e8 <HAL_RCC_ClockConfig+0x2ec>)
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	4919      	ldr	r1, [pc, #100]	; (80018e8 <HAL_RCC_ClockConfig+0x2ec>)
 8001882:	4313      	orrs	r3, r2
 8001884:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0308 	and.w	r3, r3, #8
 800188e:	2b00      	cmp	r3, #0
 8001890:	d009      	beq.n	80018a6 <HAL_RCC_ClockConfig+0x2aa>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001892:	4b15      	ldr	r3, [pc, #84]	; (80018e8 <HAL_RCC_ClockConfig+0x2ec>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	691b      	ldr	r3, [r3, #16]
 800189e:	00db      	lsls	r3, r3, #3
 80018a0:	4911      	ldr	r1, [pc, #68]	; (80018e8 <HAL_RCC_ClockConfig+0x2ec>)
 80018a2:	4313      	orrs	r3, r2
 80018a4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80018a6:	f000 f825 	bl	80018f4 <HAL_RCC_GetSysClockFreq>
 80018aa:	4601      	mov	r1, r0
 80018ac:	4b0e      	ldr	r3, [pc, #56]	; (80018e8 <HAL_RCC_ClockConfig+0x2ec>)
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80018b4:	23f0      	movs	r3, #240	; 0xf0
 80018b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	fa93 f3a3 	rbit	r3, r3
 80018be:	60fb      	str	r3, [r7, #12]
  return(result);
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	fab3 f383 	clz	r3, r3
 80018c6:	fa22 f303 	lsr.w	r3, r2, r3
 80018ca:	4a08      	ldr	r2, [pc, #32]	; (80018ec <HAL_RCC_ClockConfig+0x2f0>)
 80018cc:	5cd3      	ldrb	r3, [r2, r3]
 80018ce:	fa21 f303 	lsr.w	r3, r1, r3
 80018d2:	4a07      	ldr	r2, [pc, #28]	; (80018f0 <HAL_RCC_ClockConfig+0x2f4>)
 80018d4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80018d6:	2000      	movs	r0, #0
 80018d8:	f7fe fc8c 	bl	80001f4 <HAL_InitTick>
  
  return HAL_OK;
 80018dc:	2300      	movs	r3, #0
}
 80018de:	4618      	mov	r0, r3
 80018e0:	3778      	adds	r7, #120	; 0x78
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
 80018e6:	bf00      	nop
 80018e8:	40021000 	.word	0x40021000
 80018ec:	08002710 	.word	0x08002710
 80018f0:	20000008 	.word	0x20000008

080018f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b08b      	sub	sp, #44	; 0x2c
 80018f8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61fb      	str	r3, [r7, #28]
 80018fe:	2300      	movs	r3, #0
 8001900:	61bb      	str	r3, [r7, #24]
 8001902:	2300      	movs	r3, #0
 8001904:	627b      	str	r3, [r7, #36]	; 0x24
 8001906:	2300      	movs	r3, #0
 8001908:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800190a:	2300      	movs	r3, #0
 800190c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800190e:	4b29      	ldr	r3, [pc, #164]	; (80019b4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	f003 030c 	and.w	r3, r3, #12
 800191a:	2b04      	cmp	r3, #4
 800191c:	d002      	beq.n	8001924 <HAL_RCC_GetSysClockFreq+0x30>
 800191e:	2b08      	cmp	r3, #8
 8001920:	d003      	beq.n	800192a <HAL_RCC_GetSysClockFreq+0x36>
 8001922:	e03c      	b.n	800199e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001924:	4b24      	ldr	r3, [pc, #144]	; (80019b8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001926:	623b      	str	r3, [r7, #32]
      break;
 8001928:	e03c      	b.n	80019a4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001930:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001934:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	fa93 f3a3 	rbit	r3, r3
 800193c:	607b      	str	r3, [r7, #4]
  return(result);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	fab3 f383 	clz	r3, r3
 8001944:	fa22 f303 	lsr.w	r3, r2, r3
 8001948:	4a1c      	ldr	r2, [pc, #112]	; (80019bc <HAL_RCC_GetSysClockFreq+0xc8>)
 800194a:	5cd3      	ldrb	r3, [r2, r3]
 800194c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800194e:	4b19      	ldr	r3, [pc, #100]	; (80019b4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001950:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001952:	f003 020f 	and.w	r2, r3, #15
 8001956:	230f      	movs	r3, #15
 8001958:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	fa93 f3a3 	rbit	r3, r3
 8001960:	60fb      	str	r3, [r7, #12]
  return(result);
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	fab3 f383 	clz	r3, r3
 8001968:	fa22 f303 	lsr.w	r3, r2, r3
 800196c:	4a14      	ldr	r2, [pc, #80]	; (80019c0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800196e:	5cd3      	ldrb	r3, [r2, r3]
 8001970:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001972:	69fb      	ldr	r3, [r7, #28]
 8001974:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001978:	2b00      	cmp	r3, #0
 800197a:	d008      	beq.n	800198e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800197c:	4a0e      	ldr	r2, [pc, #56]	; (80019b8 <HAL_RCC_GetSysClockFreq+0xc4>)
 800197e:	69bb      	ldr	r3, [r7, #24]
 8001980:	fbb2 f2f3 	udiv	r2, r2, r3
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	fb02 f303 	mul.w	r3, r2, r3
 800198a:	627b      	str	r3, [r7, #36]	; 0x24
 800198c:	e004      	b.n	8001998 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 800198e:	697b      	ldr	r3, [r7, #20]
 8001990:	4a0c      	ldr	r2, [pc, #48]	; (80019c4 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001992:	fb02 f303 	mul.w	r3, r2, r3
 8001996:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199a:	623b      	str	r3, [r7, #32]
      break;
 800199c:	e002      	b.n	80019a4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800199e:	4b06      	ldr	r3, [pc, #24]	; (80019b8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80019a0:	623b      	str	r3, [r7, #32]
      break;
 80019a2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019a4:	6a3b      	ldr	r3, [r7, #32]
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	372c      	adds	r7, #44	; 0x2c
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	40021000 	.word	0x40021000
 80019b8:	007a1200 	.word	0x007a1200
 80019bc:	080026f0 	.word	0x080026f0
 80019c0:	08002700 	.word	0x08002700
 80019c4:	003d0900 	.word	0x003d0900

080019c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d101      	bne.n	80019da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e01d      	b.n	8001a16 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80019e0:	b2db      	uxtb	r3, r3
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d106      	bne.n	80019f4 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	f000 fd6e 	bl	80024d0 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	2202      	movs	r2, #2
 80019f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	3304      	adds	r3, #4
 8001a04:	4619      	mov	r1, r3
 8001a06:	4610      	mov	r0, r2
 8001a08:	f000 fa78 	bl	8001efc <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2201      	movs	r2, #1
 8001a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  return HAL_OK;
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	b083      	sub	sp, #12
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	68da      	ldr	r2, [r3, #12]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	f042 0201 	orr.w	r2, r2, #1
 8001a34:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f042 0201 	orr.w	r2, r2, #1
 8001a44:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a52:	4770      	bx	lr

08001a54 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	68da      	ldr	r2, [r3, #12]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f022 0201 	bic.w	r2, r2, #1
 8001a6a:	60da      	str	r2, [r3, #12]
      
  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	6a1a      	ldr	r2, [r3, #32]
 8001a72:	f241 1311 	movw	r3, #4369	; 0x1111
 8001a76:	4013      	ands	r3, r2
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d10f      	bne.n	8001a9c <HAL_TIM_Base_Stop_IT+0x48>
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	6a1a      	ldr	r2, [r3, #32]
 8001a82:	f240 4344 	movw	r3, #1092	; 0x444
 8001a86:	4013      	ands	r3, r2
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d107      	bne.n	8001a9c <HAL_TIM_Base_Stop_IT+0x48>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f022 0201 	bic.w	r2, r2, #1
 8001a9a:	601a      	str	r2, [r3, #0]
    
  /* Return function status */
  return HAL_OK;
 8001a9c:	2300      	movs	r3, #0
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	370c      	adds	r7, #12
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa8:	4770      	bx	lr

08001aaa <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b082      	sub	sp, #8
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	691b      	ldr	r3, [r3, #16]
 8001ab8:	f003 0302 	and.w	r3, r3, #2
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d122      	bne.n	8001b06 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	2b02      	cmp	r3, #2
 8001acc:	d11b      	bne.n	8001b06 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f06f 0202 	mvn.w	r2, #2
 8001ad6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	2201      	movs	r2, #1
 8001adc:	771a      	strb	r2, [r3, #28]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	699b      	ldr	r3, [r3, #24]
 8001ae4:	f003 0303 	and.w	r3, r3, #3
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d003      	beq.n	8001af4 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f000 f9e7 	bl	8001ec0 <HAL_TIM_IC_CaptureCallback>
 8001af2:	e005      	b.n	8001b00 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f000 f9d9 	bl	8001eac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001afa:	6878      	ldr	r0, [r7, #4]
 8001afc:	f000 f9ea 	bl	8001ed4 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2200      	movs	r2, #0
 8001b04:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	691b      	ldr	r3, [r3, #16]
 8001b0c:	f003 0304 	and.w	r3, r3, #4
 8001b10:	2b04      	cmp	r3, #4
 8001b12:	d122      	bne.n	8001b5a <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	68db      	ldr	r3, [r3, #12]
 8001b1a:	f003 0304 	and.w	r3, r3, #4
 8001b1e:	2b04      	cmp	r3, #4
 8001b20:	d11b      	bne.n	8001b5a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f06f 0204 	mvn.w	r2, #4
 8001b2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2202      	movs	r2, #2
 8001b30:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	699b      	ldr	r3, [r3, #24]
 8001b38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d003      	beq.n	8001b48 <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f000 f9bd 	bl	8001ec0 <HAL_TIM_IC_CaptureCallback>
 8001b46:	e005      	b.n	8001b54 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f000 f9af 	bl	8001eac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b4e:	6878      	ldr	r0, [r7, #4]
 8001b50:	f000 f9c0 	bl	8001ed4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2200      	movs	r2, #0
 8001b58:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	691b      	ldr	r3, [r3, #16]
 8001b60:	f003 0308 	and.w	r3, r3, #8
 8001b64:	2b08      	cmp	r3, #8
 8001b66:	d122      	bne.n	8001bae <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	68db      	ldr	r3, [r3, #12]
 8001b6e:	f003 0308 	and.w	r3, r3, #8
 8001b72:	2b08      	cmp	r3, #8
 8001b74:	d11b      	bne.n	8001bae <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f06f 0208 	mvn.w	r2, #8
 8001b7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2204      	movs	r2, #4
 8001b84:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	69db      	ldr	r3, [r3, #28]
 8001b8c:	f003 0303 	and.w	r3, r3, #3
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d003      	beq.n	8001b9c <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f000 f993 	bl	8001ec0 <HAL_TIM_IC_CaptureCallback>
 8001b9a:	e005      	b.n	8001ba8 <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b9c:	6878      	ldr	r0, [r7, #4]
 8001b9e:	f000 f985 	bl	8001eac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f000 f996 	bl	8001ed4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2200      	movs	r2, #0
 8001bac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	691b      	ldr	r3, [r3, #16]
 8001bb4:	f003 0310 	and.w	r3, r3, #16
 8001bb8:	2b10      	cmp	r3, #16
 8001bba:	d122      	bne.n	8001c02 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	68db      	ldr	r3, [r3, #12]
 8001bc2:	f003 0310 	and.w	r3, r3, #16
 8001bc6:	2b10      	cmp	r3, #16
 8001bc8:	d11b      	bne.n	8001c02 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f06f 0210 	mvn.w	r2, #16
 8001bd2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2208      	movs	r2, #8
 8001bd8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	69db      	ldr	r3, [r3, #28]
 8001be0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d003      	beq.n	8001bf0 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001be8:	6878      	ldr	r0, [r7, #4]
 8001bea:	f000 f969 	bl	8001ec0 <HAL_TIM_IC_CaptureCallback>
 8001bee:	e005      	b.n	8001bfc <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bf0:	6878      	ldr	r0, [r7, #4]
 8001bf2:	f000 f95b 	bl	8001eac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f000 f96c 	bl	8001ed4 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	771a      	strb	r2, [r3, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	691b      	ldr	r3, [r3, #16]
 8001c08:	f003 0301 	and.w	r3, r3, #1
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d10e      	bne.n	8001c2e <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	68db      	ldr	r3, [r3, #12]
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	2b01      	cmp	r3, #1
 8001c1c:	d107      	bne.n	8001c2e <HAL_TIM_IRQHandler+0x184>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f06f 0201 	mvn.w	r2, #1
 8001c26:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f000 fc05 	bl	8002438 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	691b      	ldr	r3, [r3, #16]
 8001c34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c38:	2b80      	cmp	r3, #128	; 0x80
 8001c3a:	d10e      	bne.n	8001c5a <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	68db      	ldr	r3, [r3, #12]
 8001c42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c46:	2b80      	cmp	r3, #128	; 0x80
 8001c48:	d107      	bne.n	8001c5a <HAL_TIM_IRQHandler+0x1b0>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001c52:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f000 facd 	bl	80021f4 <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	691b      	ldr	r3, [r3, #16]
 8001c60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c64:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c68:	d10e      	bne.n	8001c88 <HAL_TIM_IRQHandler+0x1de>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c74:	2b80      	cmp	r3, #128	; 0x80
 8001c76:	d107      	bne.n	8001c88 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001c80:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8001c82:	6878      	ldr	r0, [r7, #4]
 8001c84:	f000 fac0 	bl	8002208 <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	691b      	ldr	r3, [r3, #16]
 8001c8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c92:	2b40      	cmp	r3, #64	; 0x40
 8001c94:	d10e      	bne.n	8001cb4 <HAL_TIM_IRQHandler+0x20a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	68db      	ldr	r3, [r3, #12]
 8001c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ca0:	2b40      	cmp	r3, #64	; 0x40
 8001ca2:	d107      	bne.n	8001cb4 <HAL_TIM_IRQHandler+0x20a>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001cac:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f000 f91a 	bl	8001ee8 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	691b      	ldr	r3, [r3, #16]
 8001cba:	f003 0320 	and.w	r3, r3, #32
 8001cbe:	2b20      	cmp	r3, #32
 8001cc0:	d10e      	bne.n	8001ce0 <HAL_TIM_IRQHandler+0x236>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	f003 0320 	and.w	r3, r3, #32
 8001ccc:	2b20      	cmp	r3, #32
 8001cce:	d107      	bne.n	8001ce0 <HAL_TIM_IRQHandler+0x236>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f06f 0220 	mvn.w	r2, #32
 8001cd8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8001cda:	6878      	ldr	r0, [r7, #4]
 8001cdc:	f000 fa80 	bl	80021e0 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8001ce0:	bf00      	nop
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}

08001ce8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(htim);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d101      	bne.n	8001d04 <HAL_TIM_ConfigClockSource+0x1c>
 8001d00:	2302      	movs	r3, #2
 8001d02:	e0cf      	b.n	8001ea4 <HAL_TIM_ConfigClockSource+0x1bc>
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2201      	movs	r2, #1
 8001d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  htim->State = HAL_TIM_STATE_BUSY;
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2202      	movs	r2, #2
 8001d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d22:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001d26:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001d2e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68fa      	ldr	r2, [r7, #12]
 8001d36:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2b40      	cmp	r3, #64	; 0x40
 8001d3e:	d07c      	beq.n	8001e3a <HAL_TIM_ConfigClockSource+0x152>
 8001d40:	2b40      	cmp	r3, #64	; 0x40
 8001d42:	d80f      	bhi.n	8001d64 <HAL_TIM_ConfigClockSource+0x7c>
 8001d44:	2b10      	cmp	r3, #16
 8001d46:	f000 808f 	beq.w	8001e68 <HAL_TIM_ConfigClockSource+0x180>
 8001d4a:	2b10      	cmp	r3, #16
 8001d4c:	d803      	bhi.n	8001d56 <HAL_TIM_ConfigClockSource+0x6e>
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	f000 8083 	beq.w	8001e5a <HAL_TIM_ConfigClockSource+0x172>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
  default:
    break;    
 8001d54:	e09d      	b.n	8001e92 <HAL_TIM_ConfigClockSource+0x1aa>
  switch (sClockSourceConfig->ClockSource)
 8001d56:	2b20      	cmp	r3, #32
 8001d58:	f000 808d 	beq.w	8001e76 <HAL_TIM_ConfigClockSource+0x18e>
 8001d5c:	2b30      	cmp	r3, #48	; 0x30
 8001d5e:	f000 8091 	beq.w	8001e84 <HAL_TIM_ConfigClockSource+0x19c>
    break;    
 8001d62:	e096      	b.n	8001e92 <HAL_TIM_ConfigClockSource+0x1aa>
  switch (sClockSourceConfig->ClockSource)
 8001d64:	2b70      	cmp	r3, #112	; 0x70
 8001d66:	d018      	beq.n	8001d9a <HAL_TIM_ConfigClockSource+0xb2>
 8001d68:	2b70      	cmp	r3, #112	; 0x70
 8001d6a:	d804      	bhi.n	8001d76 <HAL_TIM_ConfigClockSource+0x8e>
 8001d6c:	2b50      	cmp	r3, #80	; 0x50
 8001d6e:	d044      	beq.n	8001dfa <HAL_TIM_ConfigClockSource+0x112>
 8001d70:	2b60      	cmp	r3, #96	; 0x60
 8001d72:	d052      	beq.n	8001e1a <HAL_TIM_ConfigClockSource+0x132>
    break;    
 8001d74:	e08d      	b.n	8001e92 <HAL_TIM_ConfigClockSource+0x1aa>
  switch (sClockSourceConfig->ClockSource)
 8001d76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d7a:	d003      	beq.n	8001d84 <HAL_TIM_ConfigClockSource+0x9c>
 8001d7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d80:	d028      	beq.n	8001dd4 <HAL_TIM_ConfigClockSource+0xec>
    break;    
 8001d82:	e086      	b.n	8001e92 <HAL_TIM_ConfigClockSource+0x1aa>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	687a      	ldr	r2, [r7, #4]
 8001d8c:	6812      	ldr	r2, [r2, #0]
 8001d8e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d92:	f023 0307 	bic.w	r3, r3, #7
 8001d96:	6093      	str	r3, [r2, #8]
    break;
 8001d98:	e07b      	b.n	8001e92 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ETR_SetConfig(htim->Instance, 
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	6818      	ldr	r0, [r3, #0]
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	6899      	ldr	r1, [r3, #8]
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	685a      	ldr	r2, [r3, #4]
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	f000 f9a8 	bl	80020fe <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dbc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001dc0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001dc8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	609a      	str	r2, [r3, #8]
    break;
 8001dd2:	e05e      	b.n	8001e92 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ETR_SetConfig(htim->Instance, 
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6818      	ldr	r0, [r3, #0]
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	6899      	ldr	r1, [r3, #8]
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	685a      	ldr	r2, [r3, #4]
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	f000 f98b 	bl	80020fe <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	689a      	ldr	r2, [r3, #8]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001df6:	609a      	str	r2, [r3, #8]
    break;
 8001df8:	e04b      	b.n	8001e92 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6818      	ldr	r0, [r3, #0]
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	6859      	ldr	r1, [r3, #4]
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	461a      	mov	r2, r3
 8001e08:	f000 f8f2 	bl	8001ff0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2150      	movs	r1, #80	; 0x50
 8001e12:	4618      	mov	r0, r3
 8001e14:	f000 f953 	bl	80020be <TIM_ITRx_SetConfig>
    break;
 8001e18:	e03b      	b.n	8001e92 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6818      	ldr	r0, [r3, #0]
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	6859      	ldr	r1, [r3, #4]
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	461a      	mov	r2, r3
 8001e28:	f000 f915 	bl	8002056 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2160      	movs	r1, #96	; 0x60
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 f943 	bl	80020be <TIM_ITRx_SetConfig>
    break;
 8001e38:	e02b      	b.n	8001e92 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	6818      	ldr	r0, [r3, #0]
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	6859      	ldr	r1, [r3, #4]
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	461a      	mov	r2, r3
 8001e48:	f000 f8d2 	bl	8001ff0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2140      	movs	r1, #64	; 0x40
 8001e52:	4618      	mov	r0, r3
 8001e54:	f000 f933 	bl	80020be <TIM_ITRx_SetConfig>
    break;
 8001e58:	e01b      	b.n	8001e92 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	2100      	movs	r1, #0
 8001e60:	4618      	mov	r0, r3
 8001e62:	f000 f92c 	bl	80020be <TIM_ITRx_SetConfig>
    break;
 8001e66:	e014      	b.n	8001e92 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	2110      	movs	r1, #16
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f000 f925 	bl	80020be <TIM_ITRx_SetConfig>
    break;
 8001e74:	e00d      	b.n	8001e92 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	2120      	movs	r1, #32
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f000 f91e 	bl	80020be <TIM_ITRx_SetConfig>
    break;
 8001e82:	e006      	b.n	8001e92 <HAL_TIM_ConfigClockSource+0x1aa>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2130      	movs	r1, #48	; 0x30
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f000 f917 	bl	80020be <TIM_ITRx_SetConfig>
    break;
 8001e90:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2201      	movs	r2, #1
 8001e96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  
  __HAL_UNLOCK(htim);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 8001ea2:	2300      	movs	r3, #0
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3710      	adds	r7, #16
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001ec8:	bf00      	nop
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b083      	sub	sp, #12
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ef0:	bf00      	nop
 8001ef2:	370c      	adds	r7, #12
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a32      	ldr	r2, [pc, #200]	; (8001fdc <TIM_Base_SetConfig+0xe0>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d007      	beq.n	8001f28 <TIM_Base_SetConfig+0x2c>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f1e:	d003      	beq.n	8001f28 <TIM_Base_SetConfig+0x2c>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4a2f      	ldr	r2, [pc, #188]	; (8001fe0 <TIM_Base_SetConfig+0xe4>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d108      	bne.n	8001f3a <TIM_Base_SetConfig+0x3e>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001f2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	685b      	ldr	r3, [r3, #4]
 8001f34:	68fa      	ldr	r2, [r7, #12]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a27      	ldr	r2, [pc, #156]	; (8001fdc <TIM_Base_SetConfig+0xe0>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d013      	beq.n	8001f6a <TIM_Base_SetConfig+0x6e>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f48:	d00f      	beq.n	8001f6a <TIM_Base_SetConfig+0x6e>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	4a24      	ldr	r2, [pc, #144]	; (8001fe0 <TIM_Base_SetConfig+0xe4>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d00b      	beq.n	8001f6a <TIM_Base_SetConfig+0x6e>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a23      	ldr	r2, [pc, #140]	; (8001fe4 <TIM_Base_SetConfig+0xe8>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d007      	beq.n	8001f6a <TIM_Base_SetConfig+0x6e>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4a22      	ldr	r2, [pc, #136]	; (8001fe8 <TIM_Base_SetConfig+0xec>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d003      	beq.n	8001f6a <TIM_Base_SetConfig+0x6e>
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a21      	ldr	r2, [pc, #132]	; (8001fec <TIM_Base_SetConfig+0xf0>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d108      	bne.n	8001f7c <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	68fa      	ldr	r2, [r7, #12]
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	695b      	ldr	r3, [r3, #20]
 8001f86:	4313      	orrs	r3, r2
 8001f88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	68fa      	ldr	r2, [r7, #12]
 8001f8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	689a      	ldr	r2, [r3, #8]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	681a      	ldr	r2, [r3, #0]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	629a      	str	r2, [r3, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4a0e      	ldr	r2, [pc, #56]	; (8001fdc <TIM_Base_SetConfig+0xe0>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d00b      	beq.n	8001fc0 <TIM_Base_SetConfig+0xc4>
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	4a0e      	ldr	r2, [pc, #56]	; (8001fe4 <TIM_Base_SetConfig+0xe8>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d007      	beq.n	8001fc0 <TIM_Base_SetConfig+0xc4>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	4a0d      	ldr	r2, [pc, #52]	; (8001fe8 <TIM_Base_SetConfig+0xec>)
 8001fb4:	4293      	cmp	r3, r2
 8001fb6:	d003      	beq.n	8001fc0 <TIM_Base_SetConfig+0xc4>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	4a0c      	ldr	r2, [pc, #48]	; (8001fec <TIM_Base_SetConfig+0xf0>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d103      	bne.n	8001fc8 <TIM_Base_SetConfig+0xcc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	691a      	ldr	r2, [r3, #16]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	615a      	str	r2, [r3, #20]
}
 8001fce:	bf00      	nop
 8001fd0:	3714      	adds	r7, #20
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	40012c00 	.word	0x40012c00
 8001fe0:	40000400 	.word	0x40000400
 8001fe4:	40014000 	.word	0x40014000
 8001fe8:	40014400 	.word	0x40014400
 8001fec:	40014800 	.word	0x40014800

08001ff0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b087      	sub	sp, #28
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8002000:	2300      	movs	r3, #0
 8002002:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	6a1b      	ldr	r3, [r3, #32]
 8002008:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	6a1b      	ldr	r3, [r3, #32]
 800200e:	f023 0201 	bic.w	r2, r3, #1
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	699b      	ldr	r3, [r3, #24]
 800201a:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002022:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	011b      	lsls	r3, r3, #4
 8002028:	697a      	ldr	r2, [r7, #20]
 800202a:	4313      	orrs	r3, r2
 800202c:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	f023 030a 	bic.w	r3, r3, #10
 8002034:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	4313      	orrs	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	697a      	ldr	r2, [r7, #20]
 8002042:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	693a      	ldr	r2, [r7, #16]
 8002048:	621a      	str	r2, [r3, #32]
}
 800204a:	bf00      	nop
 800204c:	371c      	adds	r7, #28
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002056:	b480      	push	{r7}
 8002058:	b087      	sub	sp, #28
 800205a:	af00      	add	r7, sp, #0
 800205c:	60f8      	str	r0, [r7, #12]
 800205e:	60b9      	str	r1, [r7, #8]
 8002060:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8002062:	2300      	movs	r3, #0
 8002064:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8002066:	2300      	movs	r3, #0
 8002068:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	6a1b      	ldr	r3, [r3, #32]
 800206e:	f023 0210 	bic.w	r2, r3, #16
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	699b      	ldr	r3, [r3, #24]
 800207a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	6a1b      	ldr	r3, [r3, #32]
 8002080:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002088:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	031b      	lsls	r3, r3, #12
 800208e:	697a      	ldr	r2, [r7, #20]
 8002090:	4313      	orrs	r3, r2
 8002092:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800209a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	011b      	lsls	r3, r3, #4
 80020a0:	693a      	ldr	r2, [r7, #16]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	697a      	ldr	r2, [r7, #20]
 80020aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	621a      	str	r2, [r3, #32]
}
 80020b2:	bf00      	nop
 80020b4:	371c      	adds	r7, #28
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 80020be:	b480      	push	{r7}
 80020c0:	b085      	sub	sp, #20
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
 80020c6:	460b      	mov	r3, r1
 80020c8:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 80020ca:	2300      	movs	r3, #0
 80020cc:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020da:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80020dc:	887b      	ldrh	r3, [r7, #2]
 80020de:	f043 0307 	orr.w	r3, r3, #7
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	461a      	mov	r2, r3
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	609a      	str	r2, [r3, #8]
}
 80020f2:	bf00      	nop
 80020f4:	3714      	adds	r7, #20
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr

080020fe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80020fe:	b480      	push	{r7}
 8002100:	b087      	sub	sp, #28
 8002102:	af00      	add	r7, sp, #0
 8002104:	60f8      	str	r0, [r7, #12]
 8002106:	60b9      	str	r1, [r7, #8]
 8002108:	607a      	str	r2, [r7, #4]
 800210a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800210c:	2300      	movs	r3, #0
 800210e:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800211c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	021a      	lsls	r2, r3, #8
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	431a      	orrs	r2, r3
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	4313      	orrs	r3, r2
 800212a:	697a      	ldr	r2, [r7, #20]
 800212c:	4313      	orrs	r3, r2
 800212e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	697a      	ldr	r2, [r7, #20]
 8002134:	609a      	str	r2, [r3, #8]
} 
 8002136:	bf00      	nop
 8002138:	371c      	adds	r7, #28
 800213a:	46bd      	mov	sp, r7
 800213c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002140:	4770      	bx	lr
	...

08002144 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, 
                                                      TIM_MasterConfigTypeDef * sMasterConfig)
{
 8002144:	b480      	push	{r7}
 8002146:	b085      	sub	sp, #20
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002154:	2b01      	cmp	r3, #1
 8002156:	d101      	bne.n	800215c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002158:	2302      	movs	r3, #2
 800215a:	e038      	b.n	80021ce <HAL_TIMEx_MasterConfigSynchronization+0x8a>
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2201      	movs	r2, #1
 8002160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	685b      	ldr	r3, [r3, #4]
 800216a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a18      	ldr	r2, [pc, #96]	; (80021dc <HAL_TIMEx_MasterConfigSynchronization+0x98>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d108      	bne.n	8002190 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8002184:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	68fa      	ldr	r2, [r7, #12]
 800218c:	4313      	orrs	r3, r2
 800218e:	60fb      	str	r3, [r7, #12]
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002196:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	68fa      	ldr	r2, [r7, #12]
 800219e:	4313      	orrs	r3, r2
 80021a0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80021a8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	68ba      	ldr	r2, [r7, #8]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	60bb      	str	r3, [r7, #8]
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	605a      	str	r2, [r3, #4]
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	68ba      	ldr	r2, [r7, #8]
 80021c2:	609a      	str	r2, [r3, #8]

  __HAL_UNLOCK(htim);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2200      	movs	r2, #0
 80021c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  return HAL_OK;
 80021cc:	2300      	movs	r3, #0
} 
 80021ce:	4618      	mov	r0, r3
 80021d0:	3714      	adds	r7, #20
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	40012c00 	.word	0x40012c00

080021e0 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b083      	sub	sp, #12
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80021e8:	bf00      	nop
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021fc:	bf00      	nop
 80021fe:	370c      	adds	r7, #12
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr

08002208 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002208:	b480      	push	{r7}
 800220a:	b083      	sub	sp, #12
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002220:	f7fd ffd2 	bl	80001c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002224:	f000 f805 	bl	8002232 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002228:	f000 f892 	bl	8002350 <MX_GPIO_Init>
  MX_TIM2_Init();
 800222c:	f000 f842 	bl	80022b4 <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002230:	e7fe      	b.n	8002230 <main+0x14>

08002232 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002232:	b580      	push	{r7, lr}
 8002234:	b090      	sub	sp, #64	; 0x40
 8002236:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002238:	f107 0318 	add.w	r3, r7, #24
 800223c:	2228      	movs	r2, #40	; 0x28
 800223e:	2100      	movs	r1, #0
 8002240:	4618      	mov	r0, r3
 8002242:	f000 fa41 	bl	80026c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002246:	1d3b      	adds	r3, r7, #4
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	609a      	str	r2, [r3, #8]
 8002250:	60da      	str	r2, [r3, #12]
 8002252:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002254:	2302      	movs	r3, #2
 8002256:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002258:	2301      	movs	r3, #1
 800225a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800225c:	2310      	movs	r3, #16
 800225e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002260:	2302      	movs	r3, #2
 8002262:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002264:	2300      	movs	r3, #0
 8002266:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002268:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800226c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800226e:	f107 0318 	add.w	r3, r7, #24
 8002272:	4618      	mov	r0, r3
 8002274:	f7fe fad4 	bl	8000820 <HAL_RCC_OscConfig>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800227e:	f000 f8fb 	bl	8002478 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002282:	230f      	movs	r3, #15
 8002284:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002286:	2302      	movs	r3, #2
 8002288:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800228a:	2380      	movs	r3, #128	; 0x80
 800228c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800228e:	2300      	movs	r3, #0
 8002290:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002292:	2300      	movs	r3, #0
 8002294:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002296:	1d3b      	adds	r3, r7, #4
 8002298:	2100      	movs	r1, #0
 800229a:	4618      	mov	r0, r3
 800229c:	f7ff f9ae 	bl	80015fc <HAL_RCC_ClockConfig>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <SystemClock_Config+0x78>
  {
    Error_Handler();
 80022a6:	f000 f8e7 	bl	8002478 <Error_Handler>
  }
}
 80022aa:	bf00      	nop
 80022ac:	3740      	adds	r7, #64	; 0x40
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
	...

080022b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b088      	sub	sp, #32
 80022b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022ba:	f107 0310 	add.w	r3, r7, #16
 80022be:	2200      	movs	r2, #0
 80022c0:	601a      	str	r2, [r3, #0]
 80022c2:	605a      	str	r2, [r3, #4]
 80022c4:	609a      	str	r2, [r3, #8]
 80022c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022c8:	1d3b      	adds	r3, r7, #4
 80022ca:	2200      	movs	r2, #0
 80022cc:	601a      	str	r2, [r3, #0]
 80022ce:	605a      	str	r2, [r3, #4]
 80022d0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80022d2:	4b1e      	ldr	r3, [pc, #120]	; (800234c <MX_TIM2_Init+0x98>)
 80022d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80022d8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 11999;
 80022da:	4b1c      	ldr	r3, [pc, #112]	; (800234c <MX_TIM2_Init+0x98>)
 80022dc:	f642 62df 	movw	r2, #11999	; 0x2edf
 80022e0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022e2:	4b1a      	ldr	r3, [pc, #104]	; (800234c <MX_TIM2_Init+0x98>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 120;
 80022e8:	4b18      	ldr	r3, [pc, #96]	; (800234c <MX_TIM2_Init+0x98>)
 80022ea:	2278      	movs	r2, #120	; 0x78
 80022ec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022ee:	4b17      	ldr	r3, [pc, #92]	; (800234c <MX_TIM2_Init+0x98>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022f4:	4b15      	ldr	r3, [pc, #84]	; (800234c <MX_TIM2_Init+0x98>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022fa:	4814      	ldr	r0, [pc, #80]	; (800234c <MX_TIM2_Init+0x98>)
 80022fc:	f7ff fb64 	bl	80019c8 <HAL_TIM_Base_Init>
 8002300:	4603      	mov	r3, r0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d001      	beq.n	800230a <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8002306:	f000 f8b7 	bl	8002478 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800230a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800230e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002310:	f107 0310 	add.w	r3, r7, #16
 8002314:	4619      	mov	r1, r3
 8002316:	480d      	ldr	r0, [pc, #52]	; (800234c <MX_TIM2_Init+0x98>)
 8002318:	f7ff fce6 	bl	8001ce8 <HAL_TIM_ConfigClockSource>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d001      	beq.n	8002326 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8002322:	f000 f8a9 	bl	8002478 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002326:	2300      	movs	r3, #0
 8002328:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800232a:	2300      	movs	r3, #0
 800232c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800232e:	1d3b      	adds	r3, r7, #4
 8002330:	4619      	mov	r1, r3
 8002332:	4806      	ldr	r0, [pc, #24]	; (800234c <MX_TIM2_Init+0x98>)
 8002334:	f7ff ff06 	bl	8002144 <HAL_TIMEx_MasterConfigSynchronization>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800233e:	f000 f89b 	bl	8002478 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002342:	bf00      	nop
 8002344:	3720      	adds	r7, #32
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	20000030 	.word	0x20000030

08002350 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b088      	sub	sp, #32
 8002354:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002356:	f107 030c 	add.w	r3, r7, #12
 800235a:	2200      	movs	r2, #0
 800235c:	601a      	str	r2, [r3, #0]
 800235e:	605a      	str	r2, [r3, #4]
 8002360:	609a      	str	r2, [r3, #8]
 8002362:	60da      	str	r2, [r3, #12]
 8002364:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002366:	4b28      	ldr	r3, [pc, #160]	; (8002408 <MX_GPIO_Init+0xb8>)
 8002368:	695b      	ldr	r3, [r3, #20]
 800236a:	4a27      	ldr	r2, [pc, #156]	; (8002408 <MX_GPIO_Init+0xb8>)
 800236c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002370:	6153      	str	r3, [r2, #20]
 8002372:	4b25      	ldr	r3, [pc, #148]	; (8002408 <MX_GPIO_Init+0xb8>)
 8002374:	695b      	ldr	r3, [r3, #20]
 8002376:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800237a:	60bb      	str	r3, [r7, #8]
 800237c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800237e:	4b22      	ldr	r3, [pc, #136]	; (8002408 <MX_GPIO_Init+0xb8>)
 8002380:	695b      	ldr	r3, [r3, #20]
 8002382:	4a21      	ldr	r2, [pc, #132]	; (8002408 <MX_GPIO_Init+0xb8>)
 8002384:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002388:	6153      	str	r3, [r2, #20]
 800238a:	4b1f      	ldr	r3, [pc, #124]	; (8002408 <MX_GPIO_Init+0xb8>)
 800238c:	695b      	ldr	r3, [r3, #20]
 800238e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002392:	607b      	str	r3, [r7, #4]
 8002394:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002396:	4b1c      	ldr	r3, [pc, #112]	; (8002408 <MX_GPIO_Init+0xb8>)
 8002398:	695b      	ldr	r3, [r3, #20]
 800239a:	4a1b      	ldr	r2, [pc, #108]	; (8002408 <MX_GPIO_Init+0xb8>)
 800239c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80023a0:	6153      	str	r3, [r2, #20]
 80023a2:	4b19      	ldr	r3, [pc, #100]	; (8002408 <MX_GPIO_Init+0xb8>)
 80023a4:	695b      	ldr	r3, [r3, #20]
 80023a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80023aa:	603b      	str	r3, [r7, #0]
 80023ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80023ae:	2200      	movs	r2, #0
 80023b0:	2108      	movs	r1, #8
 80023b2:	4816      	ldr	r0, [pc, #88]	; (800240c <MX_GPIO_Init+0xbc>)
 80023b4:	f7fe f9f2 	bl	800079c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80023b8:	2301      	movs	r3, #1
 80023ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023bc:	4b14      	ldr	r3, [pc, #80]	; (8002410 <MX_GPIO_Init+0xc0>)
 80023be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023c0:	2301      	movs	r3, #1
 80023c2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c4:	f107 030c 	add.w	r3, r7, #12
 80023c8:	4619      	mov	r1, r3
 80023ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023ce:	f7fe f86f 	bl	80004b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80023d2:	2308      	movs	r3, #8
 80023d4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023d6:	2301      	movs	r3, #1
 80023d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023da:	2300      	movs	r3, #0
 80023dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023de:	2300      	movs	r3, #0
 80023e0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023e2:	f107 030c 	add.w	r3, r7, #12
 80023e6:	4619      	mov	r1, r3
 80023e8:	4808      	ldr	r0, [pc, #32]	; (800240c <MX_GPIO_Init+0xbc>)
 80023ea:	f7fe f861 	bl	80004b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80023ee:	2200      	movs	r2, #0
 80023f0:	2100      	movs	r1, #0
 80023f2:	2006      	movs	r0, #6
 80023f4:	f7fe f825 	bl	8000442 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80023f8:	2006      	movs	r0, #6
 80023fa:	f7fe f83e 	bl	800047a <HAL_NVIC_EnableIRQ>

}
 80023fe:	bf00      	nop
 8002400:	3720      	adds	r7, #32
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40021000 	.word	0x40021000
 800240c:	48000400 	.word	0x48000400
 8002410:	10110000 	.word	0x10110000

08002414 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	4603      	mov	r3, r0
 800241c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin==GPIO_PIN_0){
 800241e:	88fb      	ldrh	r3, [r7, #6]
 8002420:	2b01      	cmp	r3, #1
 8002422:	d102      	bne.n	800242a <HAL_GPIO_EXTI_Callback+0x16>
		// 120 ms debounce time
		HAL_TIM_Base_Start_IT(&htim2);
 8002424:	4803      	ldr	r0, [pc, #12]	; (8002434 <HAL_GPIO_EXTI_Callback+0x20>)
 8002426:	f7ff fafa 	bl	8001a1e <HAL_TIM_Base_Start_IT>

		//HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
	}
}
 800242a:	bf00      	nop
 800242c:	3708      	adds	r7, #8
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	20000030 	.word	0x20000030

08002438 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
	if (htim == &htim2){
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a0a      	ldr	r2, [pc, #40]	; (800246c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d10d      	bne.n	8002464 <HAL_TIM_PeriodElapsedCallback+0x2c>
		static uint8_t ready = 0;
		if (ready == 1){
 8002448:	4b09      	ldr	r3, [pc, #36]	; (8002470 <HAL_TIM_PeriodElapsedCallback+0x38>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	2b01      	cmp	r3, #1
 800244e:	d106      	bne.n	800245e <HAL_TIM_PeriodElapsedCallback+0x26>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8002450:	2108      	movs	r1, #8
 8002452:	4808      	ldr	r0, [pc, #32]	; (8002474 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8002454:	f7fe f9ba 	bl	80007cc <HAL_GPIO_TogglePin>
			HAL_TIM_Base_Stop_IT(&htim2);
 8002458:	4804      	ldr	r0, [pc, #16]	; (800246c <HAL_TIM_PeriodElapsedCallback+0x34>)
 800245a:	f7ff fafb 	bl	8001a54 <HAL_TIM_Base_Stop_IT>
		}
		ready = 1;
 800245e:	4b04      	ldr	r3, [pc, #16]	; (8002470 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002460:	2201      	movs	r2, #1
 8002462:	701a      	strb	r2, [r3, #0]
	}
}
 8002464:	bf00      	nop
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20000030 	.word	0x20000030
 8002470:	20000028 	.word	0x20000028
 8002474:	48000400 	.word	0x48000400

08002478 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
	...

08002488 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800248e:	4b0f      	ldr	r3, [pc, #60]	; (80024cc <HAL_MspInit+0x44>)
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	4a0e      	ldr	r2, [pc, #56]	; (80024cc <HAL_MspInit+0x44>)
 8002494:	f043 0301 	orr.w	r3, r3, #1
 8002498:	6193      	str	r3, [r2, #24]
 800249a:	4b0c      	ldr	r3, [pc, #48]	; (80024cc <HAL_MspInit+0x44>)
 800249c:	699b      	ldr	r3, [r3, #24]
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	607b      	str	r3, [r7, #4]
 80024a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024a6:	4b09      	ldr	r3, [pc, #36]	; (80024cc <HAL_MspInit+0x44>)
 80024a8:	69db      	ldr	r3, [r3, #28]
 80024aa:	4a08      	ldr	r2, [pc, #32]	; (80024cc <HAL_MspInit+0x44>)
 80024ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80024b0:	61d3      	str	r3, [r2, #28]
 80024b2:	4b06      	ldr	r3, [pc, #24]	; (80024cc <HAL_MspInit+0x44>)
 80024b4:	69db      	ldr	r3, [r3, #28]
 80024b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024ba:	603b      	str	r3, [r7, #0]
 80024bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024be:	bf00      	nop
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	40021000 	.word	0x40021000

080024d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024e0:	d113      	bne.n	800250a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024e2:	4b0c      	ldr	r3, [pc, #48]	; (8002514 <HAL_TIM_Base_MspInit+0x44>)
 80024e4:	69db      	ldr	r3, [r3, #28]
 80024e6:	4a0b      	ldr	r2, [pc, #44]	; (8002514 <HAL_TIM_Base_MspInit+0x44>)
 80024e8:	f043 0301 	orr.w	r3, r3, #1
 80024ec:	61d3      	str	r3, [r2, #28]
 80024ee:	4b09      	ldr	r3, [pc, #36]	; (8002514 <HAL_TIM_Base_MspInit+0x44>)
 80024f0:	69db      	ldr	r3, [r3, #28]
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	60fb      	str	r3, [r7, #12]
 80024f8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80024fa:	2200      	movs	r2, #0
 80024fc:	2100      	movs	r1, #0
 80024fe:	201c      	movs	r0, #28
 8002500:	f7fd ff9f 	bl	8000442 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002504:	201c      	movs	r0, #28
 8002506:	f7fd ffb8 	bl	800047a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800250a:	bf00      	nop
 800250c:	3710      	adds	r7, #16
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	40021000 	.word	0x40021000

08002518 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800251c:	bf00      	nop
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr

08002526 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002526:	b480      	push	{r7}
 8002528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800252a:	e7fe      	b.n	800252a <HardFault_Handler+0x4>

0800252c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002530:	e7fe      	b.n	8002530 <MemManage_Handler+0x4>

08002532 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002532:	b480      	push	{r7}
 8002534:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002536:	e7fe      	b.n	8002536 <BusFault_Handler+0x4>

08002538 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800253c:	e7fe      	b.n	800253c <UsageFault_Handler+0x4>

0800253e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800253e:	b480      	push	{r7}
 8002540:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002542:	bf00      	nop
 8002544:	46bd      	mov	sp, r7
 8002546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254a:	4770      	bx	lr

0800254c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002550:	bf00      	nop
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr

0800255a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800255a:	b480      	push	{r7}
 800255c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800255e:	bf00      	nop
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800256c:	f7fd fe72 	bl	8000254 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002570:	bf00      	nop
 8002572:	bd80      	pop	{r7, pc}

08002574 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8002578:	2001      	movs	r0, #1
 800257a:	f7fe f939 	bl	80007f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800257e:	bf00      	nop
 8002580:	bd80      	pop	{r7, pc}
	...

08002584 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002588:	4802      	ldr	r0, [pc, #8]	; (8002594 <TIM2_IRQHandler+0x10>)
 800258a:	f7ff fa8e 	bl	8001aaa <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800258e:	bf00      	nop
 8002590:	bd80      	pop	{r7, pc}
 8002592:	bf00      	nop
 8002594:	20000030 	.word	0x20000030

08002598 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800259c:	4b1f      	ldr	r3, [pc, #124]	; (800261c <SystemInit+0x84>)
 800259e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025a2:	4a1e      	ldr	r2, [pc, #120]	; (800261c <SystemInit+0x84>)
 80025a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80025a8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80025ac:	4b1c      	ldr	r3, [pc, #112]	; (8002620 <SystemInit+0x88>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a1b      	ldr	r2, [pc, #108]	; (8002620 <SystemInit+0x88>)
 80025b2:	f043 0301 	orr.w	r3, r3, #1
 80025b6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80025b8:	4b19      	ldr	r3, [pc, #100]	; (8002620 <SystemInit+0x88>)
 80025ba:	685a      	ldr	r2, [r3, #4]
 80025bc:	4918      	ldr	r1, [pc, #96]	; (8002620 <SystemInit+0x88>)
 80025be:	4b19      	ldr	r3, [pc, #100]	; (8002624 <SystemInit+0x8c>)
 80025c0:	4013      	ands	r3, r2
 80025c2:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80025c4:	4b16      	ldr	r3, [pc, #88]	; (8002620 <SystemInit+0x88>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a15      	ldr	r2, [pc, #84]	; (8002620 <SystemInit+0x88>)
 80025ca:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80025ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025d2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80025d4:	4b12      	ldr	r3, [pc, #72]	; (8002620 <SystemInit+0x88>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a11      	ldr	r2, [pc, #68]	; (8002620 <SystemInit+0x88>)
 80025da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80025de:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80025e0:	4b0f      	ldr	r3, [pc, #60]	; (8002620 <SystemInit+0x88>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	4a0e      	ldr	r2, [pc, #56]	; (8002620 <SystemInit+0x88>)
 80025e6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80025ea:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80025ec:	4b0c      	ldr	r3, [pc, #48]	; (8002620 <SystemInit+0x88>)
 80025ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f0:	4a0b      	ldr	r2, [pc, #44]	; (8002620 <SystemInit+0x88>)
 80025f2:	f023 030f 	bic.w	r3, r3, #15
 80025f6:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80025f8:	4b09      	ldr	r3, [pc, #36]	; (8002620 <SystemInit+0x88>)
 80025fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025fc:	4908      	ldr	r1, [pc, #32]	; (8002620 <SystemInit+0x88>)
 80025fe:	4b0a      	ldr	r3, [pc, #40]	; (8002628 <SystemInit+0x90>)
 8002600:	4013      	ands	r3, r2
 8002602:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002604:	4b06      	ldr	r3, [pc, #24]	; (8002620 <SystemInit+0x88>)
 8002606:	2200      	movs	r2, #0
 8002608:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800260a:	4b04      	ldr	r3, [pc, #16]	; (800261c <SystemInit+0x84>)
 800260c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002610:	609a      	str	r2, [r3, #8]
#endif
}
 8002612:	bf00      	nop
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	e000ed00 	.word	0xe000ed00
 8002620:	40021000 	.word	0x40021000
 8002624:	f87fc00c 	.word	0xf87fc00c
 8002628:	ff00fccc 	.word	0xff00fccc

0800262c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800262c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002664 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002630:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002632:	e003      	b.n	800263c <LoopCopyDataInit>

08002634 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002634:	4b0c      	ldr	r3, [pc, #48]	; (8002668 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002636:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002638:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800263a:	3104      	adds	r1, #4

0800263c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800263c:	480b      	ldr	r0, [pc, #44]	; (800266c <LoopForever+0xa>)
	ldr	r3, =_edata
 800263e:	4b0c      	ldr	r3, [pc, #48]	; (8002670 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002640:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002642:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002644:	d3f6      	bcc.n	8002634 <CopyDataInit>
	ldr	r2, =_sbss
 8002646:	4a0b      	ldr	r2, [pc, #44]	; (8002674 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002648:	e002      	b.n	8002650 <LoopFillZerobss>

0800264a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800264a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800264c:	f842 3b04 	str.w	r3, [r2], #4

08002650 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002650:	4b09      	ldr	r3, [pc, #36]	; (8002678 <LoopForever+0x16>)
	cmp	r2, r3
 8002652:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002654:	d3f9      	bcc.n	800264a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002656:	f7ff ff9f 	bl	8002598 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800265a:	f000 f811 	bl	8002680 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800265e:	f7ff fddd 	bl	800221c <main>

08002662 <LoopForever>:

LoopForever:
    b LoopForever
 8002662:	e7fe      	b.n	8002662 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002664:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8002668:	08002728 	.word	0x08002728
	ldr	r0, =_sdata
 800266c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002670:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8002674:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8002678:	20000070 	.word	0x20000070

0800267c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800267c:	e7fe      	b.n	800267c <ADC1_2_IRQHandler>
	...

08002680 <__libc_init_array>:
 8002680:	b570      	push	{r4, r5, r6, lr}
 8002682:	4e0d      	ldr	r6, [pc, #52]	; (80026b8 <__libc_init_array+0x38>)
 8002684:	4c0d      	ldr	r4, [pc, #52]	; (80026bc <__libc_init_array+0x3c>)
 8002686:	1ba4      	subs	r4, r4, r6
 8002688:	10a4      	asrs	r4, r4, #2
 800268a:	2500      	movs	r5, #0
 800268c:	42a5      	cmp	r5, r4
 800268e:	d109      	bne.n	80026a4 <__libc_init_array+0x24>
 8002690:	4e0b      	ldr	r6, [pc, #44]	; (80026c0 <__libc_init_array+0x40>)
 8002692:	4c0c      	ldr	r4, [pc, #48]	; (80026c4 <__libc_init_array+0x44>)
 8002694:	f000 f820 	bl	80026d8 <_init>
 8002698:	1ba4      	subs	r4, r4, r6
 800269a:	10a4      	asrs	r4, r4, #2
 800269c:	2500      	movs	r5, #0
 800269e:	42a5      	cmp	r5, r4
 80026a0:	d105      	bne.n	80026ae <__libc_init_array+0x2e>
 80026a2:	bd70      	pop	{r4, r5, r6, pc}
 80026a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80026a8:	4798      	blx	r3
 80026aa:	3501      	adds	r5, #1
 80026ac:	e7ee      	b.n	800268c <__libc_init_array+0xc>
 80026ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80026b2:	4798      	blx	r3
 80026b4:	3501      	adds	r5, #1
 80026b6:	e7f2      	b.n	800269e <__libc_init_array+0x1e>
 80026b8:	08002720 	.word	0x08002720
 80026bc:	08002720 	.word	0x08002720
 80026c0:	08002720 	.word	0x08002720
 80026c4:	08002724 	.word	0x08002724

080026c8 <memset>:
 80026c8:	4402      	add	r2, r0
 80026ca:	4603      	mov	r3, r0
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d100      	bne.n	80026d2 <memset+0xa>
 80026d0:	4770      	bx	lr
 80026d2:	f803 1b01 	strb.w	r1, [r3], #1
 80026d6:	e7f9      	b.n	80026cc <memset+0x4>

080026d8 <_init>:
 80026d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026da:	bf00      	nop
 80026dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026de:	bc08      	pop	{r3}
 80026e0:	469e      	mov	lr, r3
 80026e2:	4770      	bx	lr

080026e4 <_fini>:
 80026e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026e6:	bf00      	nop
 80026e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026ea:	bc08      	pop	{r3}
 80026ec:	469e      	mov	lr, r3
 80026ee:	4770      	bx	lr
