# Systolic Array Matrix Multiplier - FPGA Accelerator

## Overview
This project implements a high-performance 8Ã—8 matrix multiplier using a systolic array architecture on FPGA. The design features:

Hardware acceleration of matrix operations

Pipelined systolic array with 64 processing elements

AXI GPIO interface for CPU-FPGA communication

Interrupt-driven operation for efficient synchronization
