Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan  3 12:57:24 2019
| Host         : ASUSANTI running 64-bit major release  (build 9200)
| Command      : report_methodology -file MAC_methodology_drc_routed.rpt -pb MAC_methodology_drc_routed.pb -rpx MAC_methodology_drc_routed.rpx
| Design       : MAC
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 26
+----------+----------+------------------------------------------+------------+
| Rule     | Severity | Description                              | Violations |
+----------+----------+------------------------------------------+------------+
| DPIR-1   | Warning  | Asynchronous driver check                | 5          |
| SYNTH-13 | Warning  | combinational multiplier                 | 1          |
| XDCH-2   | Warning  | Same min and max delay values on IO port | 20         |
+----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP plusOp input pin plusOp/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP plusOp input pin plusOp/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP plusOp input pin plusOp/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP plusOp input pin plusOp/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP plusOp input pin plusOp/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance DADDA/p_trans.
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[0]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[10]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[11]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[12]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[13]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[14]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[15]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[16]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[17]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[18]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[19]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[1]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[2]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[3]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[4]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[5]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#17 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[6]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#18 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[7]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#19 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[8]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>

XDCH-2#20 Warning
Same min and max delay values on IO port  
The same output delay of 0.500 ns has been defined on port 's[9]' relative to clock sys_clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock sys_clk_pin 0.500 [all_outputs]
C:/Users/srome/Desktop/ETSIT/TFG/Pablo Ituero/FPGA y Vivado/MAC_8b/MAC_8b.srcs/constrs_1/imports/FPGA y Vivado/Nexys4DDR_Master.xdc (Line: 12)
Related violations: <none>


