{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544002321545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544002321553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 17:32:01 2018 " "Processing started: Wed Dec 05 17:32:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544002321553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544002321553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256 -c sha256" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544002321553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544002322072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544002322072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sha256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256-behaviour " "Found design unit 1: sha256-behaviour" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544002330799 ""} { "Info" "ISGN_ENTITY_NAME" "1 sha256 " "Found entity 1: sha256" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544002330799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544002330799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sha256_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256_types " "Found design unit 1: sha256_types" {  } { { "sha256_types.vhd" "" { Text "G:/FPGA/sha256_3/sha256_types.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544002330800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544002330800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file sha256_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256_functions " "Found design unit 1: sha256_functions" {  } { { "sha256_functions.vhd" "" { Text "G:/FPGA/sha256_3/sha256_functions.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544002330801 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sha256_functions-body " "Found design unit 2: sha256_functions-body" {  } { { "sha256_functions.vhd" "" { Text "G:/FPGA/sha256_3/sha256_functions.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544002330801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544002330801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sha256_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sha256_constants " "Found design unit 1: sha256_constants" {  } { { "sha256_constants.vhd" "" { Text "G:/FPGA/sha256_3/sha256_constants.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544002330802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544002330802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.v" "" { Text "G:/FPGA/sha256_3/mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544002330804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544002330804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "G:/FPGA/sha256_3/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544002330804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544002330804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testrom-behaviour " "Found design unit 1: testrom-behaviour" {  } { { "testrom.vhd" "" { Text "G:/FPGA/sha256_3/testrom.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544002330806 ""} { "Info" "ISGN_ENTITY_NAME" "1 testrom " "Found entity 1: testrom" {  } { { "testrom.vhd" "" { Text "G:/FPGA/sha256_3/testrom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544002330806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544002330806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem2-SYN " "Found design unit 1: mem2-SYN" {  } { { "mem2.vhd" "" { Text "G:/FPGA/sha256_3/mem2.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544002330807 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem2 " "Found entity 1: mem2" {  } { { "mem2.vhd" "" { Text "G:/FPGA/sha256_3/mem2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544002330807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544002330807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sha256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_sha256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_sha256-testbench " "Found design unit 1: tb_sha256-testbench" {  } { { "tb_sha256.vhd" "" { Text "G:/FPGA/sha256_3/tb_sha256.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544002330808 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_sha256 " "Found entity 1: tb_sha256" {  } { { "tb_sha256.vhd" "" { Text "G:/FPGA/sha256_3/tb_sha256.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544002330808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544002330808 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "enable tb_sha256.vhd(30) " "VHDL error at tb_sha256.vhd(30): formal port or parameter \"enable\" must have actual or default value" {  } { { "tb_sha256.vhd" "" { Text "G:/FPGA/sha256_3/tb_sha256.vhd" 30 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1544002330810 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "enable sha256.vhd(19) " "HDL error at sha256.vhd(19): see declaration for object \"enable\"" {  } { { "sha256.vhd" "" { Text "G:/FPGA/sha256_3/sha256.vhd" 19 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544002330810 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544002330911 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 05 17:32:10 2018 " "Processing ended: Wed Dec 05 17:32:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544002330911 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544002330911 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544002330911 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544002330911 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544002331554 ""}
