{
	"finish__design__instance__count__class:antenna_cell": 6,
	"finish__design__instance__area__class:antenna_cell": 33.8688,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 73.3824,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 423.36,
	"finish__design__instance__count__class:timing_repair_buffer": 23,
	"finish__design__instance__area__class:timing_repair_buffer": 1010.42,
	"finish__design__instance__count__class:inverter": 4,
	"finish__design__instance__area__class:inverter": 67.7376,
	"finish__design__instance__count__class:sequential_cell": 16,
	"finish__design__instance__area__class:sequential_cell": 1535.39,
	"finish__design__instance__count__class:multi_input_combinational_cell": 34,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1275.72,
	"finish__design__instance__count": 87,
	"finish__design__instance__area": 4419.88,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 8.39777,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.900303,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.925225,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00360769,
	"finish__power__switching__total": 0.0009611,
	"finish__power__leakage__total": 3.16656e-07,
	"finish__power__total": 0.0045691,
	"finish__design__io": 23,
	"finish__design__die__area": 544851,
	"finish__design__core__area": 537752,
	"finish__design__instance__count": 891,
	"finish__design__instance__area": 8958.3,
	"finish__design__instance__count__stdcell": 891,
	"finish__design__instance__area__stdcell": 8958.3,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0166588,
	"finish__design__instance__utilization__stdcell": 0.0166588,
	"finish__design__rows": 145,
	"finish__design__rows:GF018hv5v_green_sc9": 145,
	"finish__design__sites": 190530,
	"finish__design__sites:GF018hv5v_green_sc9": 190530,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}