

================================================================
== Vivado HLS Report for 'smvm'
================================================================
* Date:           Thu Jun  6 22:57:03 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        smvmProject
* Solution:       Loop2PU2C2values
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   33|   41|   33|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- loop1   |   32|   40|  8 ~ 10  |          -|          -|      4|    no    |
        | + loop2  |    4|    6|         5|          1|          1| 0 ~ 2 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    321|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     87|
|Register         |        0|      -|     533|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     533|    472|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |tmp_6_1_fu_359_p2             |     *    |      3|  0|  20|          32|          32|
    |tmp_6_fu_355_p2               |     *    |      3|  0|  20|          32|          32|
    |i_1_fu_248_p2                 |     +    |      0|  0|  12|           3|           1|
    |k_1_1_fu_300_p2               |     +    |      0|  0|  39|          32|           2|
    |k_1_fu_274_p2                 |     +    |      0|  0|  39|           1|          32|
    |ytmp_1_1_fu_368_p2            |     +    |      0|  0|  39|          32|          32|
    |ytmp_1_fu_363_p2              |     +    |      0|  0|  39|          32|          32|
    |exitcond_fu_242_p2            |   icmp   |      0|  0|   9|           3|           4|
    |tmp_3_1_fu_280_p2             |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_264_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_predicate_tran8to9_state4  |    or    |      0|  0|   2|           1|           1|
    |values_load_0_phi_fu_341_p3   |  select  |      0|  0|  32|           1|          32|
    |values_load_1_phi_fu_348_p3   |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                 |    xor   |      0|  0|   2|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      6|  0| 321|         235|         298|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter4      |   9|          2|    1|          2|
    |ap_phi_mux_k1_phi_fu_212_p4  |   9|          2|   32|         64|
    |i_reg_198                    |   9|          2|    3|          6|
    |k1_reg_209                   |   9|          2|   32|         64|
    |ytmp_lcssa_reg_231           |   9|          2|   32|         64|
    |ytmp_reg_219                 |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  87|         18|  133|        270|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |iFirstEl_load_reg_401      |  32|   0|   32|          0|
    |i_1_reg_376                |   3|   0|    3|          0|
    |i_reg_198                  |   3|   0|    3|          0|
    |k1_reg_209                 |  32|   0|   32|          0|
    |k_1_1_reg_430              |  32|   0|   32|          0|
    |newIndex_reg_420           |  31|   0|   31|          0|
    |tmp_3_1_reg_416            |   1|   0|    1|          0|
    |tmp_3_reg_407              |   1|   0|    1|          0|
    |tmp_6_1_reg_496            |  32|   0|   32|          0|
    |tmp_6_reg_491              |  32|   0|   32|          0|
    |tmp_7_reg_435              |   1|   0|    1|          0|
    |tmp_reg_381                |   3|   0|   64|         61|
    |values_load_0_phi_reg_471  |  32|   0|   32|          0|
    |values_load_1_phi_reg_481  |  32|   0|   32|          0|
    |vector_load_1_reg_486      |  32|   0|   32|          0|
    |vector_load_reg_476        |  32|   0|   32|          0|
    |ytmp_lcssa_reg_231         |  32|   0|   32|          0|
    |ytmp_reg_219               |  32|   0|   32|          0|
    |tmp_3_1_reg_416            |  64|  32|    1|          0|
    |tmp_3_reg_407              |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 533|  64|  468|         61|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     smvm     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     smvm     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     smvm     | return value |
|ap_done              | out |    1| ap_ctrl_hs |     smvm     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     smvm     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     smvm     | return value |
|iFirstEl_address0    | out |    3|  ap_memory |   iFirstEl   |     array    |
|iFirstEl_ce0         | out |    1|  ap_memory |   iFirstEl   |     array    |
|iFirstEl_q0          |  in |   32|  ap_memory |   iFirstEl   |     array    |
|iFirstEl_address1    | out |    3|  ap_memory |   iFirstEl   |     array    |
|iFirstEl_ce1         | out |    1|  ap_memory |   iFirstEl   |     array    |
|iFirstEl_q1          |  in |   32|  ap_memory |   iFirstEl   |     array    |
|iNonZeroEl_address0  | out |    4|  ap_memory |  iNonZeroEl  |     array    |
|iNonZeroEl_ce0       | out |    1|  ap_memory |  iNonZeroEl  |     array    |
|iNonZeroEl_q0        |  in |   32|  ap_memory |  iNonZeroEl  |     array    |
|iNonZeroEl_address1  | out |    4|  ap_memory |  iNonZeroEl  |     array    |
|iNonZeroEl_ce1       | out |    1|  ap_memory |  iNonZeroEl  |     array    |
|iNonZeroEl_q1        |  in |   32|  ap_memory |  iNonZeroEl  |     array    |
|values_0_address0    | out |    3|  ap_memory |   values_0   |     array    |
|values_0_ce0         | out |    1|  ap_memory |   values_0   |     array    |
|values_0_q0          |  in |   32|  ap_memory |   values_0   |     array    |
|values_0_address1    | out |    3|  ap_memory |   values_0   |     array    |
|values_0_ce1         | out |    1|  ap_memory |   values_0   |     array    |
|values_0_q1          |  in |   32|  ap_memory |   values_0   |     array    |
|values_1_address0    | out |    2|  ap_memory |   values_1   |     array    |
|values_1_ce0         | out |    1|  ap_memory |   values_1   |     array    |
|values_1_q0          |  in |   32|  ap_memory |   values_1   |     array    |
|values_1_address1    | out |    2|  ap_memory |   values_1   |     array    |
|values_1_ce1         | out |    1|  ap_memory |   values_1   |     array    |
|values_1_q1          |  in |   32|  ap_memory |   values_1   |     array    |
|mulRes_address0      | out |    2|  ap_memory |    mulRes    |     array    |
|mulRes_ce0           | out |    1|  ap_memory |    mulRes    |     array    |
|mulRes_we0           | out |    1|  ap_memory |    mulRes    |     array    |
|mulRes_d0            | out |   32|  ap_memory |    mulRes    |     array    |
|vector_address0      | out |    2|  ap_memory |    vector    |     array    |
|vector_ce0           | out |    1|  ap_memory |    vector    |     array    |
|vector_q0            |  in |   32|  ap_memory |    vector    |     array    |
|vector_address1      | out |    2|  ap_memory |    vector    |     array    |
|vector_ce1           | out |    1|  ap_memory |    vector    |     array    |
|vector_q1            |  in |   32|  ap_memory |    vector    |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

