#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Nov 19 20:58:55 2023
# Process ID: 13292
# Current directory: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10424 C:\Users\82106\Documents\GitHub\ECE_exp2\week12\DAC\DAC_more\DAC_more\DAC_more.xpr
# Log file: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/vivado.log
# Journal file: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more\vivado.jou
# Running On: BAYERNchampions, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16873 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1479.023 ; gain = 368.598
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: dac_more
INFO: [Device 21-403] Loading part xc7s75fgga484-1
INFO: [Synth 8-11241] undeclared symbol 'number_btn', assumed default net type 'wire' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:49]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2273.598 ; gain = 403.668
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dac_more' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:23]
INFO: [Synth 8-6157] synthesizing module 'oneshot_universal' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/oneshot_universal.v:23]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oneshot_universal' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/oneshot_universal.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7_controller' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/seg7_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7_controller' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/seg7_controller.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'bin' does not match port width (6) of module 'seg7_controller' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:48]
INFO: [Synth 8-6157] synthesizing module 'text' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:23]
ERROR: [Synth 8-439] module 'B2' not found [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:49]
ERROR: [Synth 8-6156] failed synthesizing module 'text' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'dac_more' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2363.324 ; gain = 493.395
---------------------------------------------------------------------------------
RTL Elaboration failed
10 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: dac_more
INFO: [Synth 8-11241] undeclared symbol 'number_btn', assumed default net type 'wire' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:49]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2382.551 ; gain = 15.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dac_more' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:23]
INFO: [Synth 8-6157] synthesizing module 'oneshot_universal' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/oneshot_universal.v:23]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oneshot_universal' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/oneshot_universal.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7_controller' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/seg7_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7_controller' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/seg7_controller.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'bin' does not match port width (6) of module 'seg7_controller' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:48]
INFO: [Synth 8-6157] synthesizing module 'text' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:23]
ERROR: [Synth 8-685] variable 'bcd_out' should not be used in output port connection [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:49]
ERROR: [Synth 8-6156] failed synthesizing module 'text' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'dac_more' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2382.551 ; gain = 15.195
---------------------------------------------------------------------------------
RTL Elaboration failed
9 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: dac_more
INFO: [Synth 8-11241] undeclared symbol 'number_btn', assumed default net type 'wire' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:49]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2402.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dac_more' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:23]
INFO: [Synth 8-6157] synthesizing module 'oneshot_universal' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/oneshot_universal.v:23]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oneshot_universal' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/oneshot_universal.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7_controller' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/seg7_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7_controller' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/seg7_controller.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'bin' does not match port width (6) of module 'seg7_controller' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:48]
INFO: [Synth 8-6157] synthesizing module 'text' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:23]
ERROR: [Synth 8-685] variable 'bcd_out' should not be used in output port connection [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:49]
ERROR: [Synth 8-6156] failed synthesizing module 'text' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'dac_more' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2402.688 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
9 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: dac_more
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2402.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dac_more' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:23]
INFO: [Synth 8-6157] synthesizing module 'oneshot_universal' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/oneshot_universal.v:23]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oneshot_universal' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/oneshot_universal.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7_controller' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/seg7_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7_controller' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/seg7_controller.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'bin' does not match port width (6) of module 'seg7_controller' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:48]
INFO: [Synth 8-6157] synthesizing module 'text' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:23]
ERROR: [Synth 8-685] variable 'bcd_out' should not be used in output port connection [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:49]
ERROR: [Synth 8-6156] failed synthesizing module 'text' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'dac_more' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2402.688 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
8 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: dac_more
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2402.688 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dac_more' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:23]
INFO: [Synth 8-6157] synthesizing module 'oneshot_universal' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/oneshot_universal.v:23]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oneshot_universal' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/oneshot_universal.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7_controller' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/seg7_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7_controller' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/seg7_controller.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'bin' does not match port width (6) of module 'seg7_controller' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:48]
INFO: [Synth 8-6157] synthesizing module 'text' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:23]
ERROR: [Synth 8-685] variable 'bcd_out' should not be used in output port connection [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:48]
ERROR: [Synth 8-6156] failed synthesizing module 'text' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'dac_more' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2402.688 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
8 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: dac_more
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2405.508 ; gain = 2.820
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dac_more' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:23]
INFO: [Synth 8-6157] synthesizing module 'oneshot_universal' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/oneshot_universal.v:23]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oneshot_universal' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/oneshot_universal.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7_controller' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/seg7_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7_controller' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/seg7_controller.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'bin' does not match port width (6) of module 'seg7_controller' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:48]
INFO: [Synth 8-6157] synthesizing module 'text' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:23]
ERROR: [Synth 8-685] variable 'bcd_out' should not be used in output port connection [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:49]
ERROR: [Synth 8-6156] failed synthesizing module 'text' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'dac_more' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2405.508 ; gain = 2.820
---------------------------------------------------------------------------------
RTL Elaboration failed
8 Infos, 1 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: dac_more
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2410.199 ; gain = 4.691
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dac_more' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:23]
INFO: [Synth 8-6157] synthesizing module 'oneshot_universal' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/oneshot_universal.v:23]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oneshot_universal' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/oneshot_universal.v:23]
INFO: [Synth 8-6157] synthesizing module 'seg7_controller' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/seg7_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seg7_controller' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/seg7_controller.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'bin' does not match port width (6) of module 'seg7_controller' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:48]
INFO: [Synth 8-6157] synthesizing module 'text' [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:23]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:99]
INFO: [Synth 8-226] default block is never used [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:58]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:179]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001000 is unreachable [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:137]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000001001 is unreachable [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:138]
INFO: [Synth 8-226] default block is never used [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:128]
INFO: [Synth 8-6155] done synthesizing module 'text' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:56]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:87]
INFO: [Synth 8-6155] done synthesizing module 'dac_more' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:23]
WARNING: [Synth 8-3848] Net dac_d_temp in module/entity text does not have driver. [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/text.v:33]
WARNING: [Synth 8-6014] Unused sequential element dac_ldacn_reg was removed.  [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:116]
WARNING: [Synth 8-7137] Register dac_d_reg in module dac_more has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/sources_1/new/dac_more.v:93]
WARNING: [Synth 8-7129] Port number_btn[9] in module text is either unconnected or has no load
WARNING: [Synth 8-7129] Port number_btn[8] in module text is either unconnected or has no load
WARNING: [Synth 8-7129] Port number_btn[7] in module text is either unconnected or has no load
WARNING: [Synth 8-7129] Port number_btn[6] in module text is either unconnected or has no load
WARNING: [Synth 8-7129] Port number_btn[5] in module text is either unconnected or has no load
WARNING: [Synth 8-7129] Port number_btn[4] in module text is either unconnected or has no load
WARNING: [Synth 8-7129] Port number_btn[3] in module text is either unconnected or has no load
WARNING: [Synth 8-7129] Port number_btn[2] in module text is either unconnected or has no load
WARNING: [Synth 8-7129] Port number_btn[1] in module text is either unconnected or has no load
WARNING: [Synth 8-7129] Port number_btn[0] in module text is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2410.199 ; gain = 4.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2413.371 ; gain = 7.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2413.371 ; gain = 7.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2413.371 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/constrs_1/new/dac.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/constrs_1/new/dac.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/constrs_1/new/dac.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/constrs_1/new/dac.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2519.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.715 ; gain = 148.207
17 Infos, 19 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2553.715 ; gain = 148.207
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.runs/synth_1/dac_more.dcp to C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -jobs 4
[Sun Nov 19 22:19:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.runs/synth_1/runme.log
[Sun Nov 19 22:19:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Nov 19 22:21:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/week12/DAC/DAC_more/DAC_more/DAC_more.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Nov 19 22:24:51 2023...
