// Seed: 3647907899
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  always @(posedge 1) begin
    if (1'h0) id_2 <= 1;
    else begin
      id_2 = id_4 == id_4;
    end
  end
  assign id_2 = 1;
endmodule
