library IEEE;
use IEEE.std_logic_1164.all;

entity tb_32bitalu is
 
end tb_32bitalu;

architecture structure of tb_32bitalu is 

component alu32
  port(i_A,i_B  : in std_logic_vector(31 downto 0);
       i_Control: in std_logic_vector(3 downto 0);
       o_Carry,o_Overflow,o_Zero : out std_logic;
       o_F : out std_logic_vector(31 downto 0));
end component;

signal s_A,s_B : std_logic_vector(31 downto 0);
signal s_Control : std_logic_vector(3 downto 0);
signal s_Carry, s_Overflow, s_Zero : std_logic;
signal s_F : std_logic_vector(31 downto 0);

begin

alu: alu32
    port map(i_A  => s_A,
		  i_B   => s_B,
		  i_Control  => s_Control,
		  o_Carry => s_Carry,
		  o_Overflow => s_Overflow,
		  o_Zero => s_Zero,
  	          o_F  => s_F);

process
  begin

    s_A <= "00000000000000000000000000000000";
    s_B <= "00000000000000000000000000000000";
    s_Control <= '0000';
    wait for 100 ns;

  end process;


end structure;