###############################################################
#  Generated by:      Cadence Encounter 14.23-s044_1
#  OS:                Linux x86_64(Host ID cadpc02)
#  Generated on:      Wed Apr 24 21:21:17 2019
#  Design:            router
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Hold Check with Pin outWest/read_reg_reg[0]/CKN 
Endpoint:   outWest/read_reg_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: outWest/read_reg_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.091
+ Phase Shift                   0.000
= Required Time                 1.479
  Arrival Time                  2.243
  Slack Time                    0.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                             |       |               |             |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                         |   ^   | clk           |             |       |   0.000 |   -0.764 | 
     | clk__L1_I0/A                |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -0.755 | 
     | clk__L1_I0/Y                |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.378 | 
     | outWest/read_reg_reg[0]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.624 | 
     | outWest/read_reg_reg[0]/Q   |   v   | outWest/n1941 | DFFNSRX1TS  | 0.702 |   2.090 |    1.326 | 
     | outWest/U982/A0             |   v   | outWest/n1941 | AOI22X1TS   | 0.000 |   2.090 |    1.326 | 
     | outWest/U982/Y              |   ^   | outWest/n1964 | AOI22X1TS   | 0.153 |   2.243 |    1.479 | 
     | outWest/read_reg_reg[0]/D   |   ^   | outWest/n1964 | DFFNSRX1TS  | 0.000 |   2.243 |    1.479 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                             |       |            |             |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                         |   ^   | clk        |             |       |   0.000 |    0.764 | 
     | clk__L1_I0/A                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.773 | 
     | clk__L1_I0/Y                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.150 | 
     | outWest/read_reg_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.153 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin outNorth/read_reg_reg[0]/CKN 
Endpoint:   outNorth/read_reg_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: outNorth/read_reg_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.089
+ Phase Shift                   0.000
= Required Time                 1.478
  Arrival Time                  2.242
  Slack Time                    0.764
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                              |       |                |             |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk            |             |       |   0.000 |   -0.764 | 
     | clk__L1_I0/A                 |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -0.755 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.378 | 
     | outNorth/read_reg_reg[0]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.624 | 
     | outNorth/read_reg_reg[0]/Q   |   v   | outNorth/n1949 | DFFNSRX1TS  | 0.700 |   2.088 |    1.324 | 
     | outNorth/U988/A0             |   v   | outNorth/n1949 | AOI22X1TS   | 0.000 |   2.088 |    1.324 | 
     | outNorth/U988/Y              |   ^   | outNorth/n1336 | AOI22X1TS   | 0.154 |   2.242 |    1.478 | 
     | outNorth/read_reg_reg[0]/D   |   ^   | outNorth/n1336 | DFFNSRX1TS  | 0.000 |   2.242 |    1.478 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                              |       |            |             |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk        |             |       |   0.000 |    0.764 | 
     | clk__L1_I0/A                 |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.773 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.150 | 
     | outNorth/read_reg_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.153 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin outEast/read_reg_reg[0]/CKN 
Endpoint:   outEast/read_reg_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: outEast/read_reg_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.087
+ Phase Shift                   0.000
= Required Time                 1.476
  Arrival Time                  2.255
  Slack Time                    0.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                             |       |               |             |       |  Time   |   Time   | 
     |-----------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                         |   ^   | clk           |             |       |   0.000 |   -0.780 | 
     | clk__L1_I0/A                |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -0.771 | 
     | clk__L1_I0/Y                |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.394 | 
     | outEast/read_reg_reg[0]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.609 | 
     | outEast/read_reg_reg[0]/Q   |   v   | outEast/n1924 | DFFNSRX1TS  | 0.706 |   2.095 |    1.315 | 
     | outEast/U986/A0             |   v   | outEast/n1924 | AOI22X1TS   | 0.000 |   2.095 |    1.315 | 
     | outEast/U986/Y              |   ^   | outEast/n1947 | AOI22X1TS   | 0.161 |   2.255 |    1.476 | 
     | outEast/read_reg_reg[0]/D   |   ^   | outEast/n1947 | DFFNSRX1TS  | 0.000 |   2.255 |    1.476 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin             |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                             |       |            |             |       |  Time   |   Time   | 
     |-----------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                         |   ^   | clk        |             |       |   0.000 |    0.780 | 
     | clk__L1_I0/A                |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.789 | 
     | clk__L1_I0/Y                |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.166 | 
     | outEast/read_reg_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.168 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin inNorth/memWrite_reg/CK 
Endpoint:   inNorth/memWrite_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: inNorth/memWrite_reg/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          7.335
+ Hold                         -0.111
+ Phase Shift                   0.000
= Required Time                 7.224
  Arrival Time                  8.010
  Slack Time                    0.786
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                         |       |                |             |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk            |             |       |   6.000 |    5.214 | 
     | clk__L1_I0/A            |   v   | clk            | CLKINVX16TS | 0.009 |   6.009 |    5.223 | 
     | clk__L1_I0/Y            |   ^   | clk__L1_N0     | CLKINVX16TS | 0.324 |   6.332 |    5.546 | 
     | inNorth/memWrite_reg/CK |   ^   | clk__L1_N0     | DFFHQX1TS   | 1.002 |   7.335 |    6.549 | 
     | inNorth/memWrite_reg/Q  |   ^   | memWrite_NORTH | DFFHQX1TS   | 0.382 |   7.716 |    6.930 | 
     | inNorth/U3/B1           |   ^   | memWrite_NORTH | AO22XLTS    | 0.000 |   7.716 |    6.930 | 
     | inNorth/U3/Y            |   ^   | inNorth/n22    | AO22XLTS    | 0.294 |   8.010 |    7.224 | 
     | inNorth/memWrite_reg/D  |   ^   | inNorth/n22    | DFFHQX1TS   | 0.000 |   8.010 |    7.224 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                         |       |            |             |       |  Time   |   Time   | 
     |-------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                     |   v   | clk        |             |       |   6.000 |    6.786 | 
     | clk__L1_I0/A            |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    6.795 | 
     | clk__L1_I0/Y            |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.333 |    7.119 | 
     | inNorth/memWrite_reg/CK |   ^   | clk__L1_N0 | DFFHQX1TS   | 1.002 |   7.335 |    8.121 | 
     +-----------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin outSouth/read_reg_reg[0]/CKN 
Endpoint:   outSouth/read_reg_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: outSouth/read_reg_reg[0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 1.473
  Arrival Time                  2.267
  Slack Time                    0.794
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                              |       |                |             |       |  Time   |   Time   | 
     |------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk            |             |       |   0.000 |   -0.794 | 
     | clk__L1_I0/A                 |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -0.785 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.408 | 
     | outSouth/read_reg_reg[0]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.594 | 
     | outSouth/read_reg_reg[0]/Q   |   v   | outSouth/n1933 | DFFNSRX1TS  | 0.712 |   2.101 |    1.307 | 
     | outSouth/U981/A0             |   v   | outSouth/n1933 | AOI22X1TS   | 0.000 |   2.101 |    1.307 | 
     | outSouth/U981/Y              |   ^   | outSouth/n1956 | AOI22X1TS   | 0.166 |   2.267 |    1.473 | 
     | outSouth/read_reg_reg[0]/D   |   ^   | outSouth/n1956 | DFFNSRX1TS  | 0.000 |   2.267 |    1.473 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                              |       |            |             |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk        |             |       |   0.000 |    0.794 | 
     | clk__L1_I0/A                 |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.803 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.180 | 
     | outSouth/read_reg_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.183 | 
     +----------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin inNorth/memRead_reg/CK 
Endpoint:   inNorth/memRead_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: inNorth/memRead_reg/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          7.335
+ Hold                         -0.114
+ Phase Shift                   0.000
= Required Time                 7.221
  Arrival Time                  8.023
  Slack Time                    0.802
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                        |       |               |             |       |  Time   |   Time   | 
     |------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk           |             |       |   6.000 |    5.198 | 
     | clk__L1_I0/A           |   v   | clk           | CLKINVX16TS | 0.009 |   6.009 |    5.207 | 
     | clk__L1_I0/Y           |   ^   | clk__L1_N0    | CLKINVX16TS | 0.324 |   6.332 |    5.531 | 
     | inNorth/memRead_reg/CK |   ^   | clk__L1_N0    | DFFHQX1TS   | 1.002 |   7.335 |    6.533 | 
     | inNorth/memRead_reg/Q  |   ^   | memRead_NORTH | DFFHQX1TS   | 0.391 |   7.726 |    6.924 | 
     | inNorth/U22/B0         |   ^   | memRead_NORTH | AO22XLTS    | 0.000 |   7.726 |    6.924 | 
     | inNorth/U22/Y          |   ^   | inNorth/n27   | AO22XLTS    | 0.297 |   8.023 |    7.221 | 
     | inNorth/memRead_reg/D  |   ^   | inNorth/n27   | DFFHQX1TS   | 0.000 |   8.023 |    7.221 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                        |       |            |             |       |  Time   |   Time   | 
     |------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                    |   v   | clk        |             |       |   6.000 |    6.802 | 
     | clk__L1_I0/A           |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    6.811 | 
     | clk__L1_I0/Y           |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.333 |    7.134 | 
     | inNorth/memRead_reg/CK |   ^   | clk__L1_N0 | DFFHQX1TS   | 1.002 |   7.335 |    8.137 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin cacheController/prevMemRead_A_reg/CKN 
Endpoint:   cacheController/prevMemRead_A_reg/D (^) checked with  leading edge 
of 'clk'
Beginpoint: cacheController/isWrite_reg[0]/Q    (v) triggered by  leading edge 
of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.039
+ Phase Shift                   0.000
= Required Time                 1.427
  Arrival Time                  2.369
  Slack Time                    0.941
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |            Net             |    Cell     | Delay | Arrival | Required | 
     |                                     |       |                            |             |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------+-------------+-------+---------+----------| 
     | clk                                 |   ^   | clk                        |             |       |   0.000 |   -0.941 | 
     | clk__L1_I0/A                        |   ^   | clk                        | CLKINVX16TS | 0.009 |   0.009 |   -0.932 | 
     | clk__L1_I0/Y                        |   v   | clk__L1_N0                 | CLKINVX16TS | 0.377 |   0.386 |   -0.555 | 
     | cacheController/isWrite_reg[0]/CKN  |   v   | clk__L1_N0                 | DFFNSRX1TS  | 1.002 |   1.388 |    0.447 | 
     | cacheController/isWrite_reg[0]/Q    |   v   | cacheController/isWrite[0] | DFFNSRX1TS  | 0.730 |   2.118 |    1.177 | 
     | cacheController/U945/A0             |   v   | cacheController/isWrite[0] | OAI22X1TS   | 0.000 |   2.118 |    1.177 | 
     | cacheController/U945/Y              |   ^   | cacheController/n1203      | OAI22X1TS   | 0.250 |   2.369 |    1.427 | 
     | cacheController/prevMemRead_A_reg/D |   ^   | cacheController/n1203      | DFFNSRX1TS  | 0.000 |   2.369 |    1.427 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                       |       |            |             |       |  Time   |   Time   | 
     |---------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                   |   ^   | clk        |             |       |   0.000 |    0.942 | 
     | clk__L1_I0/A                          |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    0.951 | 
     | clk__L1_I0/Y                          |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.328 | 
     | cacheController/prevMemRead_A_reg/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.330 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin inWest/memRead_reg/CK 
Endpoint:   inWest/memRead_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: inWest/memRead_reg/Q (^) triggered by trailing edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          7.335
+ Hold                         -0.104
+ Phase Shift                   0.000
= Required Time                 7.231
  Arrival Time                  8.215
  Slack Time                    0.984
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net      |    Cell     | Delay | Arrival | Required | 
     |                       |       |              |             |       |  Time   |   Time   | 
     |-----------------------+-------+--------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk          |             |       |   6.000 |    5.016 | 
     | clk__L1_I0/A          |   v   | clk          | CLKINVX16TS | 0.009 |   6.009 |    5.025 | 
     | clk__L1_I0/Y          |   ^   | clk__L1_N0   | CLKINVX16TS | 0.324 |   6.332 |    5.348 | 
     | inWest/memRead_reg/CK |   ^   | clk__L1_N0   | DFFQX1TS    | 1.002 |   7.335 |    6.351 | 
     | inWest/memRead_reg/Q  |   ^   | memRead_WEST | DFFQX1TS    | 0.624 |   7.958 |    6.974 | 
     | inWest/U22/B0         |   ^   | memRead_WEST | AO22XLTS    | 0.000 |   7.958 |    6.974 | 
     | inWest/U22/Y          |   ^   | inWest/n19   | AO22XLTS    | 0.257 |   8.215 |    7.231 | 
     | inWest/memRead_reg/D  |   ^   | inWest/n19   | DFFQX1TS    | 0.000 |   8.215 |    7.231 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      6.000
     = Beginpoint Arrival Time            6.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                       |       |            |             |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                   |   v   | clk        |             |       |   6.000 |    6.984 | 
     | clk__L1_I0/A          |   v   | clk        | CLKINVX16TS | 0.009 |   6.009 |    6.993 | 
     | clk__L1_I0/Y          |   ^   | clk__L1_N0 | CLKINVX16TS | 0.324 |   6.332 |    7.317 | 
     | inWest/memRead_reg/CK |   ^   | clk__L1_N0 | DFFQX1TS    | 1.002 |   7.335 |    8.319 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin outEast/readOutbuffer_reg[0]/CKN 
Endpoint:   outEast/readOutbuffer_reg[0]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outEast/readOutbuffer_reg[0]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.103
+ Phase Shift                   0.000
= Required Time                 1.491
  Arrival Time                  2.493
  Slack Time                    1.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.002 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -0.993 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.616 | 
     | outEast/readOutbuffer_reg[0]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.387 | 
     | outEast/readOutbuffer_reg[0]/QN  |   v   | outEast/n1946 | DFFNSRX1TS  | 0.990 |   2.379 |    1.377 | 
     | outEast/U1805/B1                 |   v   | outEast/n1946 | AOI32X1TS   | 0.000 |   2.379 |    1.377 | 
     | outEast/U1805/Y                  |   ^   | outEast/n2073 | AOI32X1TS   | 0.114 |   2.493 |    1.491 | 
     | outEast/readOutbuffer_reg[0]/D   |   ^   | outEast/n2073 | DFFNSRX1TS  | 0.000 |   2.493 |    1.491 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.002 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.011 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.388 | 
     | outEast/readOutbuffer_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.389 |    2.390 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin outNorth/write_reg_reg[2]/CKN 
Endpoint:   outNorth/write_reg_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: outNorth/write_reg_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.100
+ Phase Shift                   0.000
= Required Time                 1.488
  Arrival Time                  2.493
  Slack Time                    1.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                               |       |                |             |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                           |   ^   | clk            |             |       |   0.000 |   -1.005 | 
     | clk__L1_I0/A                  |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -0.996 | 
     | clk__L1_I0/Y                  |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.619 | 
     | outNorth/write_reg_reg[2]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.384 | 
     | outNorth/write_reg_reg[2]/Q   |   ^   | outNorth/n1959 | DFFNSRX1TS  | 0.862 |   2.251 |    1.246 | 
     | outNorth/U135/A0              |   ^   | outNorth/n1959 | AO22XLTS    | 0.000 |   2.251 |    1.246 | 
     | outNorth/U135/Y               |   ^   | outNorth/n1333 | AO22XLTS    | 0.242 |   2.493 |    1.488 | 
     | outNorth/write_reg_reg[2]/D   |   ^   | outNorth/n1333 | DFFNSRX1TS  | 0.000 |   2.493 |    1.488 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                               |       |            |             |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                           |   ^   | clk        |             |       |   0.000 |    1.005 | 
     | clk__L1_I0/A                  |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.014 | 
     | clk__L1_I0/Y                  |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.391 | 
     | outNorth/write_reg_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.393 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin outWest/write_reg_reg[2]/CKN 
Endpoint:   outWest/write_reg_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: outWest/write_reg_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.093
+ Phase Shift                   0.000
= Required Time                 1.482
  Arrival Time                  2.489
  Slack Time                    1.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                              |       |               |             |       |  Time   |   Time   | 
     |------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk           |             |       |   0.000 |   -1.008 | 
     | clk__L1_I0/A                 |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -0.999 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.621 | 
     | outWest/write_reg_reg[2]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.381 | 
     | outWest/write_reg_reg[2]/Q   |   ^   | outWest/n1951 | DFFNSRX1TS  | 0.852 |   2.240 |    1.233 | 
     | outWest/U139/A0              |   ^   | outWest/n1951 | AO22XLTS    | 0.000 |   2.240 |    1.233 | 
     | outWest/U139/Y               |   ^   | outWest/n1967 | AO22XLTS    | 0.249 |   2.489 |    1.482 | 
     | outWest/write_reg_reg[2]/D   |   ^   | outWest/n1967 | DFFNSRX1TS  | 0.000 |   2.489 |    1.482 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |             Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                              |       |            |             |       |  Time   |   Time   | 
     |------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                          |   ^   | clk        |             |       |   0.000 |    1.008 | 
     | clk__L1_I0/A                 |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.017 | 
     | clk__L1_I0/Y                 |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.394 | 
     | outWest/write_reg_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.389 |    2.396 | 
     +----------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin outEast/readOutbuffer_reg[4]/CKN 
Endpoint:   outEast/readOutbuffer_reg[4]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outEast/readOutbuffer_reg[4]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.103
+ Phase Shift                   0.000
= Required Time                 1.491
  Arrival Time                  2.500
  Slack Time                    1.009
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.009 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -1.000 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.623 | 
     | outEast/readOutbuffer_reg[4]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.380 | 
     | outEast/readOutbuffer_reg[4]/QN  |   v   | outEast/n1942 | DFFNSRX1TS  | 0.996 |   2.384 |    1.375 | 
     | outEast/U1789/B1                 |   v   | outEast/n1942 | AOI32X1TS   | 0.000 |   2.384 |    1.375 | 
     | outEast/U1789/Y                  |   ^   | outEast/n2069 | AOI32X1TS   | 0.116 |   2.500 |    1.491 | 
     | outEast/readOutbuffer_reg[4]/D   |   ^   | outEast/n2069 | DFFNSRX1TS  | 0.000 |   2.500 |    1.491 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.009 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.018 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.395 | 
     | outEast/readOutbuffer_reg[4]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.389 |    2.397 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin outEast/readOutbuffer_reg[2]/CKN 
Endpoint:   outEast/readOutbuffer_reg[2]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outEast/readOutbuffer_reg[2]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.099
+ Phase Shift                   0.000
= Required Time                 1.488
  Arrival Time                  2.502
  Slack Time                    1.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.014 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -1.005 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.628 | 
     | outEast/readOutbuffer_reg[2]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.389 |    0.375 | 
     | outEast/readOutbuffer_reg[2]/QN  |   v   | outEast/n1944 | DFFNSRX1TS  | 0.993 |   2.382 |    1.368 | 
     | outEast/U1797/B1                 |   v   | outEast/n1944 | AOI32X1TS   | 0.000 |   2.382 |    1.368 | 
     | outEast/U1797/Y                  |   ^   | outEast/n2071 | AOI32X1TS   | 0.120 |   2.502 |    1.488 | 
     | outEast/readOutbuffer_reg[2]/D   |   ^   | outEast/n2071 | DFFNSRX1TS  | 0.000 |   2.502 |    1.488 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.014 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.023 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.400 | 
     | outEast/readOutbuffer_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.402 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin outWest/readOutbuffer_reg[3]/CKN 
Endpoint:   outWest/readOutbuffer_reg[3]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outWest/readOutbuffer_reg[3]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.100
+ Phase Shift                   0.000
= Required Time                 1.489
  Arrival Time                  2.503
  Slack Time                    1.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.014 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -1.005 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.628 | 
     | outWest/readOutbuffer_reg[3]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.389 |    0.375 | 
     | outWest/readOutbuffer_reg[3]/QN  |   v   | outWest/n1960 | DFFNSRX1TS  | 0.995 |   2.384 |    1.370 | 
     | outWest/U1810/B1                 |   v   | outWest/n1960 | AOI32X1TS   | 0.000 |   2.384 |    1.370 | 
     | outWest/U1810/Y                  |   ^   | outWest/n2087 | AOI32X1TS   | 0.119 |   2.503 |    1.489 | 
     | outWest/readOutbuffer_reg[3]/D   |   ^   | outWest/n2087 | DFFNSRX1TS  | 0.000 |   2.503 |    1.489 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.014 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.023 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.400 | 
     | outWest/readOutbuffer_reg[3]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.402 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin cacheController/prevRequesterPort_B_reg[1]/CKN 
Endpoint:   cacheController/prevRequesterPort_B_reg[1]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/prevRequesterPort_B_reg[1]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.087
+ Phase Shift                   0.000
= Required Time                 1.476
  Arrival Time                  2.490
  Slack Time                    1.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                |       |                                        |             |       |  Time   |   Time   | 
     |------------------------------------------------+-------+----------------------------------------+-------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                    |             |       |   0.000 |   -1.014 | 
     | clk__L1_I0/A                                   |   ^   | clk                                    | CLKINVX16TS | 0.009 |   0.009 |   -1.005 | 
     | clk__L1_I0/Y                                   |   v   | clk__L1_N0                             | CLKINVX16TS | 0.377 |   0.386 |   -0.628 | 
     | cacheController/prevRequesterPort_B_reg[1]/CKN |   v   | clk__L1_N0                             | DFFNSRX1TS  | 1.002 |   1.388 |    0.374 | 
     | cacheController/prevRequesterPort_B_reg[1]/Q   |   ^   | cacheController/prevRequesterPort_B[1] | DFFNSRX1TS  | 0.827 |   2.215 |    1.201 | 
     | cacheController/U789/B0                        |   ^   | cacheController/prevRequesterPort_B[1] | AOI22X1TS   | 0.000 |   2.215 |    1.201 | 
     | cacheController/U789/Y                         |   v   | cacheController/n496                   | AOI22X1TS   | 0.143 |   2.358 |    1.344 | 
     | cacheController/U88/B0                         |   v   | cacheController/n496                   | OAI211XLTS  | 0.000 |   2.358 |    1.344 | 
     | cacheController/U88/Y                          |   ^   | cacheController/n1357                  | OAI211XLTS  | 0.132 |   2.490 |    1.476 | 
     | cacheController/prevRequesterPort_B_reg[1]/D   |   ^   | cacheController/n1357                  | DFFNSRX1TS  | 0.000 |   2.490 |    1.476 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                |       |            |             |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                            |   ^   | clk        |             |       |   0.000 |    1.014 | 
     | clk__L1_I0/A                                   |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.023 | 
     | clk__L1_I0/Y                                   |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.400 | 
     | cacheController/prevRequesterPort_B_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.403 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin outWest/readOutbuffer_reg[6]/CKN 
Endpoint:   outWest/readOutbuffer_reg[6]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outWest/readOutbuffer_reg[6]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.097
+ Phase Shift                   0.000
= Required Time                 1.486
  Arrival Time                  2.502
  Slack Time                    1.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.016 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -1.007 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.630 | 
     | outWest/readOutbuffer_reg[6]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.372 | 
     | outWest/readOutbuffer_reg[6]/QN  |   v   | outWest/n1957 | DFFNSRX1TS  | 0.991 |   2.380 |    1.364 | 
     | outWest/U1796/B1                 |   v   | outWest/n1957 | AOI32X1TS   | 0.000 |   2.380 |    1.364 | 
     | outWest/U1796/Y                  |   ^   | outWest/n2084 | AOI32X1TS   | 0.122 |   2.502 |    1.486 | 
     | outWest/readOutbuffer_reg[6]/D   |   ^   | outWest/n2084 | DFFNSRX1TS  | 0.000 |   2.502 |    1.486 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.016 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.025 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.402 | 
     | outWest/readOutbuffer_reg[6]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.405 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin outSouth/readOutbuffer_reg[4]/CKN 
Endpoint:   outSouth/readOutbuffer_reg[4]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outSouth/readOutbuffer_reg[4]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.102
+ Phase Shift                   0.000
= Required Time                 1.491
  Arrival Time                  2.508
  Slack Time                    1.017
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.017 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.008 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.631 | 
     | outSouth/readOutbuffer_reg[4]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.371 | 
     | outSouth/readOutbuffer_reg[4]/QN  |   v   | outSouth/n1951 | DFFNSRX1TS  | 1.000 |   2.389 |    1.371 | 
     | outSouth/U1798/B1                 |   v   | outSouth/n1951 | AOI32X1TS   | 0.000 |   2.389 |    1.371 | 
     | outSouth/U1798/Y                  |   ^   | outSouth/n2078 | AOI32X1TS   | 0.119 |   2.508 |    1.491 | 
     | outSouth/readOutbuffer_reg[4]/D   |   ^   | outSouth/n2078 | DFFNSRX1TS  | 0.000 |   2.508 |    1.491 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.017 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.026 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.403 | 
     | outSouth/readOutbuffer_reg[4]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.406 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin outWest/readOutbuffer_reg[5]/CKN 
Endpoint:   outWest/readOutbuffer_reg[5]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outWest/readOutbuffer_reg[5]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.098
+ Phase Shift                   0.000
= Required Time                 1.487
  Arrival Time                  2.505
  Slack Time                    1.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.018 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -1.009 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.632 | 
     | outWest/readOutbuffer_reg[5]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.370 | 
     | outWest/readOutbuffer_reg[5]/QN  |   v   | outWest/n1958 | DFFNSRX1TS  | 0.994 |   2.383 |    1.364 | 
     | outWest/U1800/B1                 |   v   | outWest/n1958 | AOI32X1TS   | 0.000 |   2.383 |    1.364 | 
     | outWest/U1800/Y                  |   ^   | outWest/n2085 | AOI32X1TS   | 0.122 |   2.505 |    1.487 | 
     | outWest/readOutbuffer_reg[5]/D   |   ^   | outWest/n2085 | DFFNSRX1TS  | 0.000 |   2.505 |    1.487 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.018 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.027 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.405 | 
     | outWest/readOutbuffer_reg[5]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.407 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin outEast/readOutbuffer_reg[5]/CKN 
Endpoint:   outEast/readOutbuffer_reg[5]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outEast/readOutbuffer_reg[5]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.094
+ Phase Shift                   0.000
= Required Time                 1.482
  Arrival Time                  2.501
  Slack Time                    1.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.019 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -1.010 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.633 | 
     | outEast/readOutbuffer_reg[5]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.370 | 
     | outEast/readOutbuffer_reg[5]/QN  |   v   | outEast/n1941 | DFFNSRX1TS  | 0.987 |   2.376 |    1.357 | 
     | outEast/U1784/B1                 |   v   | outEast/n1941 | AOI32X1TS   | 0.000 |   2.376 |    1.357 | 
     | outEast/U1784/Y                  |   ^   | outEast/n2068 | AOI32X1TS   | 0.126 |   2.501 |    1.482 | 
     | outEast/readOutbuffer_reg[5]/D   |   ^   | outEast/n2068 | DFFNSRX1TS  | 0.000 |   2.501 |    1.482 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.019 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.028 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.405 | 
     | outEast/readOutbuffer_reg[5]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.389 |    2.407 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin outWest/readOutbuffer_reg[2]/CKN 
Endpoint:   outWest/readOutbuffer_reg[2]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outWest/readOutbuffer_reg[2]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.094
+ Phase Shift                   0.000
= Required Time                 1.483
  Arrival Time                  2.503
  Slack Time                    1.020
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.020 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -1.011 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.634 | 
     | outWest/readOutbuffer_reg[2]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.368 | 
     | outWest/readOutbuffer_reg[2]/QN  |   v   | outWest/n1961 | DFFNSRX1TS  | 0.989 |   2.377 |    1.357 | 
     | outWest/U1814/B1                 |   v   | outWest/n1961 | AOI32X1TS   | 0.000 |   2.377 |    1.357 | 
     | outWest/U1814/Y                  |   ^   | outWest/n2088 | AOI32X1TS   | 0.126 |   2.503 |    1.483 | 
     | outWest/readOutbuffer_reg[2]/D   |   ^   | outWest/n2088 | DFFNSRX1TS  | 0.000 |   2.503 |    1.483 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.020 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.029 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.406 | 
     | outWest/readOutbuffer_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.409 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin cacheController/requesterAddressBuffer_
reg[0][1]/CKN 
Endpoint:   cacheController/requesterAddressBuffer_reg[0][1]/D (^) checked with 
leading edge of 'clk'
Beginpoint: cacheController/requesterAddressBuffer_reg[0][1]/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.102
+ Phase Shift                   0.000
= Required Time                 1.490
  Arrival Time                  2.512
  Slack Time                    1.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                                              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                          |             |       |   0.000 |   -1.021 | 
     | clk__L1_I0/A                                       |   ^   | clk                                          | CLKINVX16TS | 0.009 |   0.009 |   -1.012 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0                                   | CLKINVX16TS | 0.377 |   0.386 |   -0.635 | 
     | cacheController/requesterAddressBuffer_reg[0][1]/C |   v   | clk__L1_N0                                   | DFFNSRX1TS  | 1.002 |   1.389 |    0.367 | 
     | KN                                                 |       |                                              |             |       |         |          | 
     | cacheController/requesterAddressBuffer_reg[0][1]/Q |   ^   | cacheController/requesterAddressBuffer[0][1] | DFFNSRX1TS  | 0.854 |   2.242 |    1.221 | 
     | cacheController/U808/A1                            |   ^   | cacheController/requesterAddressBuffer[0][1] | AOI22X1TS   | 0.000 |   2.242 |    1.221 | 
     | cacheController/U808/Y                             |   v   | cacheController/n527                         | AOI22X1TS   | 0.154 |   2.396 |    1.375 | 
     | cacheController/U809/B0                            |   v   | cacheController/n527                         | OAI2BB1X1TS | 0.000 |   2.396 |    1.375 | 
     | cacheController/U809/Y                             |   ^   | cacheController/n1353                        | OAI2BB1X1TS | 0.116 |   2.512 |    1.490 | 
     | cacheController/requesterAddressBuffer_reg[0][1]/D |   ^   | cacheController/n1353                        | DFFNSRX1TS  | 0.000 |   2.512 |    1.490 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    1.021 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.030 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.407 | 
     | cacheController/requesterAddressBuffer_reg[0][1]/C |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.410 | 
     | KN                                                 |       |            |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin outEast/readOutbuffer_reg[3]/CKN 
Endpoint:   outEast/readOutbuffer_reg[3]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outEast/readOutbuffer_reg[3]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.095
+ Phase Shift                   0.000
= Required Time                 1.484
  Arrival Time                  2.505
  Slack Time                    1.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.021 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -1.012 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.635 | 
     | outEast/readOutbuffer_reg[3]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.367 | 
     | outEast/readOutbuffer_reg[3]/QN  |   v   | outEast/n1943 | DFFNSRX1TS  | 0.991 |   2.379 |    1.358 | 
     | outEast/U1793/B1                 |   v   | outEast/n1943 | AOI32X1TS   | 0.000 |   2.379 |    1.358 | 
     | outEast/U1793/Y                  |   ^   | outEast/n2070 | AOI32X1TS   | 0.125 |   2.505 |    1.484 | 
     | outEast/readOutbuffer_reg[3]/D   |   ^   | outEast/n2070 | DFFNSRX1TS  | 0.000 |   2.505 |    1.484 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.021 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.030 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.407 | 
     | outEast/readOutbuffer_reg[3]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.410 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin outNorth/readOutbuffer_reg[5]/CKN 
Endpoint:   outNorth/readOutbuffer_reg[5]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outNorth/readOutbuffer_reg[5]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.094
+ Phase Shift                   0.000
= Required Time                 1.482
  Arrival Time                  2.504
  Slack Time                    1.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.022 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.013 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.636 | 
     | outNorth/readOutbuffer_reg[5]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.389 |    0.367 | 
     | outNorth/readOutbuffer_reg[5]/QN  |   v   | outNorth/n1966 | DFFNSRX1TS  | 0.988 |   2.377 |    1.355 | 
     | outNorth/U1804/B1                 |   v   | outNorth/n1966 | AOI32X1TS   | 0.000 |   2.377 |    1.355 | 
     | outNorth/U1804/Y                  |   ^   | outNorth/n1215 | AOI32X1TS   | 0.127 |   2.504 |    1.482 | 
     | outNorth/readOutbuffer_reg[5]/D   |   ^   | outNorth/n1215 | DFFNSRX1TS  | 0.000 |   2.504 |    1.482 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.022 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.031 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.408 | 
     | outNorth/readOutbuffer_reg[5]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.410 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin outSouth/readOutbuffer_reg[6]/CKN 
Endpoint:   outSouth/readOutbuffer_reg[6]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outSouth/readOutbuffer_reg[6]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.099
+ Phase Shift                   0.000
= Required Time                 1.488
  Arrival Time                  2.511
  Slack Time                    1.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.023 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.014 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.637 | 
     | outSouth/readOutbuffer_reg[6]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.365 | 
     | outSouth/readOutbuffer_reg[6]/QN  |   v   | outSouth/n1949 | DFFNSRX1TS  | 1.000 |   2.388 |    1.365 | 
     | outSouth/U1789/B1                 |   v   | outSouth/n1949 | AOI32X1TS   | 0.000 |   2.388 |    1.365 | 
     | outSouth/U1789/Y                  |   ^   | outSouth/n2076 | AOI32X1TS   | 0.123 |   2.511 |    1.488 | 
     | outSouth/readOutbuffer_reg[6]/D   |   ^   | outSouth/n2076 | DFFNSRX1TS  | 0.000 |   2.511 |    1.488 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.023 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.032 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.409 | 
     | outSouth/readOutbuffer_reg[6]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.389 |    2.412 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin outSouth/readOutbuffer_reg[2]/CKN 
Endpoint:   outSouth/readOutbuffer_reg[2]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outSouth/readOutbuffer_reg[2]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.098
+ Phase Shift                   0.000
= Required Time                 1.487
  Arrival Time                  2.510
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.024 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.015 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.638 | 
     | outSouth/readOutbuffer_reg[2]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.365 | 
     | outSouth/readOutbuffer_reg[2]/QN  |   v   | outSouth/n1953 | DFFNSRX1TS  | 0.998 |   2.386 |    1.363 | 
     | outSouth/U1806/B1                 |   v   | outSouth/n1953 | AOI32X1TS   | 0.000 |   2.386 |    1.363 | 
     | outSouth/U1806/Y                  |   ^   | outSouth/n2080 | AOI32X1TS   | 0.124 |   2.510 |    1.487 | 
     | outSouth/readOutbuffer_reg[2]/D   |   ^   | outSouth/n2080 | DFFNSRX1TS  | 0.000 |   2.510 |    1.487 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.024 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.033 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.410 | 
     | outSouth/readOutbuffer_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.412 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin outNorth/readOutbuffer_reg[3]/CKN 
Endpoint:   outNorth/readOutbuffer_reg[3]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outNorth/readOutbuffer_reg[3]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.094
+ Phase Shift                   0.000
= Required Time                 1.483
  Arrival Time                  2.507
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.024 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.015 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.638 | 
     | outNorth/readOutbuffer_reg[3]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.365 | 
     | outNorth/readOutbuffer_reg[3]/QN  |   v   | outNorth/n1968 | DFFNSRX1TS  | 0.991 |   2.379 |    1.355 | 
     | outNorth/U1814/B1                 |   v   | outNorth/n1968 | AOI32X1TS   | 0.000 |   2.379 |    1.355 | 
     | outNorth/U1814/Y                  |   ^   | outNorth/n1213 | AOI32X1TS   | 0.127 |   2.507 |    1.483 | 
     | outNorth/readOutbuffer_reg[3]/D   |   ^   | outNorth/n1213 | DFFNSRX1TS  | 0.000 |   2.507 |    1.483 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.024 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.033 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.410 | 
     | outNorth/readOutbuffer_reg[3]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.412 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin outNorth/readOutbuffer_reg[4]/CKN 
Endpoint:   outNorth/readOutbuffer_reg[4]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outNorth/readOutbuffer_reg[4]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.097
+ Phase Shift                   0.000
= Required Time                 1.486
  Arrival Time                  2.510
  Slack Time                    1.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.024 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.015 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.638 | 
     | outNorth/readOutbuffer_reg[4]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.389 |    0.364 | 
     | outNorth/readOutbuffer_reg[4]/QN  |   v   | outNorth/n1967 | DFFNSRX1TS  | 0.997 |   2.385 |    1.361 | 
     | outNorth/U1810/B1                 |   v   | outNorth/n1967 | AOI32X1TS   | 0.000 |   2.385 |    1.361 | 
     | outNorth/U1810/Y                  |   ^   | outNorth/n1214 | AOI32X1TS   | 0.125 |   2.510 |    1.486 | 
     | outNorth/readOutbuffer_reg[4]/D   |   ^   | outNorth/n1214 | DFFNSRX1TS  | 0.000 |   2.510 |    1.486 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.024 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.033 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.411 | 
     | outNorth/readOutbuffer_reg[4]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.413 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin outEast/readOutbuffer_reg[6]/CKN 
Endpoint:   outEast/readOutbuffer_reg[6]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outEast/readOutbuffer_reg[6]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.097
+ Phase Shift                   0.000
= Required Time                 1.485
  Arrival Time                  2.510
  Slack Time                    1.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.025 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -1.016 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.638 | 
     | outEast/readOutbuffer_reg[6]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.364 | 
     | outEast/readOutbuffer_reg[6]/QN  |   v   | outEast/n1940 | DFFNSRX1TS  | 0.996 |   2.384 |    1.360 | 
     | outEast/U1780/B1                 |   v   | outEast/n1940 | AOI32X1TS   | 0.000 |   2.384 |    1.360 | 
     | outEast/U1780/Y                  |   ^   | outEast/n2067 | AOI32X1TS   | 0.125 |   2.510 |    1.485 | 
     | outEast/readOutbuffer_reg[6]/D   |   ^   | outEast/n2067 | DFFNSRX1TS  | 0.000 |   2.510 |    1.485 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.025 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.034 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.411 | 
     | outEast/readOutbuffer_reg[6]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.413 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin outWest/readOutbuffer_reg[1]/CKN 
Endpoint:   outWest/readOutbuffer_reg[1]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outWest/readOutbuffer_reg[1]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.090
+ Phase Shift                   0.000
= Required Time                 1.479
  Arrival Time                  2.505
  Slack Time                    1.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.026 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -1.017 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.640 | 
     | outWest/readOutbuffer_reg[1]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.362 | 
     | outWest/readOutbuffer_reg[1]/QN  |   v   | outWest/n1962 | DFFNSRX1TS  | 0.986 |   2.374 |    1.348 | 
     | outWest/U1818/B1                 |   v   | outWest/n1962 | AOI32X1TS   | 0.000 |   2.374 |    1.348 | 
     | outWest/U1818/Y                  |   ^   | outWest/n2089 | AOI32X1TS   | 0.131 |   2.505 |    1.479 | 
     | outWest/readOutbuffer_reg[1]/D   |   ^   | outWest/n2089 | DFFNSRX1TS  | 0.000 |   2.505 |    1.479 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.026 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.035 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.412 | 
     | outWest/readOutbuffer_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.415 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin outNorth/readOutbuffer_reg[0]/CKN 
Endpoint:   outNorth/readOutbuffer_reg[0]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outNorth/readOutbuffer_reg[0]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.093
+ Phase Shift                   0.000
= Required Time                 1.481
  Arrival Time                  2.508
  Slack Time                    1.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.027 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.018 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.641 | 
     | outNorth/readOutbuffer_reg[0]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.362 | 
     | outNorth/readOutbuffer_reg[0]/QN  |   v   | outNorth/n1971 | DFFNSRX1TS  | 0.993 |   2.381 |    1.354 | 
     | outNorth/U1826/B1                 |   v   | outNorth/n1971 | AOI32X1TS   | 0.000 |   2.381 |    1.354 | 
     | outNorth/U1826/Y                  |   ^   | outNorth/n1210 | AOI32X1TS   | 0.127 |   2.508 |    1.481 | 
     | outNorth/readOutbuffer_reg[0]/D   |   ^   | outNorth/n1210 | DFFNSRX1TS  | 0.000 |   2.508 |    1.481 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.027 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.036 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.413 | 
     | outNorth/readOutbuffer_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.415 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin cacheController/isWrite_reg[5]/CKN 
Endpoint:   cacheController/isWrite_reg[5]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: cacheController/isWrite_reg[5]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.091
+ Phase Shift                   0.000
= Required Time                 1.479
  Arrival Time                  2.507
  Slack Time                    1.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |          Net          |    Cell     | Delay | Arrival | Required | 
     |                                    |       |                       |             |       |  Time   |   Time   | 
     |------------------------------------+-------+-----------------------+-------------+-------+---------+----------| 
     | clk                                |   ^   | clk                   |             |       |   0.000 |   -1.027 | 
     | clk__L1_I0/A                       |   ^   | clk                   | CLKINVX16TS | 0.009 |   0.009 |   -1.018 | 
     | clk__L1_I0/Y                       |   v   | clk__L1_N0            | CLKINVX16TS | 0.377 |   0.386 |   -0.641 | 
     | cacheController/isWrite_reg[5]/CKN |   v   | clk__L1_N0            | DFFNSRX1TS  | 1.002 |   1.388 |    0.361 | 
     | cacheController/isWrite_reg[5]/QN  |   v   | cacheController/n833  | DFFNSRX1TS  | 0.984 |   2.373 |    1.345 | 
     | cacheController/U905/B1            |   v   | cacheController/n833  | AOI32X1TS   | 0.000 |   2.373 |    1.345 | 
     | cacheController/U905/Y             |   ^   | cacheController/n1214 | AOI32X1TS   | 0.134 |   2.507 |    1.479 | 
     | cacheController/isWrite_reg[5]/D   |   ^   | cacheController/n1214 | DFFNSRX1TS  | 0.000 |   2.507 |    1.479 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                    |       |            |             |       |  Time   |   Time   | 
     |------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                |   ^   | clk        |             |       |   0.000 |    1.027 | 
     | clk__L1_I0/A                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.036 | 
     | clk__L1_I0/Y                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.414 | 
     | cacheController/isWrite_reg[5]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.416 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin outSouth/readOutbuffer_reg[0]/CKN 
Endpoint:   outSouth/readOutbuffer_reg[0]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outSouth/readOutbuffer_reg[0]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.093
+ Phase Shift                   0.000
= Required Time                 1.482
  Arrival Time                  2.509
  Slack Time                    1.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.028 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.019 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.642 | 
     | outSouth/readOutbuffer_reg[0]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.361 | 
     | outSouth/readOutbuffer_reg[0]/QN  |   v   | outSouth/n1955 | DFFNSRX1TS  | 0.992 |   2.380 |    1.352 | 
     | outSouth/U1814/B1                 |   v   | outSouth/n1955 | AOI32X1TS   | 0.000 |   2.380 |    1.352 | 
     | outSouth/U1814/Y                  |   ^   | outSouth/n2082 | AOI32X1TS   | 0.129 |   2.509 |    1.482 | 
     | outSouth/readOutbuffer_reg[0]/D   |   ^   | outSouth/n2082 | DFFNSRX1TS  | 0.000 |   2.509 |    1.482 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.028 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.037 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.414 | 
     | outSouth/readOutbuffer_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.416 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin outNorth/readOutbuffer_reg[7]/CKN 
Endpoint:   outNorth/readOutbuffer_reg[7]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outNorth/readOutbuffer_reg[7]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.094
+ Phase Shift                   0.000
= Required Time                 1.482
  Arrival Time                  2.510
  Slack Time                    1.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.028 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.019 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.642 | 
     | outNorth/readOutbuffer_reg[7]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.360 | 
     | outNorth/readOutbuffer_reg[7]/QN  |   v   | outNorth/n1964 | DFFNSRX1TS  | 0.993 |   2.382 |    1.354 | 
     | outNorth/U1795/B1                 |   v   | outNorth/n1964 | AOI32X1TS   | 0.000 |   2.382 |    1.354 | 
     | outNorth/U1795/Y                  |   ^   | outNorth/n1217 | AOI32X1TS   | 0.129 |   2.510 |    1.482 | 
     | outNorth/readOutbuffer_reg[7]/D   |   ^   | outNorth/n1217 | DFFNSRX1TS  | 0.000 |   2.510 |    1.482 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.028 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.037 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.414 | 
     | outNorth/readOutbuffer_reg[7]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.417 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin outEast/readOutbuffer_reg[1]/CKN 
Endpoint:   outEast/readOutbuffer_reg[1]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outEast/readOutbuffer_reg[1]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.095
+ Phase Shift                   0.000
= Required Time                 1.483
  Arrival Time                  2.513
  Slack Time                    1.030
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.030 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -1.021 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.644 | 
     | outEast/readOutbuffer_reg[1]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.389 |    0.359 | 
     | outEast/readOutbuffer_reg[1]/QN  |   v   | outEast/n1945 | DFFNSRX1TS  | 0.996 |   2.385 |    1.355 | 
     | outEast/U1801/B1                 |   v   | outEast/n1945 | AOI32X1TS   | 0.000 |   2.385 |    1.355 | 
     | outEast/U1801/Y                  |   ^   | outEast/n2072 | AOI32X1TS   | 0.128 |   2.513 |    1.483 | 
     | outEast/readOutbuffer_reg[1]/D   |   ^   | outEast/n2072 | DFFNSRX1TS  | 0.000 |   2.513 |    1.483 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.030 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.039 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.416 | 
     | outEast/readOutbuffer_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.418 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin outEast/readOutbuffer_reg[7]/CKN 
Endpoint:   outEast/readOutbuffer_reg[7]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outEast/readOutbuffer_reg[7]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.480
  Arrival Time                  2.510
  Slack Time                    1.030
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.030 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -1.021 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.644 | 
     | outEast/readOutbuffer_reg[7]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.359 | 
     | outEast/readOutbuffer_reg[7]/QN  |   v   | outEast/n1939 | DFFNSRX1TS  | 0.991 |   2.379 |    1.349 | 
     | outEast/U1775/B1                 |   v   | outEast/n1939 | AOI32X1TS   | 0.000 |   2.379 |    1.349 | 
     | outEast/U1775/Y                  |   ^   | outEast/n2066 | AOI32X1TS   | 0.131 |   2.510 |    1.480 | 
     | outEast/readOutbuffer_reg[7]/D   |   ^   | outEast/n2066 | DFFNSRX1TS  | 0.000 |   2.510 |    1.480 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.030 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.039 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.416 | 
     | outEast/readOutbuffer_reg[7]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.389 |    2.418 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin outWest/readOutbuffer_reg[7]/CKN 
Endpoint:   outWest/readOutbuffer_reg[7]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outWest/readOutbuffer_reg[7]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.088
+ Phase Shift                   0.000
= Required Time                 1.477
  Arrival Time                  2.508
  Slack Time                    1.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.031 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -1.022 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.645 | 
     | outWest/readOutbuffer_reg[7]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.389 |    0.357 | 
     | outWest/readOutbuffer_reg[7]/QN  |   v   | outWest/n1956 | DFFNSRX1TS  | 0.985 |   2.374 |    1.342 | 
     | outWest/U1791/B1                 |   v   | outWest/n1956 | AOI32X1TS   | 0.000 |   2.374 |    1.342 | 
     | outWest/U1791/Y                  |   ^   | outWest/n2083 | AOI32X1TS   | 0.134 |   2.508 |    1.477 | 
     | outWest/readOutbuffer_reg[7]/D   |   ^   | outWest/n2083 | DFFNSRX1TS  | 0.000 |   2.508 |    1.477 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.032 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.041 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.418 | 
     | outWest/readOutbuffer_reg[7]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.420 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin outNorth/readOutbuffer_reg[2]/CKN 
Endpoint:   outNorth/readOutbuffer_reg[2]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outNorth/readOutbuffer_reg[2]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.099
+ Phase Shift                   0.000
= Required Time                 1.487
  Arrival Time                  2.519
  Slack Time                    1.032
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.032 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.023 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.646 | 
     | outNorth/readOutbuffer_reg[2]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.357 | 
     | outNorth/readOutbuffer_reg[2]/QN  |   v   | outNorth/n1969 | DFFNSRX1TS  | 1.004 |   2.392 |    1.361 | 
     | outNorth/U1818/B1                 |   v   | outNorth/n1969 | AOI32X1TS   | 0.000 |   2.392 |    1.361 | 
     | outNorth/U1818/Y                  |   ^   | outNorth/n1212 | AOI32X1TS   | 0.126 |   2.519 |    1.487 | 
     | outNorth/readOutbuffer_reg[2]/D   |   ^   | outNorth/n1212 | DFFNSRX1TS  | 0.000 |   2.519 |    1.487 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.032 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.041 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.418 | 
     | outNorth/readOutbuffer_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.389 |    2.420 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin outWest/readOutbuffer_reg[0]/CKN 
Endpoint:   outWest/readOutbuffer_reg[0]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outWest/readOutbuffer_reg[0]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.089
+ Phase Shift                   0.000
= Required Time                 1.478
  Arrival Time                  2.510
  Slack Time                    1.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.033 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -1.024 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.647 | 
     | outWest/readOutbuffer_reg[0]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.356 | 
     | outWest/readOutbuffer_reg[0]/QN  |   v   | outWest/n1963 | DFFNSRX1TS  | 0.988 |   2.377 |    1.344 | 
     | outWest/U1822/B1                 |   v   | outWest/n1963 | AOI32X1TS   | 0.000 |   2.377 |    1.344 | 
     | outWest/U1822/Y                  |   ^   | outWest/n2090 | AOI32X1TS   | 0.134 |   2.510 |    1.478 | 
     | outWest/readOutbuffer_reg[0]/D   |   ^   | outWest/n2090 | DFFNSRX1TS  | 0.000 |   2.510 |    1.478 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.033 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.042 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.419 | 
     | outWest/readOutbuffer_reg[0]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.421 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin outSouth/readOutbuffer_reg[1]/CKN 
Endpoint:   outSouth/readOutbuffer_reg[1]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outSouth/readOutbuffer_reg[1]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.091
+ Phase Shift                   0.000
= Required Time                 1.480
  Arrival Time                  2.514
  Slack Time                    1.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.034 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.025 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.648 | 
     | outSouth/readOutbuffer_reg[1]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.355 | 
     | outSouth/readOutbuffer_reg[1]/QN  |   v   | outSouth/n1954 | DFFNSRX1TS  | 0.993 |   2.381 |    1.348 | 
     | outSouth/U1810/B1                 |   v   | outSouth/n1954 | AOI32X1TS   | 0.000 |   2.381 |    1.348 | 
     | outSouth/U1810/Y                  |   ^   | outSouth/n2081 | AOI32X1TS   | 0.132 |   2.513 |    1.480 | 
     | outSouth/readOutbuffer_reg[1]/D   |   ^   | outSouth/n2081 | DFFNSRX1TS  | 0.000 |   2.514 |    1.480 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.034 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.043 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.420 | 
     | outSouth/readOutbuffer_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.422 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin outWest/readOutbuffer_reg[4]/CKN 
Endpoint:   outWest/readOutbuffer_reg[4]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outWest/readOutbuffer_reg[4]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.480
  Arrival Time                  2.515
  Slack Time                    1.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |      Net      |    Cell     | Delay | Arrival | Required | 
     |                                  |       |               |             |       |  Time   |   Time   | 
     |----------------------------------+-------+---------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk           |             |       |   0.000 |   -1.034 | 
     | clk__L1_I0/A                     |   ^   | clk           | CLKINVX16TS | 0.009 |   0.009 |   -1.025 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0    | CLKINVX16TS | 0.377 |   0.386 |   -0.648 | 
     | outWest/readOutbuffer_reg[4]/CKN |   v   | clk__L1_N0    | DFFNSRX1TS  | 1.002 |   1.388 |    0.354 | 
     | outWest/readOutbuffer_reg[4]/QN  |   v   | outWest/n1959 | DFFNSRX1TS  | 0.994 |   2.383 |    1.348 | 
     | outWest/U1806/B1                 |   v   | outWest/n1959 | AOI32X1TS   | 0.000 |   2.383 |    1.348 | 
     | outWest/U1806/Y                  |   ^   | outWest/n2086 | AOI32X1TS   | 0.132 |   2.515 |    1.480 | 
     | outWest/readOutbuffer_reg[4]/D   |   ^   | outWest/n2086 | DFFNSRX1TS  | 0.000 |   2.515 |    1.480 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                  |       |            |             |       |  Time   |   Time   | 
     |----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                              |   ^   | clk        |             |       |   0.000 |    1.035 | 
     | clk__L1_I0/A                     |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.043 | 
     | clk__L1_I0/Y                     |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.421 | 
     | outWest/readOutbuffer_reg[4]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.423 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin outSouth/write_reg_reg[2]/CKN 
Endpoint:   outSouth/write_reg_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: outSouth/write_reg_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.480
  Arrival Time                  2.515
  Slack Time                    1.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                               |       |                |             |       |  Time   |   Time   | 
     |-------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                           |   ^   | clk            |             |       |   0.000 |   -1.035 | 
     | clk__L1_I0/A                  |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.026 | 
     | clk__L1_I0/Y                  |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.649 | 
     | outSouth/write_reg_reg[2]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.354 | 
     | outSouth/write_reg_reg[2]/Q   |   ^   | outSouth/n1943 | DFFNSRX1TS  | 0.867 |   2.256 |    1.221 | 
     | outSouth/U132/A0              |   ^   | outSouth/n1943 | AO22XLTS    | 0.000 |   2.256 |    1.221 | 
     | outSouth/U132/Y               |   ^   | outSouth/n1959 | AO22XLTS    | 0.259 |   2.515 |    1.480 | 
     | outSouth/write_reg_reg[2]/D   |   ^   | outSouth/n1959 | DFFNSRX1TS  | 0.000 |   2.515 |    1.480 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                               |       |            |             |       |  Time   |   Time   | 
     |-------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                           |   ^   | clk        |             |       |   0.000 |    1.035 | 
     | clk__L1_I0/A                  |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.044 | 
     | clk__L1_I0/Y                  |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.421 | 
     | outSouth/write_reg_reg[2]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.423 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin outNorth/readOutbuffer_reg[1]/CKN 
Endpoint:   outNorth/readOutbuffer_reg[1]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outNorth/readOutbuffer_reg[1]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.088
+ Phase Shift                   0.000
= Required Time                 1.477
  Arrival Time                  2.512
  Slack Time                    1.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.036 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.027 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.649 | 
     | outNorth/readOutbuffer_reg[1]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.353 | 
     | outNorth/readOutbuffer_reg[1]/QN  |   v   | outNorth/n1970 | DFFNSRX1TS  | 0.988 |   2.377 |    1.341 | 
     | outNorth/U1822/B1                 |   v   | outNorth/n1970 | AOI32X1TS   | 0.000 |   2.377 |    1.341 | 
     | outNorth/U1822/Y                  |   ^   | outNorth/n1211 | AOI32X1TS   | 0.135 |   2.512 |    1.477 | 
     | outNorth/readOutbuffer_reg[1]/D   |   ^   | outNorth/n1211 | DFFNSRX1TS  | 0.000 |   2.512 |    1.477 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.036 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.045 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.422 | 
     | outNorth/readOutbuffer_reg[1]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.424 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin outSouth/readOutbuffer_reg[3]/CKN 
Endpoint:   outSouth/readOutbuffer_reg[3]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outSouth/readOutbuffer_reg[3]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.089
+ Phase Shift                   0.000
= Required Time                 1.478
  Arrival Time                  2.516
  Slack Time                    1.038
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.038 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.029 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.652 | 
     | outSouth/readOutbuffer_reg[3]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.351 | 
     | outSouth/readOutbuffer_reg[3]/QN  |   v   | outSouth/n1952 | DFFNSRX1TS  | 0.992 |   2.381 |    1.343 | 
     | outSouth/U1802/B1                 |   v   | outSouth/n1952 | AOI32X1TS   | 0.000 |   2.381 |    1.343 | 
     | outSouth/U1802/Y                  |   ^   | outSouth/n2079 | AOI32X1TS   | 0.135 |   2.516 |    1.478 | 
     | outSouth/readOutbuffer_reg[3]/D   |   ^   | outSouth/n2079 | DFFNSRX1TS  | 0.000 |   2.516 |    1.478 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.038 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.047 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.424 | 
     | outSouth/readOutbuffer_reg[3]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.426 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin outSouth/readOutbuffer_reg[5]/CKN 
Endpoint:   outSouth/readOutbuffer_reg[5]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outSouth/readOutbuffer_reg[5]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.092
+ Phase Shift                   0.000
= Required Time                 1.481
  Arrival Time                  2.521
  Slack Time                    1.040
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.040 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.031 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.654 | 
     | outSouth/readOutbuffer_reg[5]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.388 |    0.348 | 
     | outSouth/readOutbuffer_reg[5]/QN  |   v   | outSouth/n1950 | DFFNSRX1TS  | 0.999 |   2.387 |    1.347 | 
     | outSouth/U1793/B1                 |   v   | outSouth/n1950 | AOI32X1TS   | 0.000 |   2.387 |    1.347 | 
     | outSouth/U1793/Y                  |   ^   | outSouth/n2077 | AOI32X1TS   | 0.134 |   2.521 |    1.481 | 
     | outSouth/readOutbuffer_reg[5]/D   |   ^   | outSouth/n2077 | DFFNSRX1TS  | 0.000 |   2.521 |    1.481 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.040 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.049 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.426 | 
     | outSouth/readOutbuffer_reg[5]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.429 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin cacheController/dataToWriteBuffer_reg[2][5]/
CKN 
Endpoint:   cacheController/dataToWriteBuffer_reg[2][5]/D (^) checked with  
leading edge of 'clk'
Beginpoint: cacheController/dataToWriteBuffer_reg[3][5]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.105
+ Phase Shift                   0.000
= Required Time                 1.493
  Arrival Time                  2.538
  Slack Time                    1.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                   Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |                                         |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk                                     |             |       |   0.000 |   -1.045 | 
     | clk__L1_I0/A                                    |   ^   | clk                                     | CLKINVX16TS | 0.009 |   0.009 |   -1.036 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0                              | CLKINVX16TS | 0.377 |   0.386 |   -0.659 | 
     | cacheController/dataToWriteBuffer_reg[3][5]/CKN |   v   | clk__L1_N0                              | DFFNSRX1TS  | 1.002 |   1.389 |    0.343 | 
     | cacheController/dataToWriteBuffer_reg[3][5]/Q   |   ^   | cacheController/dataToWriteBuffer[3][5] | DFFNSRX1TS  | 0.886 |   2.275 |    1.230 | 
     | cacheController/U884/A0                         |   ^   | cacheController/dataToWriteBuffer[3][5] | AOI22X1TS   | 0.000 |   2.275 |    1.230 | 
     | cacheController/U884/Y                          |   v   | cacheController/n608                    | AOI22X1TS   | 0.156 |   2.431 |    1.386 | 
     | cacheController/U886/A                          |   v   | cacheController/n608                    | NAND2X1TS   | 0.000 |   2.431 |    1.386 | 
     | cacheController/U886/Y                          |   ^   | cacheController/n1250                   | NAND2X1TS   | 0.107 |   2.538 |    1.493 | 
     | cacheController/dataToWriteBuffer_reg[2][5]/D   |   ^   | cacheController/n1250                   | DFFNSRX1TS  | 0.000 |   2.538 |    1.493 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                 |       |            |             |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                             |   ^   | clk        |             |       |   0.000 |    1.045 | 
     | clk__L1_I0/A                                    |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.054 | 
     | clk__L1_I0/Y                                    |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.431 | 
     | cacheController/dataToWriteBuffer_reg[2][5]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.434 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin cacheController/requesterAddressBuffer_
reg[0][0]/CKN 
Endpoint:   cacheController/requesterAddressBuffer_reg[0][0]/D (^) checked with 
leading edge of 'clk'
Beginpoint: cacheController/requesterAddressBuffer_reg[0][0]/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.103
+ Phase Shift                   0.000
= Required Time                 1.491
  Arrival Time                  2.537
  Slack Time                    1.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                                              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                          |             |       |   0.000 |   -1.045 | 
     | clk__L1_I0/A                                       |   ^   | clk                                          | CLKINVX16TS | 0.009 |   0.009 |   -1.036 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0                                   | CLKINVX16TS | 0.377 |   0.386 |   -0.659 | 
     | cacheController/requesterAddressBuffer_reg[0][0]/C |   v   | clk__L1_N0                                   | DFFNSRX1TS  | 1.002 |   1.388 |    0.343 | 
     | KN                                                 |       |                                              |             |       |         |          | 
     | cacheController/requesterAddressBuffer_reg[0][0]/Q |   ^   | cacheController/requesterAddressBuffer[0][0] | DFFNSRX1TS  | 0.874 |   2.262 |    1.217 | 
     | cacheController/U806/A1                            |   ^   | cacheController/requesterAddressBuffer[0][0] | AOI22X1TS   | 0.000 |   2.262 |    1.217 | 
     | cacheController/U806/Y                             |   v   | cacheController/n526                         | AOI22X1TS   | 0.162 |   2.424 |    1.379 | 
     | cacheController/U807/B0                            |   v   | cacheController/n526                         | OAI2BB1X1TS | 0.000 |   2.424 |    1.379 | 
     | cacheController/U807/Y                             |   ^   | cacheController/n1354                        | OAI2BB1X1TS | 0.112 |   2.537 |    1.491 | 
     | cacheController/requesterAddressBuffer_reg[0][0]/D |   ^   | cacheController/n1354                        | DFFNSRX1TS  | 0.000 |   2.537 |    1.491 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    1.045 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.054 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.431 | 
     | cacheController/requesterAddressBuffer_reg[0][0]/C |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.434 | 
     | KN                                                 |       |            |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin outSouth/readOutbuffer_reg[7]/CKN 
Endpoint:   outSouth/readOutbuffer_reg[7]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outSouth/readOutbuffer_reg[7]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.082
+ Phase Shift                   0.000
= Required Time                 1.470
  Arrival Time                  2.517
  Slack Time                    1.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.046 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.037 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.660 | 
     | outSouth/readOutbuffer_reg[7]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.389 |    0.342 | 
     | outSouth/readOutbuffer_reg[7]/QN  |   v   | outSouth/n1948 | DFFNSRX1TS  | 0.985 |   2.373 |    1.327 | 
     | outSouth/U1784/B1                 |   v   | outSouth/n1948 | AOI32X1TS   | 0.000 |   2.373 |    1.327 | 
     | outSouth/U1784/Y                  |   ^   | outSouth/n2075 | AOI32X1TS   | 0.144 |   2.517 |    1.470 | 
     | outSouth/readOutbuffer_reg[7]/D   |   ^   | outSouth/n2075 | DFFNSRX1TS  | 0.000 |   2.517 |    1.470 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.046 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.055 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.432 | 
     | outSouth/readOutbuffer_reg[7]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.435 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin cacheController/requesterAddressBuffer_
reg[1][2]/CKN 
Endpoint:   cacheController/requesterAddressBuffer_reg[1][2]/D (^) checked with 
leading edge of 'clk'
Beginpoint: cacheController/requesterAddressBuffer_reg[1][2]/Q (^) triggered by 
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.085
+ Phase Shift                   0.000
= Required Time                 1.474
  Arrival Time                  2.522
  Slack Time                    1.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                     Net                      |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |                                              |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+----------------------------------------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk                                          |             |       |   0.000 |   -1.048 | 
     | clk__L1_I0/A                                       |   ^   | clk                                          | CLKINVX16TS | 0.009 |   0.009 |   -1.039 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0                                   | CLKINVX16TS | 0.377 |   0.386 |   -0.662 | 
     | cacheController/requesterAddressBuffer_reg[1][2]/C |   v   | clk__L1_N0                                   | DFFNSRX1TS  | 1.002 |   1.388 |    0.341 | 
     | KN                                                 |       |                                              |             |       |         |          | 
     | cacheController/requesterAddressBuffer_reg[1][2]/Q |   ^   | cacheController/requesterAddressBuffer[1][2] | DFFNSRX1TS  | 0.852 |   2.240 |    1.193 | 
     | cacheController/U824/A1N                           |   ^   | cacheController/requesterAddressBuffer[1][2] | OAI2BB2XLTS | 0.000 |   2.240 |    1.193 | 
     | cacheController/U824/Y                             |   ^   | cacheController/n1348                        | OAI2BB2XLTS | 0.281 |   2.522 |    1.474 | 
     | cacheController/requesterAddressBuffer_reg[1][2]/D |   ^   | cacheController/n1348                        | DFFNSRX1TS  | 0.000 |   2.522 |    1.474 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                    |       |            |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                                |   ^   | clk        |             |       |   0.000 |    1.048 | 
     | clk__L1_I0/A                                       |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.057 | 
     | clk__L1_I0/Y                                       |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.434 | 
     | cacheController/requesterAddressBuffer_reg[1][2]/C |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.436 | 
     | KN                                                 |       |            |             |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin outWest/destinationAddressbuffer_reg[3][8]/CKN 
Endpoint:   outWest/destinationAddressbuffer_reg[3][8]/D (^) checked with  
leading edge of 'clk'
Beginpoint: outWest/destinationAddressbuffer_reg[3][8]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.088
+ Phase Shift                   0.000
= Required Time                 1.476
  Arrival Time                  2.524
  Slack Time                    1.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |                  Net                   |    Cell     | Delay | Arrival | Required | 
     |                                                |       |                                        |             |       |  Time   |   Time   | 
     |------------------------------------------------+-------+----------------------------------------+-------------+-------+---------+----------| 
     | clk                                            |   ^   | clk                                    |             |       |   0.000 |   -1.048 | 
     | clk__L1_I0/A                                   |   ^   | clk                                    | CLKINVX16TS | 0.009 |   0.009 |   -1.039 | 
     | clk__L1_I0/Y                                   |   v   | clk__L1_N0                             | CLKINVX16TS | 0.377 |   0.386 |   -0.662 | 
     | outWest/destinationAddressbuffer_reg[3][8]/CKN |   v   | clk__L1_N0                             | DFFNSRX1TS  | 1.002 |   1.388 |    0.340 | 
     | outWest/destinationAddressbuffer_reg[3][8]/Q   |   ^   | outWest/destinationAddressbuffer[3][8] | DFFNSRX1TS  | 0.858 |   2.247 |    1.199 | 
     | outWest/U601/A1                                |   ^   | outWest/destinationAddressbuffer[3][8] | AOI22X1TS   | 0.000 |   2.247 |    1.199 | 
     | outWest/U601/Y                                 |   v   | outWest/n153                           | AOI22X1TS   | 0.146 |   2.393 |    1.345 | 
     | outWest/U604/B0                                |   v   | outWest/n153                           | OAI211XLTS  | 0.000 |   2.393 |    1.345 | 
     | outWest/U604/Y                                 |   ^   | outWest/n2147                          | OAI211XLTS  | 0.131 |   2.524 |    1.476 | 
     | outWest/destinationAddressbuffer_reg[3][8]/D   |   ^   | outWest/n2147                          | DFFNSRX1TS  | 0.000 |   2.524 |    1.476 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                                |       |            |             |       |  Time   |   Time   | 
     |------------------------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                                            |   ^   | clk        |             |       |   0.000 |    1.048 | 
     | clk__L1_I0/A                                   |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.057 | 
     | clk__L1_I0/Y                                   |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.434 | 
     | outWest/destinationAddressbuffer_reg[3][8]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.388 |    2.437 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin outNorth/readOutbuffer_reg[6]/CKN 
Endpoint:   outNorth/readOutbuffer_reg[6]/D  (^) checked with  leading edge of 
'clk'
Beginpoint: outNorth/readOutbuffer_reg[6]/QN (v) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: typical
Other End Arrival Time          1.388
+ Hold                          0.089
+ Phase Shift                   0.000
= Required Time                 1.477
  Arrival Time                  2.526
  Slack Time                    1.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |      Net       |    Cell     | Delay | Arrival | Required | 
     |                                   |       |                |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+----------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk            |             |       |   0.000 |   -1.048 | 
     | clk__L1_I0/A                      |   ^   | clk            | CLKINVX16TS | 0.009 |   0.009 |   -1.039 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0     | CLKINVX16TS | 0.377 |   0.386 |   -0.662 | 
     | outNorth/readOutbuffer_reg[6]/CKN |   v   | clk__L1_N0     | DFFNSRX1TS  | 1.002 |   1.389 |    0.340 | 
     | outNorth/readOutbuffer_reg[6]/QN  |   v   | outNorth/n1965 | DFFNSRX1TS  | 0.998 |   2.387 |    1.339 | 
     | outNorth/U1800/B1                 |   v   | outNorth/n1965 | AOI32X1TS   | 0.000 |   2.387 |    1.339 | 
     | outNorth/U1800/Y                  |   ^   | outNorth/n1216 | AOI32X1TS   | 0.139 |   2.526 |    1.477 | 
     | outNorth/readOutbuffer_reg[6]/D   |   ^   | outNorth/n1216 | DFFNSRX1TS  | 0.000 |   2.526 |    1.477 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |                Pin                |  Edge |    Net     |    Cell     | Delay | Arrival | Required | 
     |                                   |       |            |             |       |  Time   |   Time   | 
     |-----------------------------------+-------+------------+-------------+-------+---------+----------| 
     | clk                               |   ^   | clk        |             |       |   0.000 |    1.048 | 
     | clk__L1_I0/A                      |   ^   | clk        | CLKINVX16TS | 0.009 |   0.009 |    1.057 | 
     | clk__L1_I0/Y                      |   v   | clk__L1_N0 | CLKINVX16TS | 0.377 |   0.386 |    1.434 | 
     | outNorth/readOutbuffer_reg[6]/CKN |   v   | clk__L1_N0 | DFFNSRX1TS  | 1.002 |   1.389 |    2.437 | 
     +---------------------------------------------------------------------------------------------------+ 

