
istflow -prj "D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Master.rvl" -design "WallPanel_FPGA_impl1.rvp" 
all messages logged in file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_error.log

Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd(9): " arg1="standard" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd" arg3="9"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(15): " arg1="std_logic_1164" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd" arg3="15"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(178): " arg1="std_logic_1164" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd" arg3="178"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(18): " arg1="qsim_logic" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="18"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(753): " arg1="qsim_logic" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="753"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(54): " arg1="numeric_bit" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd" arg3="54"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(834): " arg1="numeric_bit" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd" arg3="834"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(57): " arg1="numeric_std" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd" arg3="57"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(874): " arg1="numeric_std" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd" arg3="874"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd(13): " arg1="textio" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd" arg3="13"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd(114): " arg1="textio" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd" arg3="114"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd(26): " arg1="std_logic_textio" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="26"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd(72): " arg1="std_logic_textio" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="72"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd(30): " arg1="std_logic_misc" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd" arg3="30"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd(182): " arg1="std_logic_misc" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd" arg3="182"  />
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(56): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="56"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(685): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="685"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): " arg1="vl_types" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="9"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): " arg1="vl_types" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="88"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd(25): " arg1="std_logic_arith" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd" arg3="25"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd(206): " arg1="std_logic_arith" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd" arg3="206"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd(39): " arg1="attributes" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd" arg3="39"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd(35): " arg1="std_logic_signed" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd(96): " arg1="std_logic_signed" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd" arg3="96"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd(35): " arg1="std_logic_unsigned" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd(94): " arg1="std_logic_unsigned" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd" arg3="94"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3lf.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3lf.vhd(27): " arg1="components" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3lf.vhd" arg3="27"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd(35): " arg1="orcacomp" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd" arg3="35"  />
Analyzing VHDL file C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd(50): " arg1="attributes" arg2="C:/lscc/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd" arg3="50"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(6): " arg1="matrixdriver" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(41): " arg1="behavioral" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd" arg3="41"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(6): " arg1="matrixbushandler" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(33): " arg1="behavioral" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd" arg3="33"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd(6): " arg1="sram" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd(27): " arg1="behavioral" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd" arg3="27"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd(6): " arg1="pic" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd(33): " arg1="behavioral" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd" arg3="33"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(6): " arg1="master" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(34): " arg1="behavioral" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd" arg3="34"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(14): " arg1="outputbuffer" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(28): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg3="28"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(14): " arg1="outputbuffer" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(28): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg3="28"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(14): " arg1="pll" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(21): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg3="21"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(14): " arg1="pll" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(21): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg3="21"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(14): " arg1="gammaram" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(32): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg3="32"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(14): " arg1="gammaram" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(32): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg3="32"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(14): " arg1="spriteram" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(28): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg3="28"  />
Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(14): " arg1="spriteram" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg3="14"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(28): " arg1="structure" arg2="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg3="28"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(6): " arg1="Master" arg2="Behavioral" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd" arg4="6"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(6): " arg1="MatrixDriver_uniq_0" arg2="Behavioral" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd" arg4="6"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(14): " arg1="Outputbuffer_uniq_0" arg2="Structure" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg4="14"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(6): " arg1="MatrixBusHandler_uniq_0" arg2="Behavioral" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd" arg4="6"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(14): " arg1="GammaRam_uniq_0" arg2="Structure" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg4="14"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(14): " arg1="SpriteRam_uniq_0" arg2="Structure" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg4="14"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd(6): " arg1="SRAM_uniq_0" arg2="Behavioral" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd" arg4="6"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd(6): " arg1="PIC_uniq_0" arg2="Behavioral" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd" arg4="6"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(14): " arg1="PLL_uniq_0" arg2="Structure" arg3="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg4="14"  />
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="17"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="30"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/lscc/diamond/3.11_x64/tcltk/bin/tclsh" "D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_generate.tcl".
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(34,14-34,24) (VHDL-1201) re-analyze unit behavioral since unit pll_uniq_0 is overwritten or removed" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd" arg2="34"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(33,14-33,24) (VHDL-1201) re-analyze unit behavioral since unit spriteram_uniq_0 is overwritten or removed" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd" arg2="33"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(41,14-41,24) (VHDL-1201) re-analyze unit behavioral since unit outputbuffer_uniq_0 is overwritten or removed" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd" arg2="41"  />
all messages logged in file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_error.log
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd" arg2="9"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="178"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="753"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="54"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="834"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="57"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="874"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/Master/master_la0_sim.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/Master/master_la0_sim.vhd(13,8-13,18) (VHDL-1012) analyzing entity master_la0" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/Master/master_la0_sim.vhd" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/Master/master_la0_sim.vhd(36,14-36,26) (VHDL-1010) analyzing architecture master_la0_u" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/Master/master_la0_sim.vhd" arg2="36"  />
all messages logged in file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_error.log
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd" arg2="9"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg2="178"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg2="753"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="54"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg2="834"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="57"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg2="874"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd" arg2="114"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg2="26"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg2="72"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg2="30"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg2="182"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real" arg1="./.__tmp_vxr_0_" arg2="56"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real" arg1="./.__tmp_vxr_0_" arg2="685"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg2="88"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg2="25"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg2="206"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd" arg2="39"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg2="35"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg2="96"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg2="35"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg2="94"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3lf.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3lf.vhd(27,9-27,19) (VHDL-1014) analyzing package components" arg1="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3lf.vhd" arg2="27"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/orca4.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/orca4.vhd(35,9-35,17) (VHDL-1014) analyzing package orcacomp" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/orca4.vhd" arg2="35"  />
(VHDL-1481) Analyzing VHDL file C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes" arg1="C:/lscc/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd" arg2="50"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd(6,8-6,22) (VHDL-1012) analyzing entity reveal_coretop" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd(22,14-22,17) (VHDL-1010) analyzing architecture one" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd" arg2="22"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(6,8-6,20) (VHDL-1012) analyzing entity matrixdriver" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(41,14-41,24) (VHDL-1010) analyzing architecture behavioral" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd" arg2="41"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(6,8-6,24) (VHDL-1012) analyzing entity matrixbushandler" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(33,14-33,24) (VHDL-1010) analyzing architecture behavioral" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd" arg2="33"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd(6,8-6,12) (VHDL-1012) analyzing entity sram" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd(27,14-27,24) (VHDL-1010) analyzing architecture behavioral" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd" arg2="27"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd(6,8-6,11) (VHDL-1012) analyzing entity pic" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd(33,14-33,24) (VHDL-1010) analyzing architecture behavioral" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd" arg2="33"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(6,8-6,14) (VHDL-1012) analyzing entity master" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(34,14-34,24) (VHDL-1010) analyzing architecture behavioral" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd" arg2="34"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(14,8-14,20) (VHDL-1012) analyzing entity outputbuffer" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(28,14-28,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg2="28"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(14,8-14,20) (VHDL-1012) analyzing entity outputbuffer" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(28,14-28,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg2="28"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(14,8-14,11) (VHDL-1012) analyzing entity pll" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(21,14-21,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg2="21"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(14,8-14,11) (VHDL-1012) analyzing entity pll" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(21,14-21,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg2="21"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(14,8-14,16) (VHDL-1012) analyzing entity gammaram" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(32,14-32,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg2="32"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(14,8-14,16) (VHDL-1012) analyzing entity gammaram" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(32,14-32,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg2="32"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(14,8-14,17) (VHDL-1012) analyzing entity spriteram" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(28,14-28,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg2="28"  />
(VHDL-1481) Analyzing VHDL file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(14,8-14,17) (VHDL-1012) analyzing entity spriteram" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(28,14-28,23) (VHDL-1010) analyzing architecture structure" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg2="28"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd(6,8-6,14) (VHDL-1067) elaborating Master(Behavioral)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Main.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd(6,8-6,20) (VHDL-1067) elaborating MatrixDriver_uniq_0(Behavioral)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixDriver.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd(14,8-14,20) (VHDL-1067) elaborating Outputbuffer_uniq_0(Structure)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/Outputbuffer.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd(6,8-6,24) (VHDL-1067) elaborating MatrixBusHandler_uniq_0(Behavioral)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/MatrixBusHandler.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd(14,8-14,16) (VHDL-1067) elaborating GammaRam_uniq_0(Structure)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/GammaRam.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd(14,8-14,17) (VHDL-1067) elaborating SpriteRam_uniq_0(Structure)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SpriteRam.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd(6,8-6,12) (VHDL-1067) elaborating SRAM_uniq_0(Behavioral)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/SRAM.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd(6,8-6,11) (VHDL-1067) elaborating PIC_uniq_0(Behavioral)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PIC.vhd" arg2="6"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd(14,8-14,11) (VHDL-1067) elaborating PLL_uniq_0(Structure)" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/PLL.vhd" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin clk has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd(8,9-8,12) (VHDL-1259) clk is declared here" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin reset_n has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd(9,9-9,16) (VHDL-1259) reset_n is declared here" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin trigger_din has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd(10,9-10,20) (VHDL-1259) trigger_din is declared here" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd" arg2="10"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin trigger_en has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd(11,9-11,19) (VHDL-1259) trigger_en is declared here" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="0" arg0="(VHDL-9000) input pin trace_din has no actual or default value"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd(13,3-13,12) (VHDL-1259) trace_din is declared here" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_reveal_coretop.vhd" arg2="13"  />
(VHDL-1490) Pretty printing all units in library work to file D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_rvl_top.vhd
Lpf file 'D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/WallPanel_FPGA.lpf' is updated.

synthesis -f "WallPanel_FPGA_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Mon Jan 11 16:07:54 2021


Command Line:  synthesis -f WallPanel_FPGA_impl1_lattice.synproj -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO3LF.
The -s option is 6.
The -t option is CABGA256.
The -d option is LCMXO3LF-9400C.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO3LF

### Device  : LCMXO3LF-9400C

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = Master.
Target frequency = 145.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.11_x64/ispfpga/xo3c00f/data (searchpath added)
-p D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1 (searchpath added)
-p D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA (searchpath added)
-p D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/Master (searchpath added)
Key file = C:/lscc/diamond/3.11_x64/module/reveal/document/reveal_test.dat
Mixed language design
File C:/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v is encrypted

File C:/lscc/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File C:/lscc/diamond/3.11_x64/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = C:/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = C:/lscc/diamond/3.11_x64/module/reveal/src/ertl/ertl.v
Verilog design file = C:/lscc/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = C:/lscc/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = C:/lscc/diamond/3.11_x64/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/master_la0_trig_gen.v
Verilog design file = D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/master_la0_gen.v
VHDL library = work
VHDL design file = D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/reveal_workspace/tmpreveal/Master_rvl_top.vhd
NGD file = WallPanel_FPGA_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file c:/lscc/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_la0_trig_gen.v. VERI-1482
Analyzing Verilog file d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_la0_gen.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Analyzing VHDL file d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4): " arg1="reveal_coretop" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(18): " arg1="one" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="18"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(231): " arg1="matrixdriver" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="231"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(258): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="258"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(445): " arg1="matrixbushandler" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="445"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(466): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="466"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(825): " arg1="sram" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="825"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(842): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="842"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(915): " arg1="pic" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="915"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(937): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="937"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1037): " arg1="master" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1037"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1069): " arg1="matrixdriver_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1069"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1100): " arg1="matrixbushandler_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1100"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1171): " arg1="sram_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1171"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1192): " arg1="pic_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1192"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1362): " arg1="pll_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1362"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1369): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1369"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1633): " arg1="outputbuffer" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1633"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1647): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1647"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1884): " arg1="pll" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1884"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1891): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1891"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(2033): " arg1="gammaram" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="2033"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(2051): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="2051"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(2229): " arg1="spriteram" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="2229"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(2243): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="2243"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(2954): " arg1="outputbuffer_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="2954"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(2968): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="2968"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3151): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3151"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3388): " arg1="gammaram_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3388"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3408): " arg1="spriteram_uniq_0" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3408"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3422): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3422"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3907): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3907"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4083): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4083"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4792): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4792"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(4861): " arg1="behavioral" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="4861"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(5173): " arg1="structure" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="5173"  />
unit Master is not yet analyzed. VHDL-1485
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1"  />
Top module language type = VHDL.
unit Master is not yet analyzed. VHDL-1485
d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1037): executing Master(Behavioral)

    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1587): " arg1="bus_req" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="1587"  />
    <postMsg mid="35921613" type="Warning" dynamic="1" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1605): " arg1="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg2="1605"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n1170"  />
    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(1063): " arg1="Master" arg2="Behavioral" arg3="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg4="1063"  />
Top module name (VHDL, mixed language): Master
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Top-level module name = Master.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="BUS_VALID"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="BUS_RESET"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PIC_dir"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PIC_done"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="PIC_VALID"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="MATRIX_done"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="MATRIX_VALID"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="MDM_dir"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="MDM_done"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="MDM_VALID"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="SRAM_done"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="SRAM_VALID"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="BUS_DONE_keep"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="BUS_dir_keep"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="BUS_DONE_OVERRIDE_keep"  />
Constant propagated thru Read Port :read_port_554.

Constant propagated thru Read Port :read_port_580.

Constant propagated thru Read Port :read_port_632.

Constant propagated thru Read Port :read_port_658.

Constant propagated thru Read Port :read_port_684.

Constant propagated thru Read Port :read_port_736.

Constant propagated thru Read Port :read_port_762.

Constant propagated thru Read Port :read_port_788.

Constant propagated thru Read Port :read_port_840.

Constant propagated thru Read Port :read_port_866.

Constant propagated thru Read Port :read_port_892.

Constant propagated thru Read Port :read_port_918.

Constant propagated thru Read Port :read_port_970.

Constant propagated thru Read Port :read_port_996.

Constant propagated thru Read Port :read_port_1022.

Constant propagated thru Read Port :read_port_1074.

Constant propagated thru Read Port :read_port_1100.

Constant propagated thru Read Port :read_port_1126.

Constant propagated thru Read Port :read_port_1204.

Constant propagated thru Read Port :read_port_1230.

Constant propagated thru Read Port :read_port_1256.

Constant propagated thru Read Port :read_port_1308.

Constant propagated thru Read Port :read_port_1334.

Constant propagated thru Read Port :read_port_1360.

Constant propagated thru Read Port :read_port_1412.

Constant propagated thru Read Port :read_port_1438.

Constant propagated thru Read Port :read_port_1464.

Constant propagated thru Read Port :read_port_1490.

Constant propagated thru Read Port :read_port_1542.

Constant propagated thru Read Port :read_port_1568.

Constant propagated thru Read Port :read_port_1594.

Constant propagated thru Read Port :read_port_1646.

Constant propagated thru Read Port :read_port_1672.

Constant propagated thru Read Port :read_port_1698.

Constant propagated thru Read Port :read_port_1750.

Constant propagated thru Read Port :read_port_1776.

    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="transferMode[3]_keep"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="transferMode[2]_keep"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="transferMode[1]_keep"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="transferMode[0]_keep"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n1192"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(2995): " arg1="PWMArray[0][15]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="2995"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(2996): " arg1="PWMMaxArray[10][15]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="2996"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3003): " arg1="brightness[15]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3003"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3469): " arg1="yPre[7]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3469"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n1192"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="UART_RX"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="UART_TX"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PIC_CS"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[7]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[6]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[5]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[4]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[3]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[2]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[1]"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="LED[0]"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="0" arg0="" arg1="n1192"  />
######## Missing driver on net UART_TX. Patching with GND.
######## Missing driver on net LED[7]. Patching with GND.
######## Missing driver on net LED[6]. Patching with GND.
######## Missing driver on net LED[5]. Patching with GND.
######## Missing driver on net LED[4]. Patching with GND.
######## Missing driver on net LED[3]. Patching with GND.
######## Missing driver on net LED[2]. Patching with GND.
######## Missing driver on net LED[1]. Patching with GND.
######## Missing driver on net LED[0]. Patching with GND.
######## Missing driver on net n1192. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[0][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[1][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[2][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[3][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[4][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[5][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[6][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[7][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[8][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[9][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[10][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[11][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[12][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[13][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[14][0]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][15]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][14]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][13]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][12]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][11]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][10]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][9]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][8]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][7]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][6]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][5]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][4]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][3]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][2]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][1]. Patching with GND.
######## Missing driver on net \MD/PWMArray[15][0]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][15]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][14]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][13]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][12]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][11]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][10]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][9]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][8]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][7]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][6]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][5]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][4]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][3]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][2]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][1]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[10][0]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][15]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][14]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][13]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][12]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][11]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][10]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][9]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][8]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][7]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][6]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][5]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][4]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][3]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][2]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][1]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[11][0]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][15]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][14]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][13]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][12]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][11]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][10]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][9]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][8]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][7]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][6]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][5]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][4]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][3]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][2]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][1]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[12][0]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][15]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][14]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][13]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][12]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][11]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][10]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][9]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][8]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][7]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][6]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][5]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][4]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][3]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][2]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][1]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[13][0]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][15]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][14]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][13]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][12]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][11]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][10]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][9]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][8]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][7]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][6]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][5]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][4]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][3]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][2]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][1]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[14][0]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][15]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][14]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][13]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][12]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][11]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][10]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][9]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][8]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][7]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][6]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][5]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][4]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][3]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][2]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][1]. Patching with GND.
######## Missing driver on net \MD/PWMMaxArray[15][0]. Patching with GND.
######## Missing driver on net \MD/brightness[15]. Patching with GND.
######## Missing driver on net \MD/brightness[14]. Patching with GND.
######## Missing driver on net \MD/brightness[13]. Patching with GND.
######## Missing driver on net \MD/brightness[12]. Patching with GND.
######## Missing driver on net \MD/brightness[11]. Patching with GND.
######## Missing driver on net \MD/brightness[10]. Patching with GND.
######## Missing driver on net \MD/brightness[9]. Patching with GND.
######## Missing driver on net \MD/brightness[8]. Patching with GND.
######## Missing driver on net \MD/brightness[7]. Patching with GND.
######## Missing driver on net \MD/brightness[6]. Patching with GND.
######## Missing driver on net \MD/brightness[5]. Patching with GND.
######## Missing driver on net \MD/brightness[4]. Patching with GND.
######## Missing driver on net \MDM/yPre[7]. Patching with GND.
######## Missing driver on net \MDM/yPre[6]. Patching with GND.
######## Missing driver on net \MDM/yPre[5]. Patching with GND.



    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="4" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="9" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="10" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="11" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="12" arg1="\PIC_BUS_INTERFACE/BUS_ADDR_INTERNAL"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\MD/currPWMCountMax"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\MD/currPWMCountMax"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\MD/currPWMCountMax"  />
######## Duplicated RTL RAM \MDM/Sprite_positions to \MDM/Sprite_positions_d0 to map to Lattice RAM.
######## Duplicated RTL RAM \MDM/Sprite_options to \MDM/Sprite_options_d1 to map to Lattice RAM.
######## Duplicated RTL RAM n5572 to n5572_d2 to map to Lattice RAM.
######## Duplicated RTL RAM n5573 to n5573_d3 to map to Lattice RAM.
######## Duplicated RTL RAM n5574 to n5574_d4 to map to Lattice RAM.
######## Duplicated RTL RAM n5575 to n5575_d5 to map to Lattice RAM.
######## Duplicated RTL RAM n5576 to n5576_d6 to map to Lattice RAM.
######## Duplicated RTL RAM n5577 to n5577_d7 to map to Lattice RAM.
######## Duplicated RTL RAM n5578 to n5578_d8 to map to Lattice RAM.
######## Duplicated RTL RAM n5579 to n5579_d9 to map to Lattice RAM.
######## Found 18 RTL RAMs in the design.
######## Mapping RTL RAM \MDM/Sprite_positions to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \MDM/Sprite_sizes to 16 Distributed blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \MDM/Sprite_options to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM \MDM/Sprite_pointers to 16 Distributed blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \MDM/Sprite_positions_d0 to 16 Distributed blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \MDM/Sprite_options_d1 to 16 Distributed blocks in SINGLE_PORT Mode

######## Mapping RTL RAM n5573 to 3 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n5575 to 3 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n5577 to 3 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n5579 to 3 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n5572_d2 to 3 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n5573_d3 to 3 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n5574_d4 to 3 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n5575_d5 to 3 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n5576_d6 to 3 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n5577_d7 to 3 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n5578_d8 to 3 Distributed blocks in PSEUDO_DUAL_PORT Mode

######## Mapping RTL RAM n5579_d9 to 3 Distributed blocks in PSEUDO_DUAL_PORT Mode

Duplicate register/latch removal. \MDM/Sprite_positions_2227 is a one-to-one match with \MDM/Sprite_options_2309.
Duplicate register/latch removal. \MDM/Sprite_positions_2224 is a one-to-one match with \MDM/Sprite_options_2306.
Duplicate register/latch removal. \MDM/Sprite_options_2302 is a one-to-one match with \MDM/Sprite_positions_2220.
Duplicate register/latch removal. \MDM/Sprite_options_2301 is a one-to-one match with \MDM/Sprite_positions_2219.
Duplicate register/latch removal. \MDM/Sprite_positions_2226 is a one-to-one match with \MDM/Sprite_options_2308.
Duplicate register/latch removal. \MDM/Sprite_positions_2223 is a one-to-one match with \MDM/Sprite_options_2305.
Duplicate register/latch removal. \MDM/Sprite_options_2303 is a one-to-one match with \MDM/Sprite_positions_2221.
Duplicate register/latch removal. \MDM/Sprite_options_2304 is a one-to-one match with \MDM/Sprite_positions_2222.
Duplicate register/latch removal. \MDM/Sprite_options_2307 is a one-to-one match with \MDM/Sprite_positions_2225.
Duplicate register/latch removal. \MDM/Sprite_options_2310 is a one-to-one match with \MDM/Sprite_positions_2228.
Duplicate register/latch removal. \MDM/Sprite_options_2311 is a one-to-one match with \MDM/Sprite_positions_2229.
Duplicate register/latch removal. \MDM/Sprite_options_2313 is a one-to-one match with \MDM/Sprite_positions_2231.
Duplicate register/latch removal. \MDM/Sprite_options_2316 is a one-to-one match with \MDM/Sprite_positions_2234.
SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Mon Jan 11 16:07:58 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_8u_9u -lang verilog -bb -arch xo3c00f -type dspmult -pfu_mult -widtha 8 -widthb 9 -widthp 17 -pl_stages 0 
    Circuit name     : mult_8u_9u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[7:0], B[8:0]
	Outputs      : P[16:0]
    I/O buffer       : not inserted
    EDIF output      : mult_8u_9u.edn
    Verilog output   : mult_8u_9u.v
    Verilog template : mult_8u_9u_tmpl.v
    Verilog testbench: tb_mult_8u_9u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_8u_9u.srp
    Estimated Resource Usage:
            LUT : 92

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Analyzing Verilog file mult_8u_9u.v. VERI-1482
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(5119): " arg1="a[7]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="5119"  />
SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Mon Jan 11 16:07:58 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : c:/lscc/diamond/3.11_x64/ispfpga/bin/nt64/scuba.exe -w -n mult_8u_8u -lang verilog -bb -arch xo3c00f -type dspmult -pfu_mult -widtha 8 -widthb 8 -widthp 16 -pl_stages 0 
    Circuit name     : mult_8u_8u
    Module type      : dspmult
    Module Version   : 4.2
    Ports            : 
	Inputs       : A[7:0], B[7:0]
	Outputs      : P[15:0]
    I/O buffer       : not inserted
    EDIF output      : mult_8u_8u.edn
    Verilog output   : mult_8u_8u.v
    Verilog template : mult_8u_8u_tmpl.v
    Verilog testbench: tb_mult_8u_8u_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : mult_8u_8u.srp
    Estimated Resource Usage:
            LUT : 92

END   SCUBA Module Synthesis
Analyzing Verilog file C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Analyzing Verilog file mult_8u_8u.v. VERI-1482
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120): " arg1="VHI" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1120"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(43): " arg1="AND2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="43"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(138): " arg1="FADD2B" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="138"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(684): " arg1="MULT2" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="684"  />
    <postMsg mid="35901108" type="Info"    dynamic="2" navigation="2" arg0="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124): " arg1="VLO" arg2="C:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v" arg3="1124"  />
    <postMsg mid="35931013" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(5119): " arg1="a[7]" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="5119"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="UART_RX"  />
    <postMsg mid="35002005" type="Warning" dynamic="1" navigation="0" arg0="PIC_CS"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd(3089): " arg1="\MD/currPWMVal_i0_i15" arg2="d:/onedrive/lattice diamond projects/wallpanel_fpga/impl1/reveal_workspace/tmpreveal/master_rvl_top.vhd" arg3="3089"  />
######## GSR will not be inferred because the gsr attribute is present in either the top or sub module or because an instantiated GSR is present.
Duplicate register/latch removal. \MDM/BUS_transferState_i3 is a one-to-one match with \MDM/BUS_transferState_i2.
Duplicate register/latch removal. \master_reveal_coretop_instance/core0/tm_u/rd_dout_tm_i0_i13 is a one-to-one match with \master_reveal_coretop_instance/core0/tm_u/rd_dout_tm_i0_i15.
Applying 145.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Master_prim.v file will not be written because encrypted design file is being used

    <postMsg mid="35001551" type="Warning" dynamic="2" navigation="0" arg0="D:\OneDrive\Lattice Diamond Projects\WallPanel_FPGA\impl1/pmi_distributed_dpramXbnoner25328de3a5d.v" arg1="D:\OneDrive\Lattice Diamond Projects\WallPanel_FPGA\impl1/Master_prim.v"  />
    <postMsg mid="35001551" type="Warning" dynamic="2" navigation="0" arg0="D:\OneDrive\Lattice Diamond Projects\WallPanel_FPGA\impl1/pmi_distributed_dpramXbnoner25328de3a5d.v" arg1="D:\OneDrive\Lattice Diamond Projects\WallPanel_FPGA\impl1/Master_prim.v"  />
    <postMsg mid="35001551" type="Warning" dynamic="2" navigation="0" arg0="D:\OneDrive\Lattice Diamond Projects\WallPanel_FPGA\impl1/pmi_distributed_dpramXbnoner25328de3a5d.v" arg1="D:\OneDrive\Lattice Diamond Projects\WallPanel_FPGA\impl1/Master_prim.v"  />
    <postMsg mid="35001551" type="Warning" dynamic="2" navigation="0" arg0="D:\OneDrive\Lattice Diamond Projects\WallPanel_FPGA\impl1/pmi_distributed_dpramXbnoner25328de3a5d.v" arg1="D:\OneDrive\Lattice Diamond Projects\WallPanel_FPGA\impl1/Master_prim.v"  />
Results of NGD DRC are available in Master_drc.log.
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_distributed_dpramxbnoner25328de3a5d.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpxbnonesadr146101024146101024123cc668.ngo'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'C:/lscc/diamond/3.11_x64/ispfpga/xo3c00f/data/xo2chub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="UART_RX" arg2="UART_RX"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="UART_RX"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIC_CS" arg2="PIC_CS"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PIC_CS"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="master_reveal_coretop_instance/jupdate[0]" arg2="master_reveal_coretop_instance/jupdate[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIC_BUS_INTERFACE/rModDataWrite[16]" arg2="PIC_BUS_INTERFACE/rModDataWrite[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/tdoa" arg2="xo2chub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/cdn" arg2="xo2chub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/ip_enable[15]" arg2="xo2chub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u" arg2="xo2chub/genblk7.un1_jtagf_u"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="xo2chub/genblk7.un1_jtagf_u_1" arg2="xo2chub/genblk7.un1_jtagf_u_1"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="11"  />

Design Results:
   4615 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file WallPanel_FPGA_impl1.ngd.

################### Begin Area Report (Master)######################
Number of register bits => 1437 of 10021 (14 % )
AND2 => 8
BB => 32
CCU2D => 334
DP8KC => 2
DPR16X4C => 36
EHXPLLJ => 1
FADD2B => 52
FD1P3AX => 159
FD1P3AY => 4
FD1P3BX => 56
FD1P3DX => 726
FD1P3IX => 24
FD1S1A => 24
FD1S1D => 32
FD1S3AX => 82
FD1S3BX => 37
FD1S3DX => 293
GSR => 1
IB => 22
INV => 3
L6MUX21 => 65
LUT4 => 2124
MULT2 => 36
OB => 50
PDPW8KC => 9
PFUMX => 161
SPR16X4C => 64
pmi_distributed_dpramXbnoner25328de3a5d => 5
pmi_ram_dpXbnonesadr146101024146101024123cc668 => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
jtagconn16 => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 43
  Net : PLL_Ent/LOGIC_CLOCK, loads : 852
  Net : MDM/reveal_ist_125_derived_5, loads : 33
  Net : PIC_BUS_INTERFACE/PIC_OE_c_derived_19, loads : 31
  Net : PLL_Ent/PIXEL_CLOCK, loads : 29
  Net : MDM/offsetLatchClockOrd, loads : 16
  Net : PLL_Ent/PIXEL_CLOCK_N_298, loads : 34
  Net : MDM/VRAM_WC, loads : 8
  Net : LOGIC_CLOCK_N_112, loads : 39
  Net : lastAddress_31__N_812, loads : 2
  Net : lastAddress_31__N_816, loads : 2
  Net : lastAddress_31__N_817, loads : 2
  Net : MDM/GR_WR_CLK, loads : 2
  Net : lastAddress_31__N_818, loads : 2
  Net : lastAddress_31__N_803, loads : 2
  Net : lastAddress_31__N_819, loads : 2
  Net : lastAddress_31__N_805, loads : 2
  Net : lastAddress_31__N_820, loads : 2
  Net : lastAddress_31__N_807, loads : 2
  Net : lastAddress_31__N_821, loads : 2
  Net : lastAddress_31__N_809, loads : 2
  Net : lastAddress_31__N_822, loads : 2
  Net : lastAddress_31__N_811, loads : 2
  Net : lastAddress_31__N_823, loads : 2
  Net : lastAddress_31__N_813, loads : 2
  Net : lastAddress_31__N_824, loads : 2
  Net : lastAddress_31__N_815, loads : 2
  Net : lastAddress_31__N_825, loads : 2
  Net : lastAddress_31__N_802, loads : 2
  Net : lastAddress_31__N_826, loads : 2
  Net : lastAddress_31__N_806, loads : 2
  Net : lastAddress_31__N_827, loads : 2
  Net : lastAddress_31__N_810, loads : 2
  Net : lastAddress_31__N_828, loads : 2
  Net : lastAddress_31__N_814, loads : 2
  Net : lastAddress_31__N_829, loads : 2
  Net : lastAddress_31__N_804, loads : 2
  Net : lastAddress_31__N_830, loads : 2
  Net : lastAddress_31__N_808, loads : 2
  Net : lastAddress_31__N_831, loads : 2
  Net : lastAddress_31__N_833, loads : 2
  Net : lastAddress_31__N_832, loads : 2
  Net : CLK_c, loads : 1
  Net : master_reveal_coretop_instance/jtck[0], loads : 1
Clock Enable Nets
Number of Clock Enables: 136
Top 10 highest fanout Clock Enables:
  Net : master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_176, loads : 50
  Net : master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_373, loads : 50
  Net : master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_225, loads : 49
  Net : master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_65, loads : 35
  Net : MDM/LOGIC_CLOCK_N_112_enable_36, loads : 32
  Net : PIC_BUS_INTERFACE/LOGIC_CLOCK_keep_enable_60, loads : 27
  Net : MD/PIXEL_CLOCK_N_298_enable_26, loads : 26
  Net : MDM/LOGIC_CLOCK_keep_enable_112, loads : 21
  Net : master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_165, loads : 20
  Net : RAM/LOGIC_CLOCK_keep_enable_42, loads : 18
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : master_reveal_coretop_instance/jtck_N_1284, loads : 541
  Net : master_reveal_coretop_instance/core0/trig_u/te_4/jrstn_N_1282, loads : 536
  Net : master_reveal_coretop_instance/core0/trig_u/tcnt_0/n28151, loads : 420
  Net : n28121, loads : 335
  Net : master_reveal_coretop_instance/core0/jtag_int_u/n28138, loads : 188
  Net : master_reveal_coretop_instance/core0/jtag_int_u/n28133, loads : 163
  Net : n28205, loads : 162
  Net : master_reveal_coretop_instance/core0/jtag_int_u/n17, loads : 154
  Net : n28187, loads : 146
  Net : n28073, loads : 140
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk9 [get_nets                          |             |             |
\MDM/reveal_ist_125_derived_5]          |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk8 [get_nets PIXEL_CLOCK_N_298]       |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk7 [get_nets VRAM_WC]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk6 [get_nets LOGIC_CLOCK_N_112]       |  145.011 MHz|   49.940 MHz|    11 *
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk5 [get_nets \MDM/GR_WR_CLK]          |  145.011 MHz|  112.982 MHz|     5 *
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk4 [get_nets \MDM/offsetLatchClockOrd]|            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk3 [get_nets PIXEL_CLOCK]             |  145.011 MHz|  142.207 MHz|     5 *
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk2 [get_nets                          |             |             |
\PIC_BUS_INTERFACE/PIC_OE_c_derived_19] |            -|            -|     0  
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk1 [get_nets                          |             |             |
\master_reveal_coretop_instance/jtck[0]]|  145.011 MHz|   74.444 MHz|    14 *
                                        |             |             |
create_clock -period 6.896552 -name     |             |             |
clk0 [get_nets LOGIC_CLOCK]             |  145.011 MHz|   53.839 MHz|    16 *
                                        |             |             |
--------------------------------------------------------------------------------


5 constraints not met.


Peak Memory Usage: 147.328  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 10.547  secs
--------------------------------------------------------------

map -a "MachXO3LF" -p LCMXO3LF-9400C -t CABGA256 -s 6 -oc Commercial   "WallPanel_FPGA_impl1.ngd" -o "WallPanel_FPGA_impl1_map.ncd" -pr "WallPanel_FPGA_impl1.prf" -mp "WallPanel_FPGA_impl1.mrp" -lpf "D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/impl1/WallPanel_FPGA_impl1.lpf" -lpf "D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/WallPanel_FPGA.lpf" -c 0           
map:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: WallPanel_FPGA_impl1.ngd
   Picdevice="LCMXO3LF-9400C"

   Pictype="CABGA256"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO3LF-9400CCABGA256, Performance used: 6.

Loading device for application map from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.

Running general design DRC...

    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="UART_RX"  />
    <postMsg mid="1166064" type="Warning" dynamic="2" navigation="0" arg0="input" arg1="PIC_CS"  />
Removing unused logic...

Optimizing...

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="n27980"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="UART_RX"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIC_CS"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/GRam/GammaRam_0_1_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="MDM/GRam/GammaRam_0_0_1"  />



Design Summary:
   Number of registers:   1498 out of 10021 (15%)
      PFU registers:         1498 out of  9400 (16%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:      1891 out of  4700 (40%)
      SLICEs as Logic/ROM:   1561 out of  4700 (33%)
      SLICEs as RAM:          330 out of  3525 (9%)
      SLICEs as Carry:        438 out of  4700 (9%)
   Number of LUT4s:        3714 out of  9400 (40%)
      Number used as logic LUTs:        2178
      Number used as distributed RAM:   660
      Number used as ripple logic:      876
      Number used as shift registers:     0
   Number of PIO sites used: 104 + 4(JTAG) out of 207 (52%)
   Number of block RAMs:  28 out of 48 (58%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       Yes
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  41
     Net LOGIC_CLOCK: 708 loads, 687 rising, 21 falling (Driver: PLL_Ent/PLLInst_0 )
     Net jtaghub16_jtck: 348 loads, 0 rising, 348 falling (Driver: xo2chub/genblk7.jtagf_u )
     Net PIC_OE_c_derived_19: 10 loads, 10 rising, 0 falling (Driver: PIC_BUS_INTERFACE/BUS_DIRECTION_INTERNAL_I_124_2_lut_rep_446_3_lut )
     Net CLK_c: 1 loads, 1 rising, 0 falling (Driver: PIO CLK )
     Net lastAddress_31__N_820: 1 loads, 1 rising, 0 falling (Driver: i1_3_lut_3_lut_4_lut )
     Net lastAddress_31__N_807: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_240_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_813: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_246_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_832: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_265_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_806: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_239_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_805: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_238_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_804: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_237_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_803: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_236_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_816: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_249_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_808: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_241_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_809: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_242_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_812: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_245_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_814: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_247_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_831: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_264_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_833: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_266_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_815: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_248_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_802: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_235_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_810: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_243_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_811: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_244_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_817: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_250_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_818: 1 loads, 1 rising, 0 falling (Driver: i1_2_lut_4_lut_4_lut_adj_540 )
     Net lastAddress_31__N_819: 1 loads, 1 rising, 0 falling (Driver: i1_2_lut_4_lut_4_lut_adj_542 )
     Net lastAddress_31__N_821: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_254_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_822: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_255_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_823: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_256_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_824: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_257_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_825: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_258_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_826: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_259_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_827: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_260_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_828: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_261_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_829: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_262_2_lut_4_lut_4_lut )
     Net lastAddress_31__N_830: 1 loads, 1 rising, 0 falling (Driver: SRAM_WE_N_748_I_0_263_2_lut_4_lut_4_lut )
     Net MDM/offsetLatchClockOrd: 8 loads, 8 rising, 0 falling (Driver: MDM/offsetLatchClock_I_0_4_lut )
     Net reveal_ist_125_derived_5: 3 loads, 3 rising, 0 falling (Driver: MDM/i4_4_lut_rep_489 )
     Net VRAM_WC: 7 loads, 7 rising, 0 falling (Driver: MDM/VRAM_WC_428 )
     Net MDM/GR_WR_CLK: 2 loads, 2 rising, 0 falling (Driver: MDM/GR_WR_CLK_454 )
     Net PIXEL_CLOCK: 44 loads, 18 rising, 26 falling (Driver: PLL_Ent/PLLInst_0 )
   Number of Clock Enables:  139
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net jtaghub16_ip_enable0: 13 loads, 13 LSLICEs
     Net master_reveal_coretop_instance/jtck_N_1284_enable_80: 9 loads, 9 LSLICEs
     Net master_reveal_coretop_instance/core0/op_code_2__N_2091: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_112: 5 loads, 5 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_119: 5 loads, 5 LSLICEs
     Net master_reveal_coretop_instance/core0/op_code_2__N_1962: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_26: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_27: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/op_code_2__N_1962_adj_3431: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_22: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_25: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/op_code_2__N_2013: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_101: 3 loads, 3 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_105: 3 loads, 3 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_2: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/op_code_2__N_1962_adj_3433: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_168: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_4/clk_N_keep_enable_154: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_4/next_then_reg_wen: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_4/jtck_N_1284_enable_9: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_4/cnt_contig_reg_wen: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_4/clk_N_keep_enable_153: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/num_then_wen: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/num_then_wen_adj_3363: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/num_then_wen: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_4/jtck_N_1284_enable_476: 3 loads, 3 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/jtck_N_1284_enable_491: 9 loads, 9 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/cnt_contig_reg_wen: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/cnt_contig_reg_wen_adj_3382: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_3/next_then_reg_wen: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_3/jtck_N_1284_enable_8: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_3/clk_N_keep_enable_145: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_3/clk_N_keep_enable_31: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_3/clk_N_keep_enable_144: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/num_then_wen_adj_3436: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_3/jtck_N_1284_enable_457: 3 loads, 3 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/jtck_N_1284_enable_472: 9 loads, 9 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/next_then_reg_wen: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_2/jtck_N_1284_enable_7: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_2/clk_N_keep_enable_143: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/cnt_contig_reg_wen: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_142: 3 loads, 3 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_2/jtck_N_1284_enable_438: 3 loads, 3 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/jtck_N_1284_enable_453: 9 loads, 9 LSLICEs
     Net master_reveal_coretop_instance/core0/cnt_contig_reg_wen_adj_3442: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/next_then_reg_wen_adj_3398: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/jtck_N_1284_enable_6: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_1/clk_N_keep_enable_139: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_1/clk_N_keep_enable_33: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_1/jtck_N_1284_enable_419: 3 loads, 3 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/jtck_N_1284_enable_434: 9 loads, 9 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_1/clk_N_keep_enable_138: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_0/next_then_reg_wen: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_0/jtck_N_1284_enable_5: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/clk_N_keep_enable_135: 8 loads, 8 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_0/clk_N_keep_enable_137: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_0/jtck_N_1284_enable_400: 3 loads, 3 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_0/jtck_N_1284_enable_415: 8 loads, 8 LSLICEs
     Net master_reveal_coretop_instance/core0/num_then_wen_adj_3444: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/te_0/clk_N_keep_enable_166: 3 loads, 3 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_148: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_152: 3 loads, 3 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_155: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/reg0_read_N_2455: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_1: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtck_N_1284_enable_274: 25 loads, 25 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_52: 7 loads, 7 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_61: 5 loads, 5 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/trace_dout_int_145__N_2720: 5 loads, 5 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_70: 5 loads, 5 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_79: 5 loads, 5 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_165: 10 loads, 10 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_97: 5 loads, 5 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/sample_en_d: 4 loads, 4 LSLICEs
     Net master_reveal_coretop_instance/core0/clk_N_keep_enable_156: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_167: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_24: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_28: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_36: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_140: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_146: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtck_N_1284_enable_324: 25 loads, 25 LSLICEs
     Net master_reveal_coretop_instance/core0/jtck_N_1284_enable_370: 23 loads, 23 LSLICEs
     Net master_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_141: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_65: 25 loads, 25 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_373: 26 loads, 26 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_371: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_52: 2 loads, 2 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_381: 5 loads, 5 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_396: 9 loads, 9 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_14: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_45: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_24: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_44: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_49: 1 loads, 1 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_176: 25 loads, 25 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_225: 25 loads, 25 LSLICEs
     Net master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_372: 1 loads, 1 LSLICEs
     Net PIC_BUS_INTERFACE/LOGIC_CLOCK_keep_enable_60: 10 loads, 10 LSLICEs
     Net LOGIC_CLOCK_keep_enable_25: 1 loads, 1 LSLICEs
     Net LOGIC_CLOCK_keep_enable_99: 1 loads, 1 LSLICEs
     Net LOGIC_CLOCK_keep_enable_14: 1 loads, 0 LSLICEs
     Net LOGIC_CLOCK_N_112_enable_5: 2 loads, 2 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_105: 4 loads, 4 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_112: 11 loads, 11 LSLICEs
     Net MDM/LOGIC_CLOCK_N_112_enable_36: 16 loads, 16 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_6: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_70: 4 loads, 4 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_63: 2 loads, 2 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_11: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_12: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_13: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_72: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_15: 1 loads, 0 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_18: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_20: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_130: 6 loads, 6 LSLICEs
     Net MDM/state_7__N_318: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_116: 2 loads, 2 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_122: 4 loads, 4 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_123: 1 loads, 1 LSLICEs
     Net MDM/LOGIC_CLOCK_keep_enable_120: 1 loads, 1 LSLICEs
     Net MD/LOGIC_CLOCK_keep_enable_97: 8 loads, 8 LSLICEs
     Net MD/PIXEL_CLOCK_N_298_enable_26: 18 loads, 18 LSLICEs
     Net MD/PIXEL_CLOCK_enable_25: 5 loads, 5 LSLICEs
     Net MD/PIXEL_CLOCK_enable_6: 1 loads, 1 LSLICEs
     Net MD/PIXEL_CLOCK_enable_26: 3 loads, 3 LSLICEs
     Net MD/PIXEL_CLOCK_enable_23: 2 loads, 2 LSLICEs
     Net MD/PIXEL_CLOCK_enable_19: 3 loads, 3 LSLICEs
     Net MD/PIXEL_CLOCK_enable_13: 1 loads, 1 LSLICEs
     Net MD/PIXEL_CLOCK_enable_14: 1 loads, 1 LSLICEs
     Net MD/PIXEL_CLOCK_enable_15: 1 loads, 1 LSLICEs
     Net RAM/SRAM_OE_N_1004: 8 loads, 8 LSLICEs
     Net RAM/LOGIC_CLOCK_keep_enable_42: 9 loads, 9 LSLICEs
     Net RAM/LOGIC_CLOCK_keep_enable_19: 1 loads, 1 LSLICEs
     Net RAM/LOGIC_CLOCK_keep_enable_17: 1 loads, 1 LSLICEs
     Net xo2chub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net xo2chub/er1_shift_reg8: 10 loads, 10 LSLICEs
   Number of local set/reset loads for net n27980 merged into GSR:  27
   Number of LSRs:  82
     Net BUS_currGrantID_3__N_70: 3 loads, 3 LSLICEs
     Net jtaghub16_jrstn: 329 loads, 329 LSLICEs
     Net master_reveal_coretop_instance/core0/n28151: 272 loads, 238 LSLICEs
     Net master_reveal_coretop_instance/core0/trig_u/tu_out[4]: 5 loads, 5 LSLICEs
     Net PIC_OE_c_derived_19: 10 loads, 10 LSLICEs
     Net PIC_BUS_INTERFACE/transferMode_3__N_1085: 1 loads, 1 LSLICEs
     Net Matrix_CTRL_Out_c_1: 8 loads, 8 LSLICEs
     Net lastAddress_31__N_864: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_820: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_807: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_813: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_849: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_834: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_832: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_846: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_806: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_843: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_805: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_804: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_803: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_816: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_808: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_852: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_809: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_855: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_867: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_812: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_814: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_873: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_831: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_833: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_815: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_921: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_924: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_802: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_861: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_858: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_810: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_811: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_891: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_817: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_879: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_818: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_882: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_819: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_885: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_821: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_888: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_822: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_894: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_823: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_897: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_824: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_900: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_825: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_903: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_826: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_906: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_827: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_909: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_828: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_912: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_829: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_915: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_830: 1 loads, 1 LSLICEs
     Net lastAddress_31__N_918: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_927: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_876: 2 loads, 2 LSLICEs
     Net lastAddress_31__N_870: 2 loads, 2 LSLICEs
     Net reveal_ist_125_derived_5: 16 loads, 16 LSLICEs
     Net n27966: 5 loads, 5 LSLICEs
     Net MD/PWMArray_0__12__N_106: 1 loads, 1 LSLICEs
     Net MD/n16377: 1 loads, 1 LSLICEs
     Net MD/n10254: 2 loads, 2 LSLICEs
     Net MD/n10269: 3 loads, 3 LSLICEs
     Net MD/n5381: 1 loads, 1 LSLICEs
     Net MD/PIXEL_CLOCK_enable_23: 2 loads, 2 LSLICEs
     Net MD/n10244: 4 loads, 4 LSLICEs
     Net MD/n10241: 1 loads, 1 LSLICEs
     Net MD/n10240: 1 loads, 1 LSLICEs
     Net RAM/lastAddress_31__N_837: 2 loads, 2 LSLICEs
     Net RAM/lastAddress_31__N_840: 2 loads, 2 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n28121: 335 loads
     Net jtaghub16_jrstn: 332 loads
     Net n28033: 328 loads
     Net n28035: 328 loads
     Net n28034: 327 loads
     Net n28036: 327 loads
     Net master_reveal_coretop_instance/core0/n28151: 273 loads
     Net master_reveal_coretop_instance/core0/n28138: 189 loads
     Net master_reveal_coretop_instance/core0/jtag_int_u/n28133: 163 loads
     Net n28205: 162 loads
 

   Number of warnings:  7
   Number of errors:    0



Total CPU Time: 3 secs  
Total REAL Time: 4 secs  
Peak Memory Usage: 100 MB

Dumping design to file WallPanel_FPGA_impl1_map.ncd.

ncd2vdb "WallPanel_FPGA_impl1_map.ncd" ".vdbs/WallPanel_FPGA_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.

trce -f "WallPanel_FPGA_impl1.mt" -o "WallPanel_FPGA_impl1.tw1" "WallPanel_FPGA_impl1_map.ncd" "WallPanel_FPGA_impl1.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file wallpanel_fpga_impl1_map.ncd.
Design name: Master
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Mon Jan 11 16:08:13 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -e 1 -gt -mapchkpnt 0 -sethld -o WallPanel_FPGA_impl1.tw1 -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml WallPanel_FPGA_impl1_map.ncd WallPanel_FPGA_impl1.prf 
Design file:     wallpanel_fpga_impl1_map.ncd
Preference file: wallpanel_fpga_impl1.prf
Device,speed:    LCMXO3LF-9400C,6
Report level:    error report, limited to 1 item per preference
--------------------------------------------------------------------------------

20 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4116  Score: 108409502
Cumulative negative slack: 54226507

Constraints cover 2765860 paths, 5 nets, and 16655 connections (90.09% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Mon Jan 11 16:08:13 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -e 1 -gt -mapchkpnt 0 -sethld -o WallPanel_FPGA_impl1.tw1 -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml WallPanel_FPGA_impl1_map.ncd WallPanel_FPGA_impl1.prf 
Design file:     wallpanel_fpga_impl1_map.ncd
Preference file: wallpanel_fpga_impl1.prf
Device,speed:    LCMXO3LF-9400C,M
Report level:    error report, limited to 1 item per preference
--------------------------------------------------------------------------------

20 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2765860 paths, 5 nets, and 17167 connections (92.86% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4116 (setup), 0 (hold)
Score: 108409502 (setup), 0 (hold)
Cumulative negative slack: 54226507 (54226507+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 102 MB


mpartrce -p "WallPanel_FPGA_impl1.p2t" -f "WallPanel_FPGA_impl1.p3t" -tf "WallPanel_FPGA_impl1.pt" "WallPanel_FPGA_impl1_map.ncd" "WallPanel_FPGA_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "WallPanel_FPGA_impl1_map.ncd"
Mon Jan 11 16:08:14 2021

PAR: Place And Route Diamond (64-bit) 3.11.0.396.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF WallPanel_FPGA_impl1_map.ncd WallPanel_FPGA_impl1.dir/5_1.ncd WallPanel_FPGA_impl1.prf
Preference file: WallPanel_FPGA_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file WallPanel_FPGA_impl1_map.ncd.
Design name: Master
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA256
Performance: 6
Loading device for application par from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)  104+4(JTAG)/384     28% used
                 104+4(JTAG)/207     52% bonded

   SLICE           1891/4700         40% used

   GSR                1/1           100% used
   JTAG               1/1           100% used
   EBR               28/48           58% used
   PLL                1/2            50% used


20 potential circuit loops found in timing analysis.
Number of Signals: 5997
Number of Connections: 18487
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   104 out of 104 pins locked (100% locked).

The following 3 signals are selected to use the primary clock routing resources:
    LOGIC_CLOCK (driver: PLL_Ent/PLLInst_0, clk load #: 707)
    PIXEL_CLOCK (driver: PLL_Ent/PLLInst_0, clk load #: 44)
    jtaghub16_jtck (driver: xo2chub/genblk7.jtagf_u, clk load #: 348)


The following 8 signals are selected to use the secondary clock routing resources:
    jtaghub16_jrstn (driver: xo2chub/genblk7.jtagf_u, clk load #: 0, sr load #: 329, ce load #: 0)
    master_reveal_coretop_instance/core0/n28151 (driver: master_reveal_coretop_instance/core0/SLICE_2151, clk load #: 0, sr load #: 272, ce load #: 0)
    PIC_OE_c_derived_19 (driver: SLICE_1928, clk load #: 10, sr load #: 10, ce load #: 0)
    master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_373 (driver: master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2065, clk load #: 0, sr load #: 0, ce load #: 26)
    master_reveal_coretop_instance/core0/jtck_N_1284_enable_274 (driver: master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2066, clk load #: 0, sr load #: 0, ce load #: 25)
    master_reveal_coretop_instance/core0/jtck_N_1284_enable_324 (driver: master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2300, clk load #: 0, sr load #: 0, ce load #: 25)
    master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_65 (driver: master_reveal_coretop_instance/core0/jtag_int_u/SLICE_1915, clk load #: 0, sr load #: 0, ce load #: 25)
    master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_176 (driver: master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2102, clk load #: 0, sr load #: 0, ce load #: 25)

Signal n27980 is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 5 secs 

Starting Placer Phase 1.
.......
Placer score = 218213991.
Finished Placer Phase 1.  REAL time: 10 secs 

Starting Placer Phase 2.
.
Placer score =  208472960
Finished Placer Phase 2.  REAL time: 11 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 2 (50%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "LOGIC_CLOCK" from CLKOP on comp "PLL_Ent/PLLInst_0" on PLL site "LPLL", clk load = 707
  PRIMARY "PIXEL_CLOCK" from CLKOS on comp "PLL_Ent/PLLInst_0" on PLL site "LPLL", clk load = 44
  PRIMARY "jtaghub16_jtck" from JTCK on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 348
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "xo2chub/genblk7.jtagf_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 329
  SECONDARY "master_reveal_coretop_instance/core0/n28151" from F0 on comp "master_reveal_coretop_instance/core0/SLICE_2151" on site "R12C48C", clk load = 0, ce load = 0, sr load = 272
  SECONDARY "PIC_OE_c_derived_19" from F0 on comp "SLICE_1928" on site "R27C21B", clk load = 10, ce load = 0, sr load = 10
  SECONDARY "master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_373" from F0 on comp "master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2065" on site "R9C26B", clk load = 0, ce load = 26, sr load = 0
  SECONDARY "master_reveal_coretop_instance/core0/jtck_N_1284_enable_274" from F0 on comp "master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2066" on site "R9C24D", clk load = 0, ce load = 25, sr load = 0
  SECONDARY "master_reveal_coretop_instance/core0/jtck_N_1284_enable_324" from F0 on comp "master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2300" on site "R9C24B", clk load = 0, ce load = 25, sr load = 0
  SECONDARY "master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_65" from F0 on comp "master_reveal_coretop_instance/core0/jtag_int_u/SLICE_1915" on site "R9C24A", clk load = 0, ce load = 25, sr load = 0
  SECONDARY "master_reveal_coretop_instance/core0/jtag_int_u/jtck_N_1284_enable_176" from F0 on comp "master_reveal_coretop_instance/core0/jtag_int_u/SLICE_2102" on site "R9C26D", clk load = 0, ce load = 25, sr load = 0

  PRIMARY  : 3 out of 8 (37%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   104 + 4(JTAG) out of 384 (28.1%) PIO sites used.
   104 + 4(JTAG) out of 207 (52.2%) bonded PIO sites used.
   Number of PIO comps: 104; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 12 / 51 ( 23%) | 3.3V       | -         |
| 1        | 20 / 52 ( 38%) | 3.3V       | -         |
| 2        | 37 / 52 ( 71%) | 3.3V       | -         |
| 3        | 12 / 16 ( 75%) | 3.3V       | -         |
| 4        | 9 / 16 ( 56%)  | 3.3V       | -         |
| 5        | 14 / 20 ( 70%) | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 10 secs 

Dumping design to file WallPanel_FPGA_impl1.dir/5_1.ncd.

20 potential circuit loops found in timing analysis.
0 connections routed; 18487 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=lastAddress_31__N_820 loads=2 clock_loads=1&#xA;   Signal=lastAddress_31__N_807 loads=2 clock_loads=1&#xA;   Signal=lastAddress_31__N_813 loads=2 clock_loads=1&#xA;   Signal=lastAddress_31__N_832 loads=2 clock_loads=1&#xA;   Signal=lastAddress_31__N_806 loads=2 clock_loads=1&#xA;   Signal=lastAddress_31__N_805 loads=2 clock_loads=1&#xA;   ....   loads=8 clock_loads=8&#xA;   Signal=reveal_ist_125_derived_5 loads=23 clock_loads=3&#xA;   Signal=VRAM_WC loads=8 clock_loads=7&#xA;   Signal=MDM/GR_WR_CLK loads=2 clock_loads=2"  />

Completed router resource preassignment. Real time: 18 secs 

Start NBR router at 16:08:32 01/11/21

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

20 potential circuit loops found in timing analysis.
Start NBR special constraint process at 16:08:33 01/11/21

Start NBR section for initial routing at 16:08:35 01/11/21
Level 1, iteration 1
91(0.02%) conflicts; 13408(72.53%) untouched conns; 135351772 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -34.287ns/-135351.773ns; real time: 22 secs 
Level 2, iteration 1
103(0.02%) conflicts; 11710(63.34%) untouched conns; 140491895 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -33.933ns/-140491.896ns; real time: 22 secs 
Level 3, iteration 1
190(0.04%) conflicts; 9371(50.69%) untouched conns; 145954118 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -35.511ns/-145954.119ns; real time: 24 secs 
Level 4, iteration 1
817(0.16%) conflicts; 0(0.00%) untouched conn; 147829568 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -31.390ns/-147829.568ns; real time: 26 secs 

Info: Initial congestion level at 75% usage is 2
Info: Initial congestion area  at 75% usage is 86 (6.18%)

Start NBR section for normal routing at 16:08:40 01/11/21
Level 4, iteration 1
707(0.14%) conflicts; 0(0.00%) untouched conn; 146576797 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.518ns/-146576.797ns; real time: 28 secs 
Level 4, iteration 2
535(0.10%) conflicts; 0(0.00%) untouched conn; 142986452 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.532ns/-142986.452ns; real time: 29 secs 
Level 4, iteration 3
381(0.07%) conflicts; 0(0.00%) untouched conn; 144041467 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.518ns/-144041.468ns; real time: 30 secs 
Level 4, iteration 4
231(0.04%) conflicts; 0(0.00%) untouched conn; 144041467 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -30.518ns/-144041.468ns; real time: 31 secs 
Level 4, iteration 5
166(0.03%) conflicts; 0(0.00%) untouched conn; 149090778 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -38.600ns/-149090.778ns; real time: 32 secs 
Level 4, iteration 6
93(0.02%) conflicts; 0(0.00%) untouched conn; 149090778 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -38.600ns/-149090.778ns; real time: 32 secs 
Level 4, iteration 7
63(0.01%) conflicts; 0(0.00%) untouched conn; 155233564 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -39.074ns/-155233.564ns; real time: 33 secs 
Level 4, iteration 8
57(0.01%) conflicts; 0(0.00%) untouched conn; 155233564 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -39.074ns/-155233.564ns; real time: 34 secs 
Level 4, iteration 9
25(0.00%) conflicts; 0(0.00%) untouched conn; 156118004 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -39.053ns/-156118.004ns; real time: 34 secs 
Level 4, iteration 10
15(0.00%) conflicts; 0(0.00%) untouched conn; 156118004 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -39.053ns/-156118.004ns; real time: 34 secs 
Level 4, iteration 11
7(0.00%) conflicts; 0(0.00%) untouched conn; 155533074 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -39.053ns/-155533.074ns; real time: 35 secs 
Level 4, iteration 12
3(0.00%) conflicts; 0(0.00%) untouched conn; 155533074 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -39.053ns/-155533.074ns; real time: 35 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 152788626 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -39.053ns/-152788.626ns; real time: 36 secs 
Level 4, iteration 14
3(0.00%) conflicts; 0(0.00%) untouched conn; 152788626 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -39.053ns/-152788.626ns; real time: 36 secs 
Level 4, iteration 15
0(0.00%) conflict; 0(0.00%) untouched conn; 152638750 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -39.053ns/-152638.750ns; real time: 37 secs 

Start NBR section for performance tuning (iteration 1) at 16:08:51 01/11/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 152638750 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -39.053ns/-152638.750ns; real time: 37 secs 

Start NBR section for re-routing at 16:08:51 01/11/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 151190593 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -39.053ns/-151190.593ns; real time: 40 secs 

Start NBR section for post-routing at 16:08:54 01/11/21
20 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 7985 (43.19%)
  Estimated worst slack<setup> : -39.053ns
  Timing score<setup> : 112929268
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=lastAddress_31__N_820 loads=2 clock_loads=1&#xA;   Signal=lastAddress_31__N_807 loads=2 clock_loads=1&#xA;   Signal=lastAddress_31__N_813 loads=2 clock_loads=1&#xA;   Signal=lastAddress_31__N_832 loads=2 clock_loads=1&#xA;   Signal=lastAddress_31__N_806 loads=2 clock_loads=1&#xA;   Signal=lastAddress_31__N_805 loads=2 clock_loads=1&#xA;   ....   loads=8 clock_loads=8&#xA;   Signal=reveal_ist_125_derived_5 loads=23 clock_loads=3&#xA;   Signal=VRAM_WC loads=8 clock_loads=7&#xA;   Signal=MDM/GR_WR_CLK loads=2 clock_loads=2"  />

20 potential circuit loops found in timing analysis.
20 potential circuit loops found in timing analysis.
20 potential circuit loops found in timing analysis.
Total CPU time 44 secs 
Total REAL time: 46 secs 
Completely routed.
End of route.  18487 routed (100.00%); 0 unrouted.

Hold time timing score: 30, hold timing errors: 16

Timing score: 112929268 

Dumping design to file WallPanel_FPGA_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -31.110
PAR_SUMMARY::Timing score<setup/<ns>> = 112929.268
PAR_SUMMARY::Worst  slack<hold /<ns>> = -2.419
PAR_SUMMARY::Timing score<hold /<ns>> = 30.796
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 45 secs 
Total REAL time to completion: 47 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "WallPanel_FPGA_impl1.pt" -o "WallPanel_FPGA_impl1.twr" "WallPanel_FPGA_impl1.ncd" "WallPanel_FPGA_impl1.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file wallpanel_fpga_impl1.ncd.
Design name: Master
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA256
Performance: 6
Loading device for application trce from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Mon Jan 11 16:09:02 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o WallPanel_FPGA_impl1.twr -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml WallPanel_FPGA_impl1.ncd WallPanel_FPGA_impl1.prf 
Design file:     wallpanel_fpga_impl1.ncd
Preference file: wallpanel_fpga_impl1.prf
Device,speed:    LCMXO3LF-9400C,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

20 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4239  Score: 112929268
Cumulative negative slack: 83449257

Constraints cover 2765860 paths, 5 nets, and 17223 connections (93.16% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Mon Jan 11 16:09:03 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o WallPanel_FPGA_impl1.twr -gui -msgset D:/OneDrive/Lattice Diamond Projects/WallPanel_FPGA/promote.xml WallPanel_FPGA_impl1.ncd WallPanel_FPGA_impl1.prf 
Design file:     wallpanel_fpga_impl1.ncd
Preference file: wallpanel_fpga_impl1.prf
Device,speed:    LCMXO3LF-9400C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

20 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 16  Score: 30796
Cumulative negative slack: 30796

Constraints cover 2765860 paths, 5 nets, and 17223 connections (93.16% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4239 (setup), 16 (hold)
Score: 112929268 (setup), 30796 (hold)
Cumulative negative slack: 83480053 (83449257+30796)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 106 MB


iotiming  "WallPanel_FPGA_impl1.ncd" "WallPanel_FPGA_impl1.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file wallpanel_fpga_impl1.ncd.
Design name: Master
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA256
Performance: 6
Loading device for application iotiming from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
20 potential circuit loops found in timing analysis.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
20 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file wallpanel_fpga_impl1.ncd.
Design name: Master
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA256
Performance: M
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.
20 potential circuit loops found in timing analysis.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
20 potential circuit loops found in timing analysis.
Computing Min Clock to Output Delay ...
Done.

tmcheck -par "WallPanel_FPGA_impl1.par" 

bitgen -f "WallPanel_FPGA_impl1.t2b" -w "WallPanel_FPGA_impl1.ncd"  "WallPanel_FPGA_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file WallPanel_FPGA_impl1.ncd.
Design name: Master
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-9400C
Package:     CABGA256
Performance: 6
Loading device for application Bitgen from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Performance Hardware Data Status:   Final          Version 37.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from WallPanel_FPGA_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 DUALBOOTGOLDEN  |                     INTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "WallPanel_FPGA_impl1.bit".
Total CPU Time: 3 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 321 MB
