Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 24 17:57:02 2024
| Host         : Max_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    247         
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (665)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (695)
5. checking no_input_delay (7)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (665)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: A0/PIXEL_CLK_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countX_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[1]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[2]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[3]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: A1/countY_reg[9]/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: B0/BALLE_CLK_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: K0/ps2_keyboard_0/D0/O_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: R0/RAQUETTE_CLK_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (695)
--------------------------------------------------
 There are 695 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.069        0.000                      0                  144        0.127        0.000                      0                  144        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.651        0.000                      0                   89        0.127        0.000                      0                   89        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.069        0.000                      0                   55        0.238        0.000                      0                   55  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.828ns (26.980%)  route 2.241ns (73.020%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.541     5.062    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y79         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.456     5.518 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.337    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.461 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.905    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X28Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.029 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.426     7.455    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.552     8.131    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.423    14.764    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X31Y78         FDCE (Setup_fdce_C_CE)      -0.205    14.782    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.828ns (26.980%)  route 2.241ns (73.020%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.541     5.062    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y79         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.456     5.518 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.337    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.461 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.905    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X28Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.029 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.426     7.455    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.552     8.131    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.423    14.764    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X31Y78         FDCE (Setup_fdce_C_CE)      -0.205    14.782    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.828ns (26.980%)  route 2.241ns (73.020%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.541     5.062    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y79         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.456     5.518 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.337    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.461 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.905    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X28Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.029 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.426     7.455    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.552     8.131    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.423    14.764    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X31Y78         FDCE (Setup_fdce_C_CE)      -0.205    14.782    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.828ns (26.980%)  route 2.241ns (73.020%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.541     5.062    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y79         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.456     5.518 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.337    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.461 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.905    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X28Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.029 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.426     7.455    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.552     8.131    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.423    14.764    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X31Y78         FDCE (Setup_fdce_C_CE)      -0.205    14.782    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.828ns (26.980%)  route 2.241ns (73.020%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.541     5.062    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y79         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.456     5.518 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.337    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.461 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.905    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X28Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.029 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.426     7.455    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.552     8.131    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.423    14.764    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X31Y78         FDCE (Setup_fdce_C_CE)      -0.205    14.782    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.828ns (26.980%)  route 2.241ns (73.020%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.541     5.062    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y79         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.456     5.518 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.337    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.461 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.905    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X28Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.029 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.426     7.455    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.552     8.131    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.423    14.764    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X31Y78         FDCE (Setup_fdce_C_CE)      -0.205    14.782    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.828ns (26.980%)  route 2.241ns (73.020%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.541     5.062    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y79         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.456     5.518 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.337    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.461 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.905    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X28Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.029 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.426     7.455    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.552     8.131    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.423    14.764    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X31Y78         FDCE (Setup_fdce_C_CE)      -0.205    14.782    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.828ns (26.980%)  route 2.241ns (73.020%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.541     5.062    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y79         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.456     5.518 f  K0/ps2_keyboard_0/C0/count_idle_reg[11]/Q
                         net (fo=2, routed)           0.819     6.337    K0/ps2_keyboard_0/C0/count_idle_reg[12]_0[10]
    SLICE_X28Y78         LUT4 (Prop_lut4_I1_O)        0.124     6.461 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5/O
                         net (fo=1, routed)           0.444     6.905    K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_5_n_0
    SLICE_X28Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.029 f  K0/ps2_keyboard_0/C0/temp_ps2_code[7]_i_2/O
                         net (fo=2, routed)           0.426     7.455    K0/ps2_keyboard_0/R0/temp_ps2_code_reg[0]
    SLICE_X28Y79         LUT6 (Prop_lut6_I0_O)        0.124     7.579 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.552     8.131    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.423    14.764    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X31Y78         FDCE (Setup_fdce_C_CE)      -0.205    14.782    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.840ns (28.417%)  route 2.116ns (71.583%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.539     5.060    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.419     5.479 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/Q
                         net (fo=5, routed)           0.838     6.317    K0/ps2_keyboard_0/C0/ps2_code[6]
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.297     6.614 r  K0/ps2_keyboard_0/C0/decode[3]_i_4/O
                         net (fo=1, routed)           0.670     7.284    K0/ps2_keyboard_0/C0/decode[3]_i_4_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.408 r  K0/ps2_keyboard_0/C0/decode[3]_i_1/O
                         net (fo=4, routed)           0.608     8.016    K0/decode
    SLICE_X30Y78         FDCE                                         r  K0/decode_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.423    14.764    K0/CLK_IBUF_BUFG
    SLICE_X30Y78         FDCE                                         r  K0/decode_reg[0]/C
                         clock pessimism              0.274    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X30Y78         FDCE (Setup_fdce_C_CE)      -0.169    14.834    K0/decode_reg[0]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  6.818    

Slack (MET) :             6.818ns  (required time - arrival time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 0.840ns (28.417%)  route 2.116ns (71.583%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.539     5.060    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.419     5.479 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/Q
                         net (fo=5, routed)           0.838     6.317    K0/ps2_keyboard_0/C0/ps2_code[6]
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.297     6.614 r  K0/ps2_keyboard_0/C0/decode[3]_i_4/O
                         net (fo=1, routed)           0.670     7.284    K0/ps2_keyboard_0/C0/decode[3]_i_4_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.408 r  K0/ps2_keyboard_0/C0/decode[3]_i_1/O
                         net (fo=4, routed)           0.608     8.016    K0/decode
    SLICE_X30Y78         FDCE                                         r  K0/decode_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.423    14.764    K0/CLK_IBUF_BUFG
    SLICE_X30Y78         FDCE                                         r  K0/decode_reg[3]/C
                         clock pessimism              0.274    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X30Y78         FDCE (Setup_fdce_C_CE)      -0.169    14.834    K0/decode_reg[3]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  6.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/BALLE_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.613%)  route 0.296ns (61.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.296     1.883    B0/reset_g
    SLICE_X36Y46         LUT3 (Prop_lut3_I1_O)        0.045     1.928 r  B0/BALLE_CLK_i_1/O
                         net (fo=1, routed)           0.000     1.928    B0/BALLE_CLK_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  B0/BALLE_CLK_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.801    B0/BALLE_CLK_reg
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 K0/decode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.551     1.434    K0/CLK_IBUF_BUFG
    SLICE_X31Y77         FDCE                                         r  K0/decode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  K0/decode_reg[1]/Q
                         net (fo=1, routed)           0.087     1.662    K0/decode_reg_n_0_[1]
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.048     1.710 r  K0/DECODE_CODE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.710    K0/DECODE_CODE[1]_i_1_n_0
    SLICE_X30Y77         FDCE                                         r  K0/DECODE_CODE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.816     1.944    K0/CLK_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  K0/DECODE_CODE_reg[1]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X30Y77         FDCE (Hold_fdce_C_D)         0.131     1.578    K0/DECODE_CODE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.551     1.434    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.141     1.575 r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/Q
                         net (fo=6, routed)           0.134     1.709    K0/ps2_keyboard_0/C0/ps2_code[0]
    SLICE_X30Y78         LUT4 (Prop_lut4_I3_O)        0.045     1.754 r  K0/ps2_keyboard_0/C0/decode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.754    K0/ps2_keyboard_0_n_9
    SLICE_X30Y78         FDCE                                         r  K0/decode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.817     1.945    K0/CLK_IBUF_BUFG
    SLICE_X30Y78         FDCE                                         r  K0/decode_reg[0]/C
                         clock pessimism             -0.498     1.447    
    SLICE_X30Y78         FDCE (Hold_fdce_C_D)         0.120     1.567    K0/decode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.161%)  route 0.120ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.557     1.440    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y85         FDCE                                         r  K0/ps2_keyboard_0/D1/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  K0/ps2_keyboard_0/D1/Iv_reg/Q
                         net (fo=5, routed)           0.120     1.701    K0/ps2_keyboard_0/D1/Iv_reg_n_0
    SLICE_X29Y85         LUT5 (Prop_lut5_I0_O)        0.048     1.749 r  K0/ps2_keyboard_0/D1/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.749    K0/ps2_keyboard_0/D1/count[2]_i_1__0_n_0
    SLICE_X29Y85         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.826     1.953    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X29Y85         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X29Y85         FDCE (Hold_fdce_C_D)         0.107     1.560    K0/ps2_keyboard_0/D1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 K0/break_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.469%)  route 0.158ns (45.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.552     1.435    K0/CLK_IBUF_BUFG
    SLICE_X32Y79         FDCE                                         r  K0/break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y79         FDCE (Prop_fdce_C_Q)         0.141     1.576 f  K0/break_reg/Q
                         net (fo=3, routed)           0.158     1.734    K0/ps2_keyboard_0/C0/FSM_sequential_state_reg[0]
    SLICE_X30Y79         LUT5 (Prop_lut5_I4_O)        0.048     1.782 r  K0/ps2_keyboard_0/C0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.782    K0/state__0[0]
    SLICE_X30Y79         FDCE                                         r  K0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.818     1.946    K0/CLK_IBUF_BUFG
    SLICE_X30Y79         FDCE                                         r  K0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.497     1.449    
    SLICE_X30Y79         FDCE (Hold_fdce_C_D)         0.133     1.582    K0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.557     1.440    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y85         FDCE                                         r  K0/ps2_keyboard_0/D1/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  K0/ps2_keyboard_0/D1/Iv_reg/Q
                         net (fo=5, routed)           0.121     1.702    K0/ps2_keyboard_0/D1/Iv_reg_n_0
    SLICE_X29Y85         LUT3 (Prop_lut3_I1_O)        0.045     1.747 r  K0/ps2_keyboard_0/D1/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.747    K0/ps2_keyboard_0/D1/p_0_in__0[0]
    SLICE_X29Y85         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.826     1.953    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X29Y85         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X29Y85         FDCE (Hold_fdce_C_D)         0.092     1.545    K0/ps2_keyboard_0/D1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.557     1.440    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y85         FDCE                                         r  K0/ps2_keyboard_0/D1/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  K0/ps2_keyboard_0/D1/Iv_reg/Q
                         net (fo=5, routed)           0.120     1.701    K0/ps2_keyboard_0/D1/Iv_reg_n_0
    SLICE_X29Y85         LUT4 (Prop_lut4_I2_O)        0.045     1.746 r  K0/ps2_keyboard_0/D1/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.746    K0/ps2_keyboard_0/D1/p_0_in__0[1]
    SLICE_X29Y85         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.826     1.953    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X29Y85         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X29Y85         FDCE (Hold_fdce_C_D)         0.091     1.544    K0/ps2_keyboard_0/D1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D1/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.287%)  route 0.144ns (43.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.557     1.440    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X29Y84         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  K0/ps2_keyboard_0/D1/count_reg[3]/Q
                         net (fo=4, routed)           0.144     1.726    K0/ps2_keyboard_0/D1/count_reg[3]
    SLICE_X29Y84         LUT6 (Prop_lut6_I3_O)        0.045     1.771 r  K0/ps2_keyboard_0/D1/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.771    K0/ps2_keyboard_0/D1/p_0_in__0[3]
    SLICE_X29Y84         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.825     1.952    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X29Y84         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X29Y84         FDCE (Hold_fdce_C_D)         0.092     1.532    K0/ps2_keyboard_0/D1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.996%)  route 0.182ns (49.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.551     1.434    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDCE (Prop_fdce_C_Q)         0.141     1.575 f  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/Q
                         net (fo=6, routed)           0.182     1.757    K0/ps2_keyboard_0/C0/ps2_code[0]
    SLICE_X31Y77         LUT4 (Prop_lut4_I1_O)        0.048     1.805 r  K0/ps2_keyboard_0/C0/decode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    K0/ps2_keyboard_0_n_7
    SLICE_X31Y77         FDCE                                         r  K0/decode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.816     1.944    K0/CLK_IBUF_BUFG
    SLICE_X31Y77         FDCE                                         r  K0/decode_reg[2]/C
                         clock pessimism             -0.497     1.447    
    SLICE_X31Y77         FDCE (Hold_fdce_C_D)         0.107     1.554    K0/decode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 K0/ps2_keyboard_0/D0/Iv_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.107%)  route 0.171ns (47.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.555     1.438    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X28Y82         FDCE                                         r  K0/ps2_keyboard_0/D0/Iv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y82         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  K0/ps2_keyboard_0/D0/Iv_reg/Q
                         net (fo=5, routed)           0.171     1.750    K0/ps2_keyboard_0/D0/Iv
    SLICE_X29Y81         LUT3 (Prop_lut3_I1_O)        0.045     1.795 r  K0/ps2_keyboard_0/D0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.795    K0/ps2_keyboard_0/D0/p_0_in[0]
    SLICE_X29Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.822     1.949    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X29Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X29Y81         FDCE (Hold_fdce_C_D)         0.092     1.543    K0/ps2_keyboard_0/D0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y58   A0/PIXEL_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y57   A0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y57   A0/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   B0/BALLE_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   B0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   B0/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y77   K0/DECODE_CODE_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y77   K0/DECODE_CODE_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y77   K0/DECODE_CODE_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y58   A0/PIXEL_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y58   A0/PIXEL_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   A0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   A0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   A0/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   A0/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y58   A0/PIXEL_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y58   A0/PIXEL_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   A0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   A0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   A0/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y57   A0/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B0/BALLE_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B0/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.069ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/Iv_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 0.456ns (7.174%)  route 5.900ns (92.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.566     5.087    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         5.900    11.443    K0/ps2_keyboard_0/D1/reset_g
    SLICE_X28Y85         FDCE                                         f  K0/ps2_keyboard_0/D1/Iv_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.432    14.773    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y85         FDCE                                         r  K0/ps2_keyboard_0/D1/Iv_reg/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X28Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.512    K0/ps2_keyboard_0/D1/Iv_reg
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                  3.069    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 0.456ns (7.179%)  route 5.896ns (92.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.566     5.087    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         5.896    11.439    K0/ps2_keyboard_0/D1/reset_g
    SLICE_X29Y85         FDCE                                         f  K0/ps2_keyboard_0/D1/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.432    14.773    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X29Y85         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X29Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.512    K0/ps2_keyboard_0/D1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 0.456ns (7.179%)  route 5.896ns (92.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.566     5.087    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         5.896    11.439    K0/ps2_keyboard_0/D1/reset_g
    SLICE_X29Y85         FDCE                                         f  K0/ps2_keyboard_0/D1/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.432    14.773    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X29Y85         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[1]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X29Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.512    K0/ps2_keyboard_0/D1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/D1/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.352ns  (logic 0.456ns (7.179%)  route 5.896ns (92.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.566     5.087    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         5.896    11.439    K0/ps2_keyboard_0/D1/reset_g
    SLICE_X29Y85         FDCE                                         f  K0/ps2_keyboard_0/D1/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.432    14.773    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X29Y85         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[2]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X29Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.512    K0/ps2_keyboard_0/D1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -11.439    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.456ns (7.287%)  route 5.802ns (92.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.566     5.087    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         5.802    11.345    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X29Y77         FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.423    14.764    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y77         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[0]/C
                         clock pessimism              0.180    14.944    
                         clock uncertainty           -0.035    14.908    
    SLICE_X29Y77         FDCE (Recov_fdce_C_CLR)     -0.405    14.503    K0/ps2_keyboard_0/C0/count_idle_reg[0]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.456ns (7.287%)  route 5.802ns (92.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.566     5.087    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         5.802    11.345    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X29Y77         FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.423    14.764    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y77         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[1]/C
                         clock pessimism              0.180    14.944    
                         clock uncertainty           -0.035    14.908    
    SLICE_X29Y77         FDCE (Recov_fdce_C_CLR)     -0.405    14.503    K0/ps2_keyboard_0/C0/count_idle_reg[1]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.456ns (7.287%)  route 5.802ns (92.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.566     5.087    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         5.802    11.345    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X29Y77         FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.423    14.764    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y77         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[2]/C
                         clock pessimism              0.180    14.944    
                         clock uncertainty           -0.035    14.908    
    SLICE_X29Y77         FDCE (Recov_fdce_C_CLR)     -0.405    14.503    K0/ps2_keyboard_0/C0/count_idle_reg[2]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.258ns  (logic 0.456ns (7.287%)  route 5.802ns (92.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.566     5.087    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         5.802    11.345    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X29Y77         FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.423    14.764    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y77         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[3]/C
                         clock pessimism              0.180    14.944    
                         clock uncertainty           -0.035    14.908    
    SLICE_X29Y77         FDCE (Recov_fdce_C_CLR)     -0.405    14.503    K0/ps2_keyboard_0/C0/count_idle_reg[3]
  -------------------------------------------------------------------
                         required time                         14.503    
                         arrival time                         -11.345    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 0.456ns (7.336%)  route 5.760ns (92.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.566     5.087    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         5.760    11.303    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X29Y78         FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.425    14.766    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[4]/C
                         clock pessimism              0.180    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X29Y78         FDCE (Recov_fdce_C_CLR)     -0.405    14.505    K0/ps2_keyboard_0/C0/count_idle_reg[4]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/C0/count_idle_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.216ns  (logic 0.456ns (7.336%)  route 5.760ns (92.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.566     5.087    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         5.760    11.303    K0/ps2_keyboard_0/C0/reset_g
    SLICE_X29Y78         FDCE                                         f  K0/ps2_keyboard_0/C0/count_idle_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.425    14.766    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X29Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/count_idle_reg[5]/C
                         clock pessimism              0.180    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X29Y78         FDCE (Recov_fdce_C_CLR)     -0.405    14.505    K0/ps2_keyboard_0/C0/count_idle_reg[5]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  3.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.386%)  route 0.269ns (65.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.269     1.856    B0/reset_g
    SLICE_X37Y46         FDCE                                         f  B0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    B0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.386%)  route 0.269ns (65.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.269     1.856    B0/reset_g
    SLICE_X37Y46         FDCE                                         f  B0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.832     1.959    B0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  B0/cnt_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    B0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.386%)  route 0.269ns (65.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.269     1.856    R0/reset_g
    SLICE_X37Y46         FDCE                                         f  R0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.832     1.959    R0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    R0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            R0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.386%)  route 0.269ns (65.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.269     1.856    R0/reset_g
    SLICE_X37Y46         FDCE                                         f  R0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.832     1.959    R0/CLK_IBUF_BUFG
    SLICE_X37Y46         FDCE                                         r  R0/cnt_reg[1]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X37Y46         FDCE (Remov_fdce_C_CLR)     -0.092     1.618    R0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.797%)  route 0.651ns (82.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.651     2.238    A0/reset_g
    SLICE_X35Y57         FDCE                                         f  A0/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.827     1.955    A0/CLK_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  A0/cnt_reg[0]/C
                         clock pessimism             -0.244     1.711    
    SLICE_X35Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.619    A0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.141ns (17.797%)  route 0.651ns (82.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.651     2.238    A0/reset_g
    SLICE_X35Y57         FDCE                                         f  A0/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.827     1.955    A0/CLK_IBUF_BUFG
    SLICE_X35Y57         FDCE                                         r  A0/cnt_reg[1]/C
                         clock pessimism             -0.244     1.711    
    SLICE_X35Y57         FDCE (Remov_fdce_C_CLR)     -0.092     1.619    A0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             2.039ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.141ns (6.333%)  route 2.085ns (93.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         2.085     3.673    K0/reset_g
    SLICE_X30Y78         FDCE                                         f  K0/decode_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.817     1.945    K0/CLK_IBUF_BUFG
    SLICE_X30Y78         FDCE                                         r  K0/decode_reg[0]/C
                         clock pessimism             -0.244     1.701    
    SLICE_X30Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.634    K0/decode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.039ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/decode_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.141ns (6.333%)  route 2.085ns (93.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         2.085     3.673    K0/reset_g
    SLICE_X30Y78         FDCE                                         f  K0/decode_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.817     1.945    K0/CLK_IBUF_BUFG
    SLICE_X30Y78         FDCE                                         r  K0/decode_reg[3]/C
                         clock pessimism             -0.244     1.701    
    SLICE_X30Y78         FDCE (Remov_fdce_C_CLR)     -0.067     1.634    K0/decode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  2.039    

Slack (MET) :             2.045ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.141ns (6.387%)  route 2.067ns (93.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         2.067     3.654    K0/reset_g
    SLICE_X32Y78         FDCE                                         f  K0/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.817     1.945    K0/CLK_IBUF_BUFG
    SLICE_X32Y78         FDCE                                         r  K0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.244     1.701    
    SLICE_X32Y78         FDCE (Remov_fdce_C_CLR)     -0.092     1.609    K0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           3.654    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.053ns  (arrival time - required time)
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/DECODE_CODE_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.141ns (6.296%)  route 2.099ns (93.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         2.099     3.686    K0/reset_g
    SLICE_X30Y77         FDCE                                         f  K0/DECODE_CODE_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.816     1.944    K0/CLK_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  K0/DECODE_CODE_reg[0]/C
                         clock pessimism             -0.244     1.700    
    SLICE_X30Y77         FDCE (Remov_fdce_C_CLR)     -0.067     1.633    K0/DECODE_CODE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           3.686    
  -------------------------------------------------------------------
                         slack                                  2.053    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           462 Endpoints
Min Delay           462 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.384ns  (logic 5.443ns (33.220%)  route 10.941ns (66.780%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  A1/countY_reg[6]/Q
                         net (fo=19, routed)          2.111     2.530    A1/countY_reg[9]_0[6]
    SLICE_X36Y59         LUT2 (Prop_lut2_I0_O)        0.299     2.829 f  A1/RED_OBUF[3]_inst_i_161/O
                         net (fo=1, routed)           0.775     3.604    A1/RED_OBUF[3]_inst_i_161_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I4_O)        0.124     3.728 r  A1/RED_OBUF[3]_inst_i_109/O
                         net (fo=10, routed)          0.996     4.724    A1/RED_OBUF[3]_inst_i_109_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.152     4.876 f  A1/RED_OBUF[3]_inst_i_119/O
                         net (fo=2, routed)           0.836     5.712    A1/RED_OBUF[3]_inst_i_119_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I4_O)        0.326     6.038 r  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.577     6.615    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.739 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890     7.628    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.752 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.429     9.181    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I4_O)        0.152     9.333 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.329    12.661    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    16.384 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.384    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.263ns  (logic 5.197ns (31.959%)  route 11.066ns (68.041%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  A1/countY_reg[6]/Q
                         net (fo=19, routed)          2.111     2.530    A1/countY_reg[9]_0[6]
    SLICE_X36Y59         LUT2 (Prop_lut2_I0_O)        0.299     2.829 f  A1/RED_OBUF[3]_inst_i_161/O
                         net (fo=1, routed)           0.775     3.604    A1/RED_OBUF[3]_inst_i_161_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I4_O)        0.124     3.728 r  A1/RED_OBUF[3]_inst_i_109/O
                         net (fo=10, routed)          0.996     4.724    A1/RED_OBUF[3]_inst_i_109_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.152     4.876 f  A1/RED_OBUF[3]_inst_i_119/O
                         net (fo=2, routed)           0.836     5.712    A1/RED_OBUF[3]_inst_i_119_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I4_O)        0.326     6.038 r  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.577     6.615    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.739 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890     7.628    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.752 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.422     9.174    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I1_O)        0.124     9.298 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.460    12.758    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    16.263 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.263    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.141ns  (logic 5.216ns (32.313%)  route 10.926ns (67.687%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  A1/countY_reg[6]/Q
                         net (fo=19, routed)          2.111     2.530    A1/countY_reg[9]_0[6]
    SLICE_X36Y59         LUT2 (Prop_lut2_I0_O)        0.299     2.829 f  A1/RED_OBUF[3]_inst_i_161/O
                         net (fo=1, routed)           0.775     3.604    A1/RED_OBUF[3]_inst_i_161_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I4_O)        0.124     3.728 r  A1/RED_OBUF[3]_inst_i_109/O
                         net (fo=10, routed)          0.996     4.724    A1/RED_OBUF[3]_inst_i_109_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.152     4.876 f  A1/RED_OBUF[3]_inst_i_119/O
                         net (fo=2, routed)           0.836     5.712    A1/RED_OBUF[3]_inst_i_119_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I4_O)        0.326     6.038 r  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.577     6.615    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.739 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890     7.628    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.752 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.422     9.174    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I1_O)        0.124     9.298 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.320    12.618    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.141 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.141    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.108ns  (logic 5.451ns (33.840%)  route 10.657ns (66.160%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  A1/countY_reg[6]/Q
                         net (fo=19, routed)          2.111     2.530    A1/countY_reg[9]_0[6]
    SLICE_X36Y59         LUT2 (Prop_lut2_I0_O)        0.299     2.829 f  A1/RED_OBUF[3]_inst_i_161/O
                         net (fo=1, routed)           0.775     3.604    A1/RED_OBUF[3]_inst_i_161_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I4_O)        0.124     3.728 r  A1/RED_OBUF[3]_inst_i_109/O
                         net (fo=10, routed)          0.996     4.724    A1/RED_OBUF[3]_inst_i_109_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.152     4.876 f  A1/RED_OBUF[3]_inst_i_119/O
                         net (fo=2, routed)           0.836     5.712    A1/RED_OBUF[3]_inst_i_119_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I4_O)        0.326     6.038 r  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.577     6.615    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.739 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890     7.628    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.752 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.429     9.181    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I4_O)        0.152     9.333 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.044    12.377    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.731    16.108 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.108    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.987ns  (logic 5.211ns (32.597%)  route 10.776ns (67.403%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  A1/countY_reg[6]/Q
                         net (fo=19, routed)          2.111     2.530    A1/countY_reg[9]_0[6]
    SLICE_X36Y59         LUT2 (Prop_lut2_I0_O)        0.299     2.829 f  A1/RED_OBUF[3]_inst_i_161/O
                         net (fo=1, routed)           0.775     3.604    A1/RED_OBUF[3]_inst_i_161_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I4_O)        0.124     3.728 r  A1/RED_OBUF[3]_inst_i_109/O
                         net (fo=10, routed)          0.996     4.724    A1/RED_OBUF[3]_inst_i_109_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.152     4.876 f  A1/RED_OBUF[3]_inst_i_119/O
                         net (fo=2, routed)           0.836     5.712    A1/RED_OBUF[3]_inst_i_119_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I4_O)        0.326     6.038 r  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.577     6.615    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.739 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890     7.628    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.752 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.422     9.174    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I1_O)        0.124     9.298 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.170    12.468    GREEN_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    15.987 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.987    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.890ns  (logic 5.431ns (34.181%)  route 10.459ns (65.819%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  A1/countY_reg[6]/Q
                         net (fo=19, routed)          2.111     2.530    A1/countY_reg[9]_0[6]
    SLICE_X36Y59         LUT2 (Prop_lut2_I0_O)        0.299     2.829 f  A1/RED_OBUF[3]_inst_i_161/O
                         net (fo=1, routed)           0.775     3.604    A1/RED_OBUF[3]_inst_i_161_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I4_O)        0.124     3.728 r  A1/RED_OBUF[3]_inst_i_109/O
                         net (fo=10, routed)          0.996     4.724    A1/RED_OBUF[3]_inst_i_109_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.152     4.876 f  A1/RED_OBUF[3]_inst_i_119/O
                         net (fo=2, routed)           0.836     5.712    A1/RED_OBUF[3]_inst_i_119_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I4_O)        0.326     6.038 r  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.577     6.615    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.739 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890     7.628    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.752 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.422     9.174    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I1_O)        0.152     9.326 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.853    12.179    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.711    15.890 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.890    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.890ns  (logic 5.217ns (32.831%)  route 10.673ns (67.169%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  A1/countY_reg[6]/Q
                         net (fo=19, routed)          2.111     2.530    A1/countY_reg[9]_0[6]
    SLICE_X36Y59         LUT2 (Prop_lut2_I0_O)        0.299     2.829 f  A1/RED_OBUF[3]_inst_i_161/O
                         net (fo=1, routed)           0.775     3.604    A1/RED_OBUF[3]_inst_i_161_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I4_O)        0.124     3.728 r  A1/RED_OBUF[3]_inst_i_109/O
                         net (fo=10, routed)          0.996     4.724    A1/RED_OBUF[3]_inst_i_109_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.152     4.876 f  A1/RED_OBUF[3]_inst_i_119/O
                         net (fo=2, routed)           0.836     5.712    A1/RED_OBUF[3]_inst_i_119_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I4_O)        0.326     6.038 r  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.577     6.615    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.739 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890     7.628    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.752 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.429     9.181    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I2_O)        0.124     9.305 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.060    12.365    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    15.890 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.890    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.758ns  (logic 5.222ns (33.143%)  route 10.535ns (66.857%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  A1/countY_reg[6]/Q
                         net (fo=19, routed)          2.111     2.530    A1/countY_reg[9]_0[6]
    SLICE_X36Y59         LUT2 (Prop_lut2_I0_O)        0.299     2.829 f  A1/RED_OBUF[3]_inst_i_161/O
                         net (fo=1, routed)           0.775     3.604    A1/RED_OBUF[3]_inst_i_161_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I4_O)        0.124     3.728 r  A1/RED_OBUF[3]_inst_i_109/O
                         net (fo=10, routed)          0.996     4.724    A1/RED_OBUF[3]_inst_i_109_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.152     4.876 f  A1/RED_OBUF[3]_inst_i_119/O
                         net (fo=2, routed)           0.836     5.712    A1/RED_OBUF[3]_inst_i_119_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I4_O)        0.326     6.038 r  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.577     6.615    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.739 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890     7.628    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.752 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.422     9.174    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I1_O)        0.124     9.298 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.929    12.227    GREEN_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    15.758 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.758    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.648ns  (logic 5.419ns (34.633%)  route 10.228ns (65.367%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  A1/countY_reg[6]/Q
                         net (fo=19, routed)          2.111     2.530    A1/countY_reg[9]_0[6]
    SLICE_X36Y59         LUT2 (Prop_lut2_I0_O)        0.299     2.829 f  A1/RED_OBUF[3]_inst_i_161/O
                         net (fo=1, routed)           0.775     3.604    A1/RED_OBUF[3]_inst_i_161_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I4_O)        0.124     3.728 r  A1/RED_OBUF[3]_inst_i_109/O
                         net (fo=10, routed)          0.996     4.724    A1/RED_OBUF[3]_inst_i_109_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.152     4.876 f  A1/RED_OBUF[3]_inst_i_119/O
                         net (fo=2, routed)           0.836     5.712    A1/RED_OBUF[3]_inst_i_119_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I4_O)        0.326     6.038 r  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.577     6.615    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.739 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890     7.628    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.752 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           0.979     8.732    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I3_O)        0.153     8.885 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.065    11.949    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.698    15.648 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.648    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.621ns  (logic 5.194ns (33.253%)  route 10.427ns (66.747%))
  Logic Levels:           9  (FDCE=1 LUT2=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.419     0.419 f  A1/countY_reg[6]/Q
                         net (fo=19, routed)          2.111     2.530    A1/countY_reg[9]_0[6]
    SLICE_X36Y59         LUT2 (Prop_lut2_I0_O)        0.299     2.829 f  A1/RED_OBUF[3]_inst_i_161/O
                         net (fo=1, routed)           0.775     3.604    A1/RED_OBUF[3]_inst_i_161_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I4_O)        0.124     3.728 r  A1/RED_OBUF[3]_inst_i_109/O
                         net (fo=10, routed)          0.996     4.724    A1/RED_OBUF[3]_inst_i_109_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.152     4.876 f  A1/RED_OBUF[3]_inst_i_119/O
                         net (fo=2, routed)           0.836     5.712    A1/RED_OBUF[3]_inst_i_119_n_0
    SLICE_X29Y61         LUT6 (Prop_lut6_I4_O)        0.326     6.038 r  A1/RED_OBUF[3]_inst_i_56/O
                         net (fo=1, routed)           0.577     6.615    A1/RED_OBUF[3]_inst_i_56_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.739 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890     7.628    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.752 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           0.979     8.732    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I2_O)        0.124     8.856 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.263    12.119    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    15.621 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.621    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.146ns (55.306%)  route 0.118ns (44.694%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[9]/C
    SLICE_X28Y78         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[9]/Q
                         net (fo=2, routed)           0.118     0.264    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[9]
    SLICE_X31Y79         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.146ns (50.502%)  route 0.143ns (49.498%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.143     0.289    K0/ps2_keyboard_0/R0/Q[0]
    SLICE_X28Y78         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A1/countY_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1/countY_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDCE                         0.000     0.000 r  A1/countY_reg[6]/C
    SLICE_X37Y59         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  A1/countY_reg[6]/Q
                         net (fo=19, routed)          0.083     0.211    A1/countY_reg[9]_0[6]
    SLICE_X37Y59         LUT6 (Prop_lut6_I1_O)        0.099     0.310 r  A1/countY[7]_i_1/O
                         net (fo=1, routed)           0.000     0.310    A1/p_0_in__1[7]
    SLICE_X37Y59         FDCE                                         r  A1/countY_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.146ns (44.211%)  route 0.184ns (55.789%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/C
    SLICE_X28Y78         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/Q
                         net (fo=2, routed)           0.184     0.330    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[10]
    SLICE_X28Y78         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.146ns (44.082%)  route 0.185ns (55.918%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.185     0.331    K0/ps2_keyboard_0/R0/Q[4]
    SLICE_X33Y78         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.133ns (38.779%)  route 0.210ns (61.221%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.210     0.343    K0/ps2_keyboard_0/R0/Q[6]
    SLICE_X31Y79         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/VxBalle_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/VxBalle_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDCE                         0.000     0.000 r  B2/VxBalle_reg[0]/C
    SLICE_X35Y68         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/VxBalle_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    B2/VxBalle_reg[0]_0[0]
    SLICE_X35Y68         LUT3 (Prop_lut3_I1_O)        0.045     0.354 r  B2/VxBalle[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    B2/VxBalle[0]_i_1_n_0
    SLICE_X35Y68         FDCE                                         r  B2/VxBalle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.146ns (40.000%)  route 0.219ns (60.000%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.219     0.365    K0/ps2_keyboard_0/R0/Q[2]
    SLICE_X31Y79         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/jwin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2/jwin_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.750%)  route 0.181ns (49.250%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDCE                         0.000     0.000 r  B2/jwin_reg[1]/C
    SLICE_X37Y72         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  B2/jwin_reg[1]/Q
                         net (fo=39, routed)          0.181     0.322    B2/jwin_reg[1]_0[0]
    SLICE_X37Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.367 r  B2/jwin[1]_i_1/O
                         net (fo=1, routed)           0.000     0.367    B2/jwin[1]_i_1_n_0
    SLICE_X37Y72         FDCE                                         r  B2/jwin_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/ACC_BALLE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B1/ACC_BALLE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.186ns (49.982%)  route 0.186ns (50.018%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y78         FDRE                         0.000     0.000 r  B1/ACC_BALLE_reg/C
    SLICE_X44Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B1/ACC_BALLE_reg/Q
                         net (fo=78, routed)          0.186     0.327    B1/acc_balle
    SLICE_X44Y78         LUT3 (Prop_lut3_I2_O)        0.045     0.372 r  B1/ACC_BALLE_i_1/O
                         net (fo=1, routed)           0.000     0.372    B1/ACC_BALLE_i_1_n_0
    SLICE_X44Y78         FDRE                                         r  B1/ACC_BALLE_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           389 Endpoints
Min Delay           389 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/DECODE_CODE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.287ns  (logic 5.150ns (36.045%)  route 9.137ns (63.955%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.536     5.057    K0/CLK_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  K0/DECODE_CODE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.478     5.535 f  K0/DECODE_CODE_reg[3]/Q
                         net (fo=12, routed)          1.761     7.296    K0/Q[3]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.301     7.597 f  K0/RED_OBUF[3]_inst_i_169/O
                         net (fo=1, routed)           0.766     8.363    A1/RED_OBUF[3]_inst_i_55_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.487 r  A1/RED_OBUF[3]_inst_i_122/O
                         net (fo=2, routed)           0.166     8.653    A1/RED_OBUF[3]_inst_i_122_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.777 r  A1/RED_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.797     9.574    A1/RED_OBUF[3]_inst_i_58_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.698 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890    10.588    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.429    12.141    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I4_O)        0.152    12.293 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.329    15.621    GREEN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.723    19.344 r  GREEN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.344    GREEN[0]
    J17                                                               r  GREEN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/DECODE_CODE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.166ns  (logic 4.904ns (34.621%)  route 9.262ns (65.379%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.536     5.057    K0/CLK_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  K0/DECODE_CODE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.478     5.535 f  K0/DECODE_CODE_reg[3]/Q
                         net (fo=12, routed)          1.761     7.296    K0/Q[3]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.301     7.597 f  K0/RED_OBUF[3]_inst_i_169/O
                         net (fo=1, routed)           0.766     8.363    A1/RED_OBUF[3]_inst_i_55_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.487 r  A1/RED_OBUF[3]_inst_i_122/O
                         net (fo=2, routed)           0.166     8.653    A1/RED_OBUF[3]_inst_i_122_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.777 r  A1/RED_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.797     9.574    A1/RED_OBUF[3]_inst_i_58_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.698 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890    10.588    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.422    12.134    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I1_O)        0.124    12.258 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.460    15.717    GREEN_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    19.223 r  GREEN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.223    GREEN[1]
    H17                                                               r  GREEN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/DECODE_CODE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.044ns  (logic 4.923ns (35.052%)  route 9.121ns (64.948%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.536     5.057    K0/CLK_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  K0/DECODE_CODE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.478     5.535 f  K0/DECODE_CODE_reg[3]/Q
                         net (fo=12, routed)          1.761     7.296    K0/Q[3]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.301     7.597 f  K0/RED_OBUF[3]_inst_i_169/O
                         net (fo=1, routed)           0.766     8.363    A1/RED_OBUF[3]_inst_i_55_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.487 r  A1/RED_OBUF[3]_inst_i_122/O
                         net (fo=2, routed)           0.166     8.653    A1/RED_OBUF[3]_inst_i_122_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.777 r  A1/RED_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.797     9.574    A1/RED_OBUF[3]_inst_i_58_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.698 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890    10.588    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.422    12.134    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I1_O)        0.124    12.258 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.320    15.577    GREEN_OBUF[1]
    G19                  OBUF (Prop_obuf_I_O)         3.524    19.101 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.101    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/DECODE_CODE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.011ns  (logic 5.158ns (36.814%)  route 8.853ns (63.186%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.536     5.057    K0/CLK_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  K0/DECODE_CODE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.478     5.535 f  K0/DECODE_CODE_reg[3]/Q
                         net (fo=12, routed)          1.761     7.296    K0/Q[3]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.301     7.597 f  K0/RED_OBUF[3]_inst_i_169/O
                         net (fo=1, routed)           0.766     8.363    A1/RED_OBUF[3]_inst_i_55_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.487 r  A1/RED_OBUF[3]_inst_i_122/O
                         net (fo=2, routed)           0.166     8.653    A1/RED_OBUF[3]_inst_i_122_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.777 r  A1/RED_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.797     9.574    A1/RED_OBUF[3]_inst_i_58_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.698 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890    10.588    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.429    12.141    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I4_O)        0.152    12.293 r  A1/GREEN_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.044    15.337    GREEN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.731    19.068 r  GREEN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.068    GREEN[2]
    G17                                                               r  GREEN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/DECODE_CODE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.890ns  (logic 4.918ns (35.409%)  route 8.972ns (64.591%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.536     5.057    K0/CLK_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  K0/DECODE_CODE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.478     5.535 f  K0/DECODE_CODE_reg[3]/Q
                         net (fo=12, routed)          1.761     7.296    K0/Q[3]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.301     7.597 f  K0/RED_OBUF[3]_inst_i_169/O
                         net (fo=1, routed)           0.766     8.363    A1/RED_OBUF[3]_inst_i_55_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.487 r  A1/RED_OBUF[3]_inst_i_122/O
                         net (fo=2, routed)           0.166     8.653    A1/RED_OBUF[3]_inst_i_122_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.777 r  A1/RED_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.797     9.574    A1/RED_OBUF[3]_inst_i_58_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.698 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890    10.588    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.422    12.134    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I1_O)        0.124    12.258 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           3.170    15.427    GREEN_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.519    18.947 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.947    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/DECODE_CODE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.793ns  (logic 5.138ns (37.254%)  route 8.654ns (62.746%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.536     5.057    K0/CLK_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  K0/DECODE_CODE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.478     5.535 f  K0/DECODE_CODE_reg[3]/Q
                         net (fo=12, routed)          1.761     7.296    K0/Q[3]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.301     7.597 f  K0/RED_OBUF[3]_inst_i_169/O
                         net (fo=1, routed)           0.766     8.363    A1/RED_OBUF[3]_inst_i_55_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.487 r  A1/RED_OBUF[3]_inst_i_122/O
                         net (fo=2, routed)           0.166     8.653    A1/RED_OBUF[3]_inst_i_122_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.777 r  A1/RED_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.797     9.574    A1/RED_OBUF[3]_inst_i_58_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.698 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890    10.588    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.422    12.134    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I1_O)        0.152    12.286 r  A1/BLUE_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.853    15.138    BLUE_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.711    18.850 r  BLUE_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.850    BLUE[1]
    L18                                                               r  BLUE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/DECODE_CODE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.793ns  (logic 4.924ns (35.698%)  route 8.869ns (64.302%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.536     5.057    K0/CLK_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  K0/DECODE_CODE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.478     5.535 f  K0/DECODE_CODE_reg[3]/Q
                         net (fo=12, routed)          1.761     7.296    K0/Q[3]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.301     7.597 f  K0/RED_OBUF[3]_inst_i_169/O
                         net (fo=1, routed)           0.766     8.363    A1/RED_OBUF[3]_inst_i_55_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.487 r  A1/RED_OBUF[3]_inst_i_122/O
                         net (fo=2, routed)           0.166     8.653    A1/RED_OBUF[3]_inst_i_122_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.777 r  A1/RED_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.797     9.574    A1/RED_OBUF[3]_inst_i_58_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.698 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890    10.588    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.429    12.141    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I2_O)        0.124    12.265 r  A1/BLUE_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.060    15.325    BLUE_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    18.849 r  BLUE_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.849    BLUE[3]
    J18                                                               r  BLUE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/DECODE_CODE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GREEN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.660ns  (logic 4.929ns (36.086%)  route 8.731ns (63.914%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.536     5.057    K0/CLK_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  K0/DECODE_CODE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.478     5.535 f  K0/DECODE_CODE_reg[3]/Q
                         net (fo=12, routed)          1.761     7.296    K0/Q[3]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.301     7.597 f  K0/RED_OBUF[3]_inst_i_169/O
                         net (fo=1, routed)           0.766     8.363    A1/RED_OBUF[3]_inst_i_55_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.487 r  A1/RED_OBUF[3]_inst_i_122/O
                         net (fo=2, routed)           0.166     8.653    A1/RED_OBUF[3]_inst_i_122_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.777 r  A1/RED_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.797     9.574    A1/RED_OBUF[3]_inst_i_58_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.698 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890    10.588    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           1.422    12.134    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT4 (Prop_lut4_I1_O)        0.124    12.258 r  A1/RED_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           2.929    15.187    GREEN_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    18.717 r  GREEN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.717    GREEN[3]
    D17                                                               r  GREEN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/DECODE_CODE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLUE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.551ns  (logic 5.126ns (37.831%)  route 8.424ns (62.169%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.536     5.057    K0/CLK_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  K0/DECODE_CODE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.478     5.535 f  K0/DECODE_CODE_reg[3]/Q
                         net (fo=12, routed)          1.761     7.296    K0/Q[3]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.301     7.597 f  K0/RED_OBUF[3]_inst_i_169/O
                         net (fo=1, routed)           0.766     8.363    A1/RED_OBUF[3]_inst_i_55_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.487 r  A1/RED_OBUF[3]_inst_i_122/O
                         net (fo=2, routed)           0.166     8.653    A1/RED_OBUF[3]_inst_i_122_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.777 r  A1/RED_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.797     9.574    A1/RED_OBUF[3]_inst_i_58_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.698 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890    10.588    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           0.979    11.691    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I3_O)        0.153    11.844 r  A1/BLUE_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.065    14.909    BLUE_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.698    18.607 r  BLUE_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.607    BLUE[0]
    N18                                                               r  BLUE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 K0/DECODE_CODE_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.524ns  (logic 4.901ns (36.243%)  route 8.623ns (63.757%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.536     5.057    K0/CLK_IBUF_BUFG
    SLICE_X30Y77         FDCE                                         r  K0/DECODE_CODE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDCE (Prop_fdce_C_Q)         0.478     5.535 f  K0/DECODE_CODE_reg[3]/Q
                         net (fo=12, routed)          1.761     7.296    K0/Q[3]
    SLICE_X28Y60         LUT2 (Prop_lut2_I0_O)        0.301     7.597 f  K0/RED_OBUF[3]_inst_i_169/O
                         net (fo=1, routed)           0.766     8.363    A1/RED_OBUF[3]_inst_i_55_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.487 r  A1/RED_OBUF[3]_inst_i_122/O
                         net (fo=2, routed)           0.166     8.653    A1/RED_OBUF[3]_inst_i_122_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I4_O)        0.124     8.777 r  A1/RED_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.797     9.574    A1/RED_OBUF[3]_inst_i_58_n_0
    SLICE_X31Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.698 f  A1/RED_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           0.890    10.588    A1/RED_OBUF[3]_inst_i_16_n_0
    SLICE_X30Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.712 r  A1/RED_OBUF[3]_inst_i_4/O
                         net (fo=7, routed)           0.979    11.691    A1/RED_OBUF[3]_inst_i_4_n_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I2_O)        0.124    11.815 r  A1/RED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.263    15.078    RED_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         3.502    18.581 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.581    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/D1/O_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.141ns (34.535%)  route 0.267ns (65.465%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.557     1.440    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y84         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  K0/ps2_keyboard_0/D1/O_reg/Q
                         net (fo=1, routed)           0.267     1.849    K0/ps2_keyboard_0/R0/D[0]
    SLICE_X28Y78         FDCE                                         r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countX_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.141ns (23.079%)  route 0.470ns (76.921%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.470     2.057    A1/reset_g
    SLICE_X33Y58         FDCE                                         f  A1/countX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.141ns (19.945%)  route 0.566ns (80.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.566     2.153    A1/reset_g
    SLICE_X37Y59         FDCE                                         f  A1/countY_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.141ns (19.945%)  route 0.566ns (80.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.566     2.153    A1/reset_g
    SLICE_X37Y59         FDCE                                         f  A1/countY_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.141ns (19.945%)  route 0.566ns (80.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.566     2.153    A1/reset_g
    SLICE_X37Y59         FDCE                                         f  A1/countY_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.141ns (19.945%)  route 0.566ns (80.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.566     2.153    A1/reset_g
    SLICE_X37Y59         FDCE                                         f  A1/countY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.707ns  (logic 0.141ns (19.945%)  route 0.566ns (80.055%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.566     2.153    A1/reset_g
    SLICE_X37Y59         FDCE                                         f  A1/countY_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countY_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.141ns (19.822%)  route 0.570ns (80.178%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.570     2.157    A1/reset_g
    SLICE_X36Y59         FDCE                                         f  A1/countY_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countX_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.141ns (19.392%)  route 0.586ns (80.608%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.586     2.173    A1/reset_g
    SLICE_X31Y59         FDCE                                         f  A1/countX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RE0/G_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/countX_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.141ns (19.392%)  route 0.586ns (80.608%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    RE0/CLK_IBUF_BUFG
    SLICE_X28Y46         FDRE                                         r  RE0/G_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  RE0/G_RESET_reg/Q
                         net (fo=307, routed)         0.586     2.173    A1/reset_g
    SLICE_X31Y59         FDCE                                         f  A1/countX_reg[9]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.630ns  (logic 1.820ns (27.458%)  route 4.809ns (72.542%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           3.169     4.617    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X28Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.833     5.574    K0/ps2_keyboard_0/D0/load
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.698 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.808     6.506    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X28Y80         LUT3 (Prop_lut3_I2_O)        0.124     6.630 r  K0/ps2_keyboard_0/D0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     6.630    K0/ps2_keyboard_0/D0/count[4]_i_1_n_0
    SLICE_X28Y80         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.426     4.767    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X28Y80         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/O_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.098ns  (logic 1.696ns (27.822%)  route 4.401ns (72.178%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           3.169     4.617    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X28Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 f  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.830     5.571    K0/ps2_keyboard_0/D0/load
    SLICE_X28Y81         LUT6 (Prop_lut6_I0_O)        0.124     5.695 r  K0/ps2_keyboard_0/D0/O_i_1/O
                         net (fo=1, routed)           0.402     6.098    K0/ps2_keyboard_0/D0/O_i_1_n_0
    SLICE_X28Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.427     4.768    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X28Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/O_reg/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.900ns  (logic 1.696ns (28.754%)  route 4.203ns (71.246%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           3.169     4.617    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X28Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.833     5.574    K0/ps2_keyboard_0/D0/load
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.698 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.202     5.900    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X29Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.427     4.768    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X29Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.900ns  (logic 1.696ns (28.754%)  route 4.203ns (71.246%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           3.169     4.617    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X28Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.833     5.574    K0/ps2_keyboard_0/D0/load
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.698 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.202     5.900    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X29Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.427     4.768    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X29Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.900ns  (logic 1.696ns (28.754%)  route 4.203ns (71.246%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           3.169     4.617    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X28Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.833     5.574    K0/ps2_keyboard_0/D0/load
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.698 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.202     5.900    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X29Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.427     4.768    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X29Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[2]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            K0/ps2_keyboard_0/D0/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.900ns  (logic 1.696ns (28.754%)  route 4.203ns (71.246%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2_CLK (IN)
                         net (fo=0)                   0.000     0.000    PS2_CLK
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2_CLK_IBUF_inst/O
                         net (fo=7, routed)           3.169     4.617    K0/ps2_keyboard_0/D0/PS2_CLK_IBUF
    SLICE_X28Y81         LUT2 (Prop_lut2_I0_O)        0.124     4.741 r  K0/ps2_keyboard_0/D0/Iv_i_1/O
                         net (fo=4, routed)           0.833     5.574    K0/ps2_keyboard_0/D0/load
    SLICE_X28Y81         LUT6 (Prop_lut6_I5_O)        0.124     5.698 r  K0/ps2_keyboard_0/D0/count[3]_i_1/O
                         net (fo=5, routed)           0.202     5.900    K0/ps2_keyboard_0/D0/count[3]_i_1_n_0
    SLICE_X29Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.427     4.768    K0/ps2_keyboard_0/D0/CLK_IBUF_BUFG
    SLICE_X29Y81         FDCE                                         r  K0/ps2_keyboard_0/D0/count_reg[3]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.642ns  (logic 1.700ns (30.130%)  route 3.942ns (69.870%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           2.948     4.400    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.524 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.604     5.127    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I5_O)        0.124     5.251 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.391     5.642    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X29Y84         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.431     4.772    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X29Y84         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[3]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.642ns  (logic 1.700ns (30.130%)  route 3.942ns (69.870%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           2.948     4.400    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.524 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.604     5.127    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I5_O)        0.124     5.251 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.391     5.642    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X29Y84         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.431     4.772    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X29Y84         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[4]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/O_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.700ns (30.208%)  route 3.928ns (69.792%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           2.948     4.400    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.524 f  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.601     5.124    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I0_O)        0.124     5.248 r  K0/ps2_keyboard_0/D1/O_i_1__0/O
                         net (fo=1, routed)           0.379     5.628    K0/ps2_keyboard_0/D1/O_i_1__0_n_0
    SLICE_X28Y84         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.431     4.772    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X28Y84         FDCE                                         r  K0/ps2_keyboard_0/D1/O_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            K0/ps2_keyboard_0/D1/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.593ns  (logic 1.700ns (30.396%)  route 3.893ns (69.604%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2_DATA_IBUF_inst/O
                         net (fo=7, routed)           2.948     4.400    K0/ps2_keyboard_0/D1/PS2_DATA_IBUF
    SLICE_X29Y85         LUT2 (Prop_lut2_I0_O)        0.124     4.524 r  K0/ps2_keyboard_0/D1/Iv_i_1__0/O
                         net (fo=4, routed)           0.604     5.127    K0/ps2_keyboard_0/D1/Iv_i_1__0_n_0
    SLICE_X29Y84         LUT6 (Prop_lut6_I5_O)        0.124     5.251 r  K0/ps2_keyboard_0/D1/count[4]_i_1/O
                         net (fo=5, routed)           0.342     5.593    K0/ps2_keyboard_0/D1/count[4]_i_1_n_0
    SLICE_X29Y85         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.432     4.773    K0/ps2_keyboard_0/D1/CLK_IBUF_BUFG
    SLICE_X29Y85         FDCE                                         r  K0/ps2_keyboard_0/D1/count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.146ns (57.172%)  route 0.109ns (42.828%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/C
    SLICE_X33Y78         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[4]/Q
                         net (fo=3, routed)           0.109     0.255    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_1[3]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.817     1.945    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[3]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.133ns (47.173%)  route 0.149ns (52.827%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/C
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  K0/ps2_keyboard_0/R0/ps2_word_reg[8]/Q
                         net (fo=3, routed)           0.149     0.282    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_1[7]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.817     1.945    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.133ns (45.760%)  route 0.158ns (54.240%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/C
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  K0/ps2_keyboard_0/R0/ps2_word_reg[6]/Q
                         net (fo=3, routed)           0.158     0.291    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_1[5]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.817     1.945    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[5]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.776%)  route 0.173ns (54.224%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/C
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[3]/Q
                         net (fo=3, routed)           0.173     0.319    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_1[2]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.817     1.945    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[2]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.640%)  route 0.181ns (55.360%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/C
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[2]/Q
                         net (fo=3, routed)           0.181     0.327    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_1[1]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.817     1.945    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[1]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.133ns (39.685%)  route 0.202ns (60.315%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/C
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.133     0.133 r  K0/ps2_keyboard_0/R0/ps2_word_reg[7]/Q
                         net (fo=3, routed)           0.202     0.335    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_1[6]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.817     1.945    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[6]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.146ns (42.375%)  route 0.199ns (57.625%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/C
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[5]/Q
                         net (fo=3, routed)           0.199     0.345    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_1[4]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.817     1.945    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[4]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.450ns  (logic 0.146ns (32.457%)  route 0.304ns (67.543%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/C
    SLICE_X31Y79         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[1]/Q
                         net (fo=3, routed)           0.304     0.450    K0/ps2_keyboard_0/C0/temp_ps2_code_reg[7]_1[0]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.817     1.945    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.586ns  (logic 0.191ns (32.570%)  route 0.395ns (67.430%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/C
    SLICE_X28Y78         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/Q
                         net (fo=2, routed)           0.216     0.362    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[10]
    SLICE_X28Y79         LUT6 (Prop_lut6_I2_O)        0.045     0.407 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.179     0.586    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X30Y79         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.818     1.946    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X30Y79         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_flag_reg/C

Slack:                    inf
  Source:                 K0/ps2_keyboard_0/R0/ps2_word_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.191ns (32.328%)  route 0.400ns (67.672%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y78         FDCE                         0.000     0.000 r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/C
    SLICE_X28Y78         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  K0/ps2_keyboard_0/R0/ps2_word_reg[10]/Q
                         net (fo=2, routed)           0.216     0.362    K0/ps2_keyboard_0/R0/ps2_word_reg_n_0_[10]
    SLICE_X28Y79         LUT6 (Prop_lut6_I2_O)        0.045     0.407 r  K0/ps2_keyboard_0/R0/temp_ps2_code[7]_i_1/O
                         net (fo=9, routed)           0.184     0.591    K0/ps2_keyboard_0/C0/E[0]
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.817     1.945    K0/ps2_keyboard_0/C0/CLK_IBUF_BUFG
    SLICE_X31Y78         FDCE                                         r  K0/ps2_keyboard_0/C0/temp_ps2_code_reg[0]/C





