<module name="CM_CORE__L3INIT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CM_L3INIT_CLKSTCTRL" acronym="CM_L3INIT_CLKSTCTRL" offset="0x0" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_SATA_REF_GFCLK" width="1" begin="24" end="24" resetval="0x0" description="This field indicates the state of the SATA_REF_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_SATA_REF_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_SATA_REF_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3INIT_32K_GFCLK" width="1" begin="23" end="23" resetval="0x0" description="This field indicates the state of the L3INIT_32K_FCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L3INIT_32K_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L3INIT_32K_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3INIT_960M_GFCLK" width="1" begin="22" end="22" resetval="0x0" description="This field indicates the state of the L3INIT_960M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L3INIT_960M_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L3INIT_960M_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3INIT_480M_GFCLK" width="1" begin="21" end="21" resetval="0x0" description="This field indicates the state of the L3INIT_480M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L3INIT_480M_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L3INIT_480M_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_USB_OTG_SS_REF_CLK" width="1" begin="20" end="20" resetval="0x0" description="This field indicates the state of the USB_OTG_SS_REF_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_USB_OTG_SS_REF_CLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_USB_OTG_SS_REF_CLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MLB_SYS_L3_GFCLK" width="1" begin="19" end="19" resetval="0x0" description="This field indicates the state of the MLB_SYS_L3_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Corresponding_clock_is_definitely_gated" token="CLKACTIVITY_MLB_SYS_L3_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_MLB_SYS_L3_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MLB_SPB_L4_GICLK" width="1" begin="18" end="18" resetval="0x0" description="This field indicates the state of the MLB_SPB_L4_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Corresponding_clock_is_definitely_gated" token="CLKACTIVITY_MLB_SPB_L4_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_MLB_SPB_L4_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MLB_SHB_L3_GICLK" width="1" begin="17" end="17" resetval="0x0" description="This field indicates the state of the MLB_SHB_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Corresponding_clock_is_definitely_gated" token="CLKACTIVITY_MLB_SHB_L3_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_MLB_SHB_L3_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MMC2_GFCLK" width="1" begin="16" end="16" resetval="0x0" description="This field indicates the state of the MMC2 clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MMC2_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MMC2_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_MMC1_GFCLK" width="1" begin="15" end="15" resetval="0x0" description="This field indicates the state of the MMC1_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_MMC1_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_MMC1_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_HSI_GFCLK" width="1" begin="14" end="14" resetval="0x0" description="This field indicates the state of the HSI_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="Corresponding_clock_is_definitely_gated" token="CLKACTIVITY_HSI_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="1" token="CLKACTIVITY_HSI_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_USB_DPLL_HS_CLK" width="1" begin="13" end="13" resetval="0x0" description="This field indicates the state of the USB_DPLL_HS_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_USB_DPLL_HS_CLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_USB_DPLL_HS_CLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_USB_DPLL_CLK" width="1" begin="12" end="12" resetval="0x0" description="This field indicates the state of the USB_DPLL_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_USB_DPLL_CLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_USB_DPLL_CLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3INIT_48M_GFCLK" width="1" begin="11" end="11" resetval="0x0" description="This field indicates the state of the INIT_48M_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L3INIT_48M_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L3INIT_48M_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK" width="1" begin="10" end="10" resetval="0x0" description="This field indicates the state of the L3INIT_USB_LFPS_TX_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L3INIT_USB_LFPS_TX_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3INIT_L4_GICLK" width="1" begin="9" end="9" resetval="0x0" description="This field indicates the state of the L3INIT_L4_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L3INIT_L4_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L3INIT_L4_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_L3INIT_L3_GICLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the L3INIT_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_L3INIT_L3_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_L3INIT_L3_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L3INIT clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_STATICDEP" acronym="CM_L3INIT_STATICDEP" offset="0x4" width="32" description="This register controls the static domain depedencies from L3INIT domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4PER3_STATDEP" width="1" begin="27" end="27" resetval="0x0" description="Static dependency towards L4PER3 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER3_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER3_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="11" begin="26" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="WKUPAON_STATDEP" width="1" begin="15" end="15" resetval="0x0" description="Static dependency towards WKUPAON clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="WKUPAON_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="WKUPAON_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4SEC_STATDEP" width="1" begin="14" end="14" resetval="0x0" description="Static dependency towards L4SEC clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4SEC_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4SEC_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0x0" description="Static dependency towards L4PER1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_STATDEP" width="1" begin="12" end="12" resetval="0x0" description="Static dependency towards L4CFG clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4CFG_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4CFG_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="11" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_STATDEP" width="1" begin="5" end="5" resetval="0x1" description="Static dependency towards L3MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L3MAIN1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EMIF_STATDEP" width="1" begin="4" end="4" resetval="0x0" description="Static dependency towards EMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IVA_STATDEP" width="1" begin="2" end="2" resetval="0x0" description="Static dependency towards IVA clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IVA_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IVA_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L3INIT_DYNAMICDEP" acronym="CM_L3INIT_DYNAMICDEP" offset="0x8" width="32" description="This register controls the dynamic domain depedencies from L3INIT domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_DYNDEP" width="1" begin="5" end="5" resetval="0x0" description="Dynamic dependency towards L3MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="L3MAIN1_DYNDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_L3INIT_MMC1_CLKCTRL" acronym="CM_L3INIT_MMC1_CLKCTRL" offset="0x28" width="32" description="This register manages the MMC1 clocks.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_DIV" width="2" begin="26" end="25" resetval="0x0" description="MMC1 clock divide ratio." range="" rwaccess="RW">
      <bitenum value="0" id="DIV1" token="CLKSEL_DIV_0" description="MMC1 clock is divided by 1."/>
      <bitenum value="1" id="DIV2" token="CLKSEL_DIV_1" description="MMC1 clock is divided by 2."/>
      <bitenum value="2" id="DIV4" token="CLKSEL_DIV_2" description="MMC1 clock is divided by 4."/>
      <bitenum value="3" id="RESERVED" token="CLKSEL_DIV_3" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_SOURCE" width="1" begin="24" end="24" resetval="0x0" description="Selects the source of the functional clock." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_128M" token="CLKSEL_SOURCE_0" description="128MHz clock derived from DPLL_PER is selected"/>
      <bitenum value="1" id="SEL_192M" token="CLKSEL_SOURCE_1" description="192MHz clock derived from DPLL_PER is selected"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_CLK32K" width="1" begin="8" end="8" resetval="0x0" description="MMC optional clock control: 32K CLK" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_CLK32K_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_CLK32K_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLED" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_MMC2_CLKCTRL" acronym="CM_L3INIT_MMC2_CLKCTRL" offset="0x30" width="32" description="This register manages the MMC2 clocks.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_DIV" width="2" begin="26" end="25" resetval="0x0" description="MMC2 clock divide ratio" range="" rwaccess="RW">
      <bitenum value="0" id="DIV1" token="CLKSEL_DIV_0" description="MMC2 clock is divided by 1."/>
      <bitenum value="1" id="DIV2" token="CLKSEL_DIV_1" description="MMC2 clock is divided by 2."/>
      <bitenum value="2" id="DIV4" token="CLKSEL_DIV_2" description="MMC2 clock is divided by 4."/>
      <bitenum value="3" id="RESERVED" token="CLKSEL_DIV_3" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_SOURCE" width="1" begin="24" end="24" resetval="0x0" description="Selects the source of the functional clock." range="" rwaccess="RW">
      <bitenum value="0" id="SEL_128M" token="CLKSEL_SOURCE_0" description="128MHz clock derived from DPLL_PER is selected"/>
      <bitenum value="1" id="SEL_192M" token="CLKSEL_SOURCE_1" description="192MHz clock derived from DPLL_PER is selected"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_CLK32K" width="1" begin="8" end="8" resetval="0x0" description="MMC optional clock control: 32K CLK" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_CLK32K_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_CLK32K_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLED" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_USB_OTG_SS2_CLKCTRL" acronym="CM_L3INIT_USB_OTG_SS2_CLKCTRL" offset="0x40" width="32" description="This register manages the USB_OTG_SS2 clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_REFCLK960M" width="1" begin="8" end="8" resetval="0x0" description="USB_OTG_SS optional clock control: REFCLK960M (960MHz clock)" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_REFCLK960M_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_REFCLK960M_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_USB_OTG_SS3_CLKCTRL" acronym="CM_L3INIT_USB_OTG_SS3_CLKCTRL" offset="0x48" width="32" description="This register manages the USB_OTG_SS3 clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_USB_OTG_SS4_CLKCTRL" acronym="CM_L3INIT_USB_OTG_SS4_CLKCTRL" offset="0x50" width="32" description="This register manages the USB_OTG_SS4 clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_MLB_SS_CLKCTRL" acronym="CM_L3INIT_MLB_SS_CLKCTRL" offset="0x58" width="32" description="This register manages the MLBSS clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="RESERVED" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="ENABLED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_IEEE1500_2_OCP_CLKCTRL" acronym="CM_L3INIT_IEEE1500_2_OCP_CLKCTRL" offset="0x78" width="32" description="This register manages the IEE1500_2_OCP clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x1" description="Control the way mandatory clocks are managed." range="" rwaccess="R">
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_SATA_CLKCTRL" acronym="CM_L3INIT_SATA_CLKCTRL" offset="0x88" width="32" description="This register manages the SATA clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_REF_CLK" width="1" begin="8" end="8" resetval="0x0" description="SATA optional clock control: REF_CLK (from SYS_CLK clock)" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_REF_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_REF_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLED" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_PCIE_CLKSTCTRL" acronym="CM_PCIE_CLKSTCTRL" offset="0xA0" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="18" begin="31" end="14" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_PCIE_32K_GFCLK" width="1" begin="13" end="13" resetval="0x0" description="This field indicates the state of the PCIE_32K_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_PCIE_32K_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_PCIE_32K_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PCIE_SYS_GFCLK" width="1" begin="12" end="12" resetval="0x0" description="This field indicates the state of the PCIE_SYS_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_PCIE_SYS_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_PCIE_SYS_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PCIE_REF_GFCLK" width="1" begin="11" end="11" resetval="0x0" description="This field indicates the state of the PCIE_REF_GFCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_PCIE_REF_GFCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_PCIE_REF_GFCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PCIE_PHY_DIV_GCLK" width="1" begin="10" end="10" resetval="0x0" description="This field indicates the state of the PCIE_PHY_DIV_GCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_PCIE_PHY_DIV_GCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_PCIE_PHY_DIV_GCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PCIE_PHY_GCLK" width="1" begin="9" end="9" resetval="0x0" description="This field indicates the state of the PCIE_PHY_GCLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_PCIE_PHY_GCLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_PCIE_PHY_GCLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_PCIE_L3_GICLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the PCIE_L3_GICLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_PCIE_L3_GICLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_PCIE_L3_GICLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="Controls the clock state transition of the L3INIT clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_PCIE_STATICDEP" acronym="CM_PCIE_STATICDEP" offset="0xA4" width="32" description="This register controls the static domain depedencies from PCIE domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ATL_STATDEP" width="1" begin="30" end="30" resetval="0x0" description="Static dependency towards ATL clock domain" range="" rwaccess="R">
      <bitenum value="0" id="Dependency_is_disabled" token="ATL_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="Dependency_is_enabled" token="ATL_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPE_STATDEP" width="1" begin="28" end="28" resetval="0x0" description="Static dependency towards VPE clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="VPE_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="VPE_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER3_STATDEP" width="1" begin="27" end="27" resetval="0x1" description="Static dependency towards L4PER3 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER3_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER3_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER2_STATDEP" width="1" begin="26" end="26" resetval="0x0" description="Static dependency towards L4PER2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="GMAC_STATDEP" width="1" begin="25" end="25" resetval="0x0" description="Static dependency towards GMAC clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="GMAC_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="GMAC_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IPU_STATDEP" width="1" begin="24" end="24" resetval="0x0" description="Static dependency towards IPU clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IPU_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IPU_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="IPU1_STATDEP" width="1" begin="23" end="23" resetval="0x0" description="Static dependency towards IPU1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IPU1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IPU1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EVE4_STATDEP" width="1" begin="22" end="22" resetval="0x0" description="Static dependency towards EVE4 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EVE4_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EVE4_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EVE3_STATDEP" width="1" begin="21" end="21" resetval="0x0" description="Static dependency towards EVE3 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EVE3_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EVE3_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EVE2_STATDEP" width="1" begin="20" end="20" resetval="0x0" description="Static dependency towards EVE2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EVE2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EVE2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EVE1_STATDEP" width="1" begin="19" end="19" resetval="0x0" description="Static dependency towards EVE1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EVE1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EVE1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="DSP2_STATDEP" width="1" begin="18" end="18" resetval="0x0" description="Static dependency towards DSP2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DSP2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="DSP2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="CUSTEFUSE_STATDEP" width="1" begin="17" end="17" resetval="0x0" description="Static dependency towards CUSTEFUSE clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="CUSTEFUSE_STATDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="COREAON_STATDEP" width="1" begin="16" end="16" resetval="0x0" description="Static dependency towards COREAON clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="COREAON_STATDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4SEC_STATDEP" width="1" begin="14" end="14" resetval="0x0" description="Static dependency towards L4SEC clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4SEC_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4SEC_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4PER_STATDEP" width="1" begin="13" end="13" resetval="0x0" description="Static dependency towards L4PER clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L4CFG_STATDEP" width="1" begin="12" end="12" resetval="0x0" description="Static dependency towards L4CFG clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4CFG_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4CFG_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="SDMA_STATDEP" width="1" begin="11" end="11" resetval="0x0" description="Static dependency towards SDMA clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="SDMA_STATDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="GPU_STATDEP" width="1" begin="10" end="10" resetval="0x0" description="Static dependency towards GPU clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="GPU_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="GPU_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="CAM_STATDEP" width="1" begin="9" end="9" resetval="0x0" description="Static dependency towards CAM clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="CAM_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="CAM_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="DSS_STATDEP" width="1" begin="8" end="8" resetval="0x0" description="Static dependency towards DSS clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DSS_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="DSS_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="L3INIT_STATDEP" width="1" begin="7" end="7" resetval="0x0" description="Static dependency towards L3INIT clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L3INIT_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L3INIT_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="EMIF_STATDEP" width="1" begin="4" end="4" resetval="0x0" description="Static dependency towards EMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IVA_STATDEP" width="1" begin="2" end="2" resetval="0x0" description="Static dependency towards IVA clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="IVA_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="IVA_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="DSP1_STATDEP" width="1" begin="1" end="1" resetval="0x0" description="Static dependency towards DSP1 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="DSP1_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="DSP1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_PCIE_PCIESS1_CLKCTRL" acronym="CM_PCIE_PCIESS1_CLKCTRL" offset="0xB0" width="32" description="This register manages the PCESS1 clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_PCIEPHY_CLK_DIV" width="1" begin="10" end="10" resetval="0x0" description="PCIE PHY optional clock control" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_PCIEPHY_CLK_DIV_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_PCIEPHY_CLK_DIV_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_PCIEPHY_CLK" width="1" begin="9" end="9" resetval="0x0" description="PCIE PHY optional clock control" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_PCIEPHY_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_PCIEPHY_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_32KHZ" width="1" begin="8" end="8" resetval="0x0" description="PCIE PHY optional clock control" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_32KHZ_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_32KHZ_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed.Note: In order to disable the APLL_PCIE, the user needs to disable PCIe_SSx (where x = 1 or 2) using the CM_PCIE_ PCIESSx_CLKCTRL[1:0] MODULEMODE registers. When PCIe_SS is disabled, the PRCM module automatically disables the APLL_PCIE. Please note that setting [1:0] MODE_SELECT bitfield to 0x0 does not disable the APLL_PCIE. ." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLED" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_PCIE_PCIESS2_CLKCTRL" acronym="CM_PCIE_PCIESS2_CLKCTRL" offset="0xB8" width="32" description="This register manages the PCESS2 clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_PCIEPHY_CLK_DIV" width="1" begin="10" end="10" resetval="0x0" description="PCIE PHY optional clock control" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_PCIEPHY_CLK_DIV_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_PCIEPHY_CLK_DIV_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_PCIEPHY_CLK" width="1" begin="9" end="9" resetval="0x0" description="PCIE PHY optional clock control" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_PCIEPHY_CLK_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_PCIEPHY_CLK_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="OPTFCLKEN_32KHZ" width="1" begin="8" end="8" resetval="0x0" description="PCIE PHY optional clock control" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_32KHZ_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_32KHZ_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed.Note: In order to disable the APLL_PCIE, the user needs to disable PCIe_SSx (where x = 1 or 2) using the CM_PCIE_ PCIESSx_CLKCTRL[1:0] MODULEMODE registers. When PCIe_SS is disabled, the PRCM module automatically disables the APLL_PCIE. Please note that setting [1:0] MODE_SELECT bitfield to 0x0 does not disable the APLL_PCIE. ." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLED" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_GMAC_CLKSTCTRL" acronym="CM_GMAC_CLKSTCTRL" offset="0xC0" width="32" description="This register enables the domain power state transition. It controls the HW supervised domain power state transition between ON-ACTIVE and ON-INACTIVE states. It also hold one status bit per clock input of the domain.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKACTIVITY_GMAC_MAIN_CLK" width="1" begin="12" end="12" resetval="0x0" description="This field indicates the state of the GMAC_MAIN_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_GMAC_MAIN_CLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_GMAC_MAIN_CLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GMAC_RFT_CLK" width="1" begin="11" end="11" resetval="0x0" description="This field indicates the state of the GMAC_RFT_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_GMAC_RFT_CLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_GMAC_RFT_CLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_RMII_50MHZ_CLK" width="1" begin="10" end="10" resetval="0x0" description="This field indicates the state of the RMII_50MHZ_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_RMII_50MHZ_CLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_RMII_50MHZ_CLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_RGMII_5MHZ_CLK" width="1" begin="9" end="9" resetval="0x0" description="This field indicates the state of the RGMII_5MHZ_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_RGMII_5MHZ_CLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_RGMII_5MHZ_CLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="CLKACTIVITY_GMII_250MHZ_CLK" width="1" begin="8" end="8" resetval="0x0" description="This field indicates the state of the GMII_250MHZ_CLK clock in the domain. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="INACT" token="CLKACTIVITY_GMII_250MHZ_CLK_0" description="Corresponding clock is definitely gated"/>
      <bitenum value="1" id="ACT" token="CLKACTIVITY_GMII_250MHZ_CLK_1" description="Corresponding clock is running or gating/ungating transition is on-going"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKTRCTRL" width="2" begin="1" end="0" resetval="0x0" description="WARNING: This bit field must not be programmed for SW_SLEEP or HW_AUTO for EEE mode. Controls the clock state transition of the GMAC clock domain." range="" rwaccess="RW">
      <bitenum value="0" id="NO_SLEEP" token="CLKTRCTRL_0" description="NO_SLEEP: Sleep transition cannot be initiated. Wakeup transition may however occur."/>
      <bitenum value="1" id="SW_SLEEP" token="CLKTRCTRL_1" description="SW_SLEEP: Start a software forced sleep transition on the domain."/>
      <bitenum value="2" id="SW_WKUP" token="CLKTRCTRL_2" description="SW_WKUP: Start a software forced wake-up transition on the domain."/>
      <bitenum value="3" id="HW_AUTO" token="CLKTRCTRL_3" description="HW_AUTO: Automatic transition is enabled. Sleep and wakeup transition are based upon hardware conditions."/>
    </bitfield>
  </register>
  <register id="CM_GMAC_STATICDEP" acronym="CM_GMAC_STATICDEP" offset="0xC4" width="32" description="This register controls the static domain depedencies from GMAC domain towards 'target' domains. It is relevant only for domain having system initiator(s).">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L4PER2_STATDEP" width="1" begin="26" end="26" resetval="0x0" description="Static dependency towards L4PER2 clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="L4PER2_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="L4PER2_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="20" begin="25" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_STATDEP" width="1" begin="5" end="5" resetval="0x1" description="Static dependency towards L3MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="1" id="ENABLED" token="L3MAIN1_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="EMIF_STATDEP" width="1" begin="4" end="4" resetval="0x0" description="Static dependency towards EMIF clock domain" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="EMIF_STATDEP_0" description="Dependency is disabled"/>
      <bitenum value="1" id="ENABLED" token="EMIF_STATDEP_1" description="Dependency is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="3" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_GMAC_DYNAMICDEP" acronym="CM_GMAC_DYNAMICDEP" offset="0xC8" width="32" description="This register controls the dynamic domain depedencies from GMAC domain towards 'target' domains. It is relevant only for domain having OCP master port(s).">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="L3MAIN1_DYNDEP" width="1" begin="5" end="5" resetval="0x0" description="Dynamic dependency towards L3MAIN1 clock domain" range="" rwaccess="R">
      <bitenum value="0" id="DISABLED" token="L3MAIN1_DYNDEP_0" description="Dependency is disabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="CM_GMAC_GMAC_CLKCTRL" acronym="CM_GMAC_GMAC_CLKCTRL" offset="0xD0" width="32" description="This register manages the GMAC clocks.">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CLKSEL_RFT" width="3" begin="27" end="25" resetval="0x4" description="Selects the source of the GMAC_RFT_CLK. [warm reset insensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_VIDEO1_CLK" token="CLKSEL_RFT_0" description="VIDEO1_CLK derived from DPLL_VIDEO1 is selected"/>
      <bitenum value="1" id="SEL_VIDEO2_CLK" token="CLKSEL_RFT_1" description="Select VIDEO2_CLK from DPLLL_VIDEO2"/>
      <bitenum value="2" id="SEL_PER_ABE_X1_GFCLK" token="CLKSEL_RFT_2" description="Selects PER_ABE_X1_GFCLK from DPLL_ABE"/>
      <bitenum value="3" id="SEL_HDMI_CLK" token="CLKSEL_RFT_3" description="Selects HDMI_CLK from DPLL_HDMI"/>
      <bitenum value="4" id="SEL_L3_ICLK" token="CLKSEL_RFT_4" description="Selects L3_ICLK"/>
      <bitenum value="5" id="RESERVED" token="CLKSEL_RFT_5" description="RESERVED"/>
      <bitenum value="6" id="RESERVED1" token="CLKSEL_RFT_6" description="RESERVED"/>
      <bitenum value="7" id="RESERVED2" token="CLKSEL_RFT_7" description="RESERVED"/>
    </bitfield>
    <bitfield id="CLKSEL_REF" width="1" begin="24" end="24" resetval="0x0" description="Selects the source of the RMII_50MHZ_CLK functional clock. [warm reset insensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="SEL_GMAC_RMII_HS_CLK" token="CLKSEL_REF_0" description="Selects GMAC_RMII_HS_CLK"/>
      <bitenum value="1" id="SEL_GMAC_RMII_CLK" token="CLKSEL_REF_1" description="Selects GMAC_RMII_CLK"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="23" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed. [warm reset insensitive]" range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="RESERVED_1" token="MODULEMODE_1" description="Reserved"/>
      <bitenum value="2" id="ENABLED" token="MODULEMODE_2" description="Module is explicitly enabled. Interface clock (if not used for functions) may be gated according to the clock domain state. Functional clocks are guaranteed to stay present. As long as in this configuration, power domain sleep transition cannot happen."/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_OCP2SCP1_CLKCTRL" acronym="CM_L3INIT_OCP2SCP1_CLKCTRL" offset="0xE0" width="32" description="This register manages the OCP2SCP1 clocks and the optional clock of USB PHY.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_OCP2SCP3_CLKCTRL" acronym="CM_L3INIT_OCP2SCP3_CLKCTRL" offset="0xE8" width="32" description="This register manages the OCP2SCP3 clocks and the optional clock of USB PHY.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="14" begin="15" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
  <register id="CM_L3INIT_USB_OTG_SS1_CLKCTRL" acronym="CM_L3INIT_USB_OTG_SS1_CLKCTRL" offset="0xF0" width="32" description="This register manages the USB_OTG_SS1 clocks.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STBYST" width="1" begin="18" end="18" resetval="0x1" description="Module standby status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="STBYST_0" description="Module is functional (not in standby)"/>
      <bitenum value="1" id="STANDBY" token="STBYST_1" description="Module is in standby"/>
    </bitfield>
    <bitfield id="IDLEST" width="2" begin="17" end="16" resetval="0x3" description="Module idle status. [warm reset insensitive]" range="" rwaccess="R">
      <bitenum value="0" id="FUNC" token="IDLEST_0" description="Module is fully functional, including OCP"/>
      <bitenum value="1" id="TRANS" token="IDLEST_1" description="Module is performing transition: wakeup, or sleep, or sleep abortion"/>
      <bitenum value="2" id="IDLE" token="IDLEST_2" description="Module is in Idle mode (only OCP part). It is functional if using separate functional clock"/>
      <bitenum value="3" id="DISABLE" token="IDLEST_3" description="Module is disabled and cannot be accessed"/>
    </bitfield>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="OPTFCLKEN_REFCLK960M" width="1" begin="8" end="8" resetval="0x0" description="USB_OTG_SS optional clock control: REFCLK960M (960MHz clock)" range="" rwaccess="RW">
      <bitenum value="0" id="FCLK_DIS" token="OPTFCLKEN_REFCLK960M_0" description="Optional functional clock is disabled"/>
      <bitenum value="1" id="FCLK_EN" token="OPTFCLKEN_REFCLK960M_1" description="Optional functional clock is enabled"/>
    </bitfield>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="MODULEMODE" width="2" begin="1" end="0" resetval="0x0" description="Control the way mandatory clocks are managed." range="" rwaccess="RW">
      <bitenum value="0" id="DISABLED" token="MODULEMODE_0" description="Module is disabled by SW. Any OCP access to module results in an error, except if resulting from a module wakeup (asynchronous wakeup)."/>
      <bitenum value="1" id="AUTO" token="MODULEMODE_1" description="Module is managed automatically by HW according to clock domain transition. A clock domain sleep transition put module into idle. A wakeup domain transition put it back into function. If CLKTRCTRL=3, any OCP access to module is always granted. Module clocks may be gated according to the clock domain state."/>
      <bitenum value="2" id="RESERVED_2" token="MODULEMODE_2" description="Reserved"/>
      <bitenum value="3" id="RESERVED" token="MODULEMODE_3" description="Reserved"/>
    </bitfield>
  </register>
</module>
