<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf xem6310.ucf

</twCmdLine><twDesign>main.ncd</twDesign><twDesignPath>main.ncd</twDesignPath><twPCF>main.pcf</twPCF><twPcfPath>main.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 9.92 ns HIGH 50%;" ScopeName="">TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.580" period="9.920" constraintValue="4.960" deviceLimit="2.670" physResource="host/dcm0/CLKIN" logResource="host/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/dcm0_ML_NEW_DIVCLK"/><twPinLimit anchorID="9" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.580" period="9.920" constraintValue="4.960" deviceLimit="2.670" physResource="host/dcm0/CLKIN" logResource="host/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/dcm0_ML_NEW_DIVCLK"/><twPinLimit anchorID="10" type="MINPERIOD" name="Tdcmper_CLKIN" slack="5.920" period="9.920" constraintValue="9.920" deviceLimit="4.000" freqLimit="250.000" physResource="host/dcm0/CLKIN" logResource="host/dcm0/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="host/dcm0_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="12"><twPinLimitBanner>Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="13" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="14" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="15" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" locationPin="DCM_X0Y6.CLKIN" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg"/></twPinLimitRpt></twConst><twConst anchorID="16" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="17"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="18" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="19" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.548" period="1.600" constraintValue="1.600" deviceLimit="1.052" freqLimit="950.570" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="20" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN" locationPin="DCM_X0Y6.CLKIN" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg"/></twPinLimitRpt></twConst><twConst anchorID="21" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC &quot;TS_okHostClk&quot; = PERIOD &quot;okHostClk&quot; 9.92 ns HIGH 50%;" ScopeName="">TS_host_dcm0_clk0 = PERIOD TIMEGRP &quot;host_dcm0_clk0&quot; TS_okHostClk PHASE -0.93         ns HIGH 50%;</twConstName><twItemCnt>52695</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8014</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.577</twMinPer></twConstHead><twPathRptBanner iPaths="34" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/hi_dataout_4 (SLICE_X29Y44.A5), 34 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.343</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_1</twSrc><twDest BELType="FF">host/core0/core0/hi_dataout_4</twDest><twTotPathDel>9.422</twTotPathDel><twClkSkew dest = "0.295" src = "0.315">0.020</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_1</twSrc><twDest BELType='FF'>host/core0/core0/hi_dataout_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y33.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>okHE&lt;33&gt;</twComp><twBEL>host/core0/core0/ti_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.B4</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">2.479</twDelInfo><twComp>okHE&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo3e/wirehold&lt;5&gt;</twComp><twBEL>wo3e/ti_addr[7]_ep_addr[7]_equal_5_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>wo3e/ti_addr[7]_ep_addr[7]_equal_5_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo3e/wirehold&lt;5&gt;</twComp><twBEL>wo3e/ti_addr[7]_ep_addr[7]_equal_5_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>wo3e/ti_addr[7]_ep_addr[7]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>okEH&lt;4&gt;</twComp><twBEL>wireOR/okEH&lt;979&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>okEH&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;8&gt;</twComp><twBEL>host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;4&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>host/core0/N82</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>host/okCH&lt;8&gt;</twComp><twBEL>host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;4&gt;</twBEL><twBEL>host/core0/core0/hi_dataout_4</twBEL></twPathDel><twLogDel>1.861</twLogDel><twRouteDel>7.561</twRouteDel><twTotDel>9.422</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okHE&lt;40&gt;</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_6</twSrc><twDest BELType="FF">host/core0/core0/hi_dataout_4</twDest><twTotPathDel>9.252</twTotPathDel><twClkSkew dest = "0.611" src = "0.621">0.010</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_6</twSrc><twDest BELType='FF'>host/core0/core0/hi_dataout_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X30Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X30Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHE&lt;38&gt;</twComp><twBEL>host/core0/core0/ti_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.B5</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>okHE&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo3e/wirehold&lt;5&gt;</twComp><twBEL>wo3e/ti_addr[7]_ep_addr[7]_equal_5_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>wo3e/ti_addr[7]_ep_addr[7]_equal_5_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo3e/wirehold&lt;5&gt;</twComp><twBEL>wo3e/ti_addr[7]_ep_addr[7]_equal_5_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>wo3e/ti_addr[7]_ep_addr[7]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>okEH&lt;4&gt;</twComp><twBEL>wireOR/okEH&lt;979&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>okEH&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;8&gt;</twComp><twBEL>host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;4&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>host/core0/N82</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>host/okCH&lt;8&gt;</twComp><twBEL>host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;4&gt;</twBEL><twBEL>host/core0/core0/hi_dataout_4</twBEL></twPathDel><twLogDel>1.910</twLogDel><twRouteDel>7.342</twRouteDel><twTotDel>9.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okHE&lt;40&gt;</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.714</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_5</twSrc><twDest BELType="FF">host/core0/core0/hi_dataout_4</twDest><twTotPathDel>9.061</twTotPathDel><twClkSkew dest = "0.611" src = "0.621">0.010</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_5</twSrc><twDest BELType='FF'>host/core0/core0/hi_dataout_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X30Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X30Y36.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHE&lt;38&gt;</twComp><twBEL>host/core0/core0/ti_addr_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.B6</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">2.069</twDelInfo><twComp>okHE&lt;37&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo3e/wirehold&lt;5&gt;</twComp><twBEL>wo3e/ti_addr[7]_ep_addr[7]_equal_5_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.165</twDelInfo><twComp>wo3e/ti_addr[7]_ep_addr[7]_equal_5_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>wo3e/wirehold&lt;5&gt;</twComp><twBEL>wo3e/ti_addr[7]_ep_addr[7]_equal_5_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y53.B2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.745</twDelInfo><twComp>wo3e/ti_addr[7]_ep_addr[7]_equal_5_o</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>okEH&lt;4&gt;</twComp><twBEL>wireOR/okEH&lt;979&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.942</twDelInfo><twComp>okEH&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;8&gt;</twComp><twBEL>host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;4&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y44.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>host/core0/N82</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>host/okCH&lt;8&gt;</twComp><twBEL>host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;4&gt;</twBEL><twBEL>host/core0/core0/hi_dataout_4</twBEL></twPathDel><twLogDel>1.910</twLogDel><twRouteDel>7.151</twRouteDel><twTotDel>9.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okHE&lt;40&gt;</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/hi_dataout_23 (SLICE_X25Y36.C6), 24 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_7</twSrc><twDest BELType="FF">host/core0/core0/hi_dataout_23</twDest><twTotPathDel>9.343</twTotPathDel><twClkSkew dest = "0.609" src = "0.626">0.017</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_7</twSrc><twDest BELType='FF'>host/core0/core0/hi_dataout_23</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X30Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHE&lt;39&gt;</twComp><twBEL>host/core0/core0/ti_addr_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">2.291</twDelInfo><twComp>okHE&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>poa0/ti_addr[7]_ep_addr[7]_equal_7_o8</twComp><twBEL>poa0/ti_addr[7]_ep_addr[7]_equal_7_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.279</twDelInfo><twComp>poa0/ti_addr[7]_ep_addr[7]_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okEH&lt;23&gt;</twComp><twBEL>wireOR/okEH&lt;998&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.955</twDelInfo><twComp>okEH&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;26&gt;</twComp><twBEL>host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;23&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>host/core0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>host/okCH&lt;26&gt;</twComp><twBEL>host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;23&gt;</twBEL><twBEL>host/core0/core0/hi_dataout_23</twBEL></twPathDel><twLogDel>1.675</twLogDel><twRouteDel>7.668</twRouteDel><twTotDel>9.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okHE&lt;40&gt;</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_6</twSrc><twDest BELType="FF">host/core0/core0/hi_dataout_23</twDest><twTotPathDel>9.296</twTotPathDel><twClkSkew dest = "0.609" src = "0.621">0.012</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_6</twSrc><twDest BELType='FF'>host/core0/core0/hi_dataout_23</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X30Y36.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X30Y36.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHE&lt;38&gt;</twComp><twBEL>host/core0/core0/ti_addr_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>41</twFanCnt><twDelInfo twEdge="twRising">1.842</twDelInfo><twComp>okHE&lt;38&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>poa0/ti_addr[7]_ep_addr[7]_equal_7_o8</twComp><twBEL>poa0/ti_addr[7]_ep_addr[7]_equal_7_o81</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>poa0/ti_addr[7]_ep_addr[7]_equal_7_o8</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>poa0/ti_addr[7]_ep_addr[7]_equal_7_o8</twComp><twBEL>poa0/ti_addr[7]_ep_addr[7]_equal_7_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.279</twDelInfo><twComp>poa0/ti_addr[7]_ep_addr[7]_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okEH&lt;23&gt;</twComp><twBEL>wireOR/okEH&lt;998&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.955</twDelInfo><twComp>okEH&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;26&gt;</twComp><twBEL>host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;23&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>host/core0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>host/okCH&lt;26&gt;</twComp><twBEL>host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;23&gt;</twBEL><twBEL>host/core0/core0/hi_dataout_23</twBEL></twPathDel><twLogDel>1.934</twLogDel><twRouteDel>7.362</twRouteDel><twTotDel>9.296</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okHE&lt;40&gt;</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.580</twSlack><twSrc BELType="FF">host/core0/core0/ti_addr_0</twSrc><twDest BELType="FF">host/core0/core0/hi_dataout_23</twDest><twTotPathDel>9.183</twTotPathDel><twClkSkew dest = "0.293" src = "0.315">0.022</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_addr_0</twSrc><twDest BELType='FF'>host/core0/core0/hi_dataout_23</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X28Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>okHE&lt;33&gt;</twComp><twBEL>host/core0/core0/ti_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y46.C1</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>okHE&lt;32&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>poa0/ti_addr[7]_ep_addr[7]_equal_7_o8</twComp><twBEL>poa0/ti_addr[7]_ep_addr[7]_equal_7_o83</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">2.279</twDelInfo><twComp>poa0/ti_addr[7]_ep_addr[7]_equal_7_o</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>okEH&lt;23&gt;</twComp><twBEL>wireOR/okEH&lt;998&gt;7</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.955</twDelInfo><twComp>okEH&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>host/okCH&lt;26&gt;</twComp><twBEL>host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;23&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>host/core0/N52</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>host/okCH&lt;26&gt;</twComp><twBEL>host/core0/core0/state[5]_hi_dataout[31]_select_144_OUT&lt;23&gt;</twBEL><twBEL>host/core0/core0/hi_dataout_23</twBEL></twPathDel><twLogDel>1.626</twLogDel><twRouteDel>7.557</twRouteDel><twTotDel>9.183</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okHE&lt;40&gt;</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wi03/ep_datahold_12 (SLICE_X37Y103.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">host/core0/core0/ti_dataout_12</twSrc><twDest BELType="FF">wi03/ep_datahold_12</twDest><twTotPathDel>9.306</twTotPathDel><twClkSkew dest = "0.675" src = "0.718">0.043</twClkSkew><twDelConst>9.920</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/core0/core0/ti_dataout_12</twSrc><twDest BELType='FF'>wi03/ep_datahold_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X34Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X34Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>okHE&lt;14&gt;</twComp><twBEL>host/core0/core0/ti_dataout_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y103.AX</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">8.667</twDelInfo><twComp>okHE&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y103.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>wi03/ep_datahold&lt;15&gt;</twComp><twBEL>wi03/ep_datahold_12</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>8.667</twRouteDel><twTotDel>9.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okHE&lt;40&gt;</twDestClk><twPctLog>6.9</twPctLog><twPctRoute>93.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_host_dcm0_clk0 = PERIOD TIMEGRP &quot;host_dcm0_clk0&quot; TS_okHostClk PHASE -0.93
        ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y4.ADDRA4), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">host/core0/core0/a0/pc0/address_loop[0].pc_flop</twSrc><twDest BELType="RAM">host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twTotPathDel>0.273</twTotPathDel><twClkSkew dest = "0.067" src = "0.063">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/pc0/address_loop[0].pc_flop</twSrc><twDest BELType='RAM'>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.990">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y9.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_PC0</twComp><twBEL>host/core0/core0/a0/pc0/address_loop[0].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.ADDRA4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.139</twDelInfo><twComp>host/core0/core0/a0/pico_addr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y4.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twComp><twBEL>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.139</twRouteDel><twTotDel>0.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okHE&lt;40&gt;</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y4.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">host/core0/core0/a0/pc0/address_loop[1].pc_flop</twSrc><twDest BELType="RAM">host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twTotPathDel>0.273</twTotPathDel><twClkSkew dest = "0.067" src = "0.063">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/pc0/address_loop[1].pc_flop</twSrc><twDest BELType='RAM'>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.990">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y9.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_PC0</twComp><twBEL>host/core0/core0/a0/pc0/address_loop[1].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.139</twDelInfo><twComp>host/core0/core0/a0/pico_addr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y4.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twComp><twBEL>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.139</twRouteDel><twTotDel>0.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okHE&lt;40&gt;</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y4.ADDRA6), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">host/core0/core0/a0/pc0/address_loop[2].pc_flop</twSrc><twDest BELType="RAM">host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twTotPathDel>0.273</twTotPathDel><twClkSkew dest = "0.067" src = "0.063">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/core0/core0/a0/pc0/address_loop[2].pc_flop</twSrc><twDest BELType='RAM'>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X16Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.990">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>SLICE_X16Y9.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>host/core0/core0/a0/pc0/KCPSM6_PC0</twComp><twBEL>host/core0/core0/a0/pc0/address_loop[2].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y4.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.139</twDelInfo><twComp>host/core0/core0/a0/pico_addr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X1Y4.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twComp><twBEL>host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.139</twRouteDel><twTotDel>0.273</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.990">okHE&lt;40&gt;</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: TS_host_dcm0_clk0 = PERIOD TIMEGRP &quot;host_dcm0_clk0&quot; TS_okHostClk PHASE -0.93
        ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="43" type="MINPERIOD" name="Tdcmper_PSCLK" slack="3.930" period="9.920" constraintValue="9.920" deviceLimit="5.990" freqLimit="166.945" physResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" logResource="variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK" locationPin="DCM_X0Y6.PSCLK" clockNet="okHE&lt;40&gt;"/><twPinLimit anchorID="44" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.350" period="9.920" constraintValue="9.920" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA" logResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X2Y24.CLKA" clockNet="okHE&lt;40&gt;"/><twPinLimit anchorID="45" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.350" period="9.920" constraintValue="9.920" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA" logResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKA" locationPin="RAMB16_X1Y28.CLKA" clockNet="okHE&lt;40&gt;"/></twPinLimitRpt></twConst><twConst anchorID="46" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_okSysClk / 0.78125 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="47"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_okSysClk / 0.78125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="48" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="49" type="MINPERIOD" name="Tcp" slack="11.401" period="12.800" constraintValue="12.800" deviceLimit="1.399" freqLimit="714.796" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH/CLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X30Y95.CLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/><twPinLimit anchorID="50" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="51" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="54" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk /         6.25 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="55"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk /
        6.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="56" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="57" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /         1.5625 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /
        1.5625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y36.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y34.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y34.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC &quot;TS_okSysClk&quot; = PERIOD &quot;okSysClk&quot; 10 ns HIGH 50%;" ScopeName="">TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.570</twMinPer></twConstHead><twPinLimitRpt anchorID="63"><twPinLimitBanner>Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="64" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" logResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X2Y24.CLKB" clockNet="dataclk"/><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" logResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X1Y28.CLKB" clockNet="dataclk"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" logResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X3Y36.CLKB" clockNet="dataclk"/></twPinLimitRpt></twConst><twConst anchorID="67" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot;         TS_SYS_CLK3 / 0.78125 HIGH 50%;</twConstName><twItemCnt>13272</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1285</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.704</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13 (SLICE_X58Y110.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.548</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twTotPathDel>5.167</twTotPathDel><twClkSkew dest = "2.001" src = "2.423">0.422</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X26Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">3.072</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>4.150</twRouteDel><twTotDel>5.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.016</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twTotPathDel>6.590</twTotPathDel><twClkSkew dest = "0.594" src = "0.645">0.051</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y95.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.501</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">3.072</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.233</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13</twBEL></twPathDel><twLogDel>1.017</twLogDel><twRouteDel>5.573</twRouteDel><twTotDel>6.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12 (SLICE_X58Y110.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.559</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12</twDest><twTotPathDel>5.156</twTotPathDel><twClkSkew dest = "2.001" src = "2.423">0.422</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X26Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">3.072</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>4.150</twRouteDel><twTotDel>5.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>19.5</twPctLog><twPctRoute>80.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.027</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12</twDest><twTotPathDel>6.579</twTotPathDel><twClkSkew dest = "0.594" src = "0.645">0.051</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y95.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.501</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">3.072</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.222</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12</twBEL></twPathDel><twLogDel>1.006</twLogDel><twRouteDel>5.573</twRouteDel><twTotDel>6.579</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14 (SLICE_X58Y110.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.582</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14</twDest><twTotPathDel>5.133</twTotPathDel><twClkSkew dest = "2.001" src = "2.423">0.422</twClkSkew><twDelConst>6.400</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.263</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X26Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp><twBEL>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.078</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">3.072</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14</twBEL></twPathDel><twLogDel>0.983</twLogDel><twRouteDel>4.150</twRouteDel><twTotDel>5.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.050</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14</twDest><twTotPathDel>6.556</twTotPathDel><twClkSkew dest = "0.594" src = "0.645">0.051</twClkSkew><twDelConst>12.800</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.276" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.143</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X18Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X18Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y95.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.501</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y110.SR</twSite><twDelType>net</twDelType><twFanCnt>58</twFanCnt><twDelInfo twEdge="twRising">3.072</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y110.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER&lt;15&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14</twBEL></twPathDel><twLogDel>0.983</twLogDel><twRouteDel>5.573</twRouteDel><twTotDel>6.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot;
        TS_SYS_CLK3 / 0.78125 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4 (SLICE_X9Y109.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.407</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4</twDest><twTotPathDel>0.409</twTotPathDel><twClkSkew dest = "0.043" src = "0.041">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X8Y109.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;5&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y109.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X9Y109.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg&lt;6&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.409</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0 (SLICE_X2Y97.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.411</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0</twDest><twTotPathDel>0.413</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X3Y97.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y97.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.197</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg&lt;2&gt;</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/mux811</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0</twBEL></twPathDel><twLogDel>0.395</twLogDel><twRouteDel>0.018</twRouteDel><twTotDel>0.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>95.6</twPctLog><twPctRoute>4.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN (SLICE_X4Y100.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X4Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y100.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y100.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.028</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y100.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twComp><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN_rstpot</twBEL><twBEL>SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.028</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.800">SDRAM_FIFO_inst/c3_mcb_drp_clk</twDestClk><twPctLog>93.3</twPctLog><twPctRoute>6.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD
        TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot;
        TS_SYS_CLK3 / 0.78125 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="87" type="MINPERIOD" name="Tbcper_I" slack="10.134" period="12.800" constraintValue="12.800" deviceLimit="2.666" freqLimit="375.094" physResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="88" type="MINPERIOD" name="Tcp" slack="11.401" period="12.800" constraintValue="12.800" deviceLimit="1.399" freqLimit="714.796" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH/CLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK" locationPin="SLICE_X30Y95.CLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tmcbcper_UICLK" slack="11.800" period="12.800" constraintValue="12.800" deviceLimit="1.000" freqLimit="1000.000" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="SDRAM_FIFO_inst/c3_mcb_drp_clk"/></twPinLimitRpt></twConst><twConst anchorID="90" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0&quot; TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="91"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0&quot; TS_SYS_CLK3 /
        6.25 PHASE 0.8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="92" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="93" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_SYS_CLK3 /         6.25 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="94"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_SYS_CLK3 /
        6.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="95" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.001" period="1.600" constraintValue="1.600" deviceLimit="1.599" freqLimit="625.391" physResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="SDRAM_FIFO_inst/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="96" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_SYS_CLK3         / 1.5625 HIGH 50%;</twConstName><twItemCnt>6546</twItemCnt><twErrCntSetup>15</twErrCntSetup><twErrCntEndPt>15</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1875</twEndPtCnt><twPathErrCnt>18</twPathErrCnt><twMinPer>3827.840</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4 (SLICE_X49Y108.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-11.942</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4</twDest><twTotPathDel>1.359</twTotPathDel><twClkSkew dest = "4.439" src = "14.643">10.204</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X48Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X48Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;4&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y108.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.720</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y108.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;4&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.359</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5 (SLICE_X50Y109.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-11.749</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5</twDest><twTotPathDel>1.168</twTotPathDel><twClkSkew dest = "4.442" src = "14.644">10.202</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X49Y109.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;6&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y109.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.429</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y109.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.221</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last&lt;4&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;5&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5</twBEL></twPathDel><twLogDel>0.739</twLogDel><twRouteDel>0.429</twRouteDel><twTotDel>1.168</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>63.3</twPctLog><twPctRoute>36.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8 (SLICE_X54Y110.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-11.694</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8</twDest><twTotPathDel>1.111</twTotPathDel><twClkSkew dest = "4.442" src = "14.646">10.204</twClkSkew><twDelConst>0.020</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.399</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1702.380">dataclk</twSrcClk><twPathDel><twSite>SLICE_X55Y110.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;11&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y110.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.479</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y110.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg&lt;8&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8</twBEL></twPathDel><twLogDel>0.632</twLogDel><twRouteDel>0.479</twRouteDel><twTotDel>1.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1702.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>56.9</twPctLog><twPctRoute>43.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_SYS_CLK3
        / 1.5625 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y32.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.306</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_1</twSrc><twDest BELType="RAM">SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.308</twTotPathDel><twClkSkew dest = "0.077" src = "0.075">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_1</twSrc><twDest BELType='RAM'>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y64.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y32.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y32.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y32.DIA4), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_4</twSrc><twDest BELType="RAM">SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.312</twTotPathDel><twClkSkew dest = "0.077" src = "0.075">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_4</twSrc><twDest BELType='RAM'>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y64.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y32.DIA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y32.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.121</twRouteDel><twTotDel>0.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y32.DIA5), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_5</twSrc><twDest BELType="RAM">SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.312</twTotPathDel><twClkSkew dest = "0.077" src = "0.075">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_5</twSrc><twDest BELType='RAM'>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X3Y64.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data&lt;3&gt;</twComp><twBEL>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y32.DIA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y32.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twComp><twBEL>SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.121</twRouteDel><twTotDel>0.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="6.400">SDRAM_FIFO_inst/c3_clk0</twDestClk><twPctLog>61.2</twPctLog><twPctRoute>38.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="109"><twPinLimitBanner>Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP
        &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_SYS_CLK3
        / 1.5625 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="110" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y36.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="111" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X0Y34.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/><twPinLimit anchorID="112" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.830" period="6.400" constraintValue="6.400" deviceLimit="3.570" freqLimit="280.112" physResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="SDRAM_FIFO_inst/okPipeOut_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y34.CLKA" clockNet="SDRAM_FIFO_inst/c3_clk0"/></twPinLimitRpt></twConst><twConst anchorID="113" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC &quot;TS_SYS_CLK3&quot; = PERIOD &quot;SYS_CLK3&quot;  10  ns HIGH 50 %;" ScopeName="">TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i_0&quot; TS_SYS_CLK3 / 0.84 HIGH         50%;</twConstName><twItemCnt>857952868</twItemCnt><twErrCntSetup>71</twErrCntSetup><twErrCntEndPt>74</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">3</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5620</twEndPtCnt><twPathErrCnt>855485209</twPathErrCnt><twMinPer>19.743</twMinPer></twConstHead><twPathRptBanner iPaths="197845111" iCriticalPaths="197830460" sType="EndPoint">Paths for end point DAC_output_1/DAC_DIN (SLICE_X42Y51.A5), 197845111 paths
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.839</twSlack><twSrc BELType="FF">DAC_reref_register_0</twSrc><twDest BELType="FF">DAC_output_1/DAC_DIN</twDest><twTotPathDel>19.656</twTotPathDel><twClkSkew dest = "0.706" src = "0.758">0.052</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_reref_register_0</twSrc><twDest BELType='FF'>DAC_output_1/DAC_DIN</twDest><twLogLvls>27</twLogLvls><twSrcSite>SLICE_X26Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X26Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_reref_register&lt;0&gt;</twComp><twBEL>DAC_reref_register_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>DAC_reref_register&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>DAC_register_1&lt;0&gt;</twComp><twBEL>DAC_output_1/Madd_n0241_Madd_Madd_lut&lt;0&gt;</twBEL><twBEL>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_1&lt;5&gt;</twComp><twBEL>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_1&lt;10&gt;</twComp><twBEL>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y65.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_register_1&lt;8&gt;</twComp><twBEL>DAC_output_1/Madd_n0241_Madd_Madd_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>DAC_output_1/n0241&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_register_1&lt;3&gt;</twComp><twBEL>DAC_output_1/Mmux_HPF_input91</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>DAC_output_1/HPF_input&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;3&gt;</twComp><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_lut&lt;2&gt;</twBEL><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twComp><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y61.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_output_1/n0235&lt;17&gt;</twComp><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>DAC_output_1/n0235&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N495</twComp><twBEL>DAC_output_1/Mmux_HPF_output18</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>DAC_output_1/Mmux_HPF_output18</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_1/Mmux_DAC_input_suppressed19</twComp><twBEL>DAC_output_1/Mmux_HPF_output13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>N505</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/Mmux_DAC_input_suppressed19</twComp><twBEL>DAC_output_1/Mmux_HPF_output13</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>DAC_output_1/HPF_output&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y52.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_lut&lt;6&gt;</twBEL><twBEL>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y54.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_1/add_result&lt;15&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>DAC_output_1/add_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;12&gt;</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed41</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y52.D2</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y52.C5</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;7&gt;</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y50.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;7&gt;</twComp><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;7&gt;_3</twBEL><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;7&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>DAC_output_1/DAC_input_scaled&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_566_o</twComp><twBEL>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o51</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_566_o</twComp><twBEL>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o56</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o56</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o511</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_63_o_Select_57_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_63_o_Select_57_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_63_o_Select_57_o4</twBEL><twBEL>DAC_output_1/DAC_DIN</twBEL></twPathDel><twLogDel>7.212</twLogDel><twRouteDel>12.444</twRouteDel><twTotDel>19.656</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.834</twSlack><twSrc BELType="FF">DAC_reref_register_0</twSrc><twDest BELType="FF">DAC_output_1/DAC_DIN</twDest><twTotPathDel>19.651</twTotPathDel><twClkSkew dest = "0.706" src = "0.758">0.052</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_reref_register_0</twSrc><twDest BELType='FF'>DAC_output_1/DAC_DIN</twDest><twLogLvls>27</twLogLvls><twSrcSite>SLICE_X26Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X26Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_reref_register&lt;0&gt;</twComp><twBEL>DAC_reref_register_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>DAC_reref_register&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>DAC_register_1&lt;0&gt;</twComp><twBEL>DAC_output_1/Madd_n0241_Madd_Madd_lut&lt;0&gt;</twBEL><twBEL>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_1&lt;5&gt;</twComp><twBEL>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_1&lt;10&gt;</twComp><twBEL>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y65.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_register_1&lt;8&gt;</twComp><twBEL>DAC_output_1/Madd_n0241_Madd_Madd_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>DAC_output_1/n0241&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_register_1&lt;3&gt;</twComp><twBEL>DAC_output_1/Mmux_HPF_input91</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>DAC_output_1/HPF_input&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;3&gt;</twComp><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_lut&lt;2&gt;</twBEL><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twComp><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y61.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_output_1/n0235&lt;17&gt;</twComp><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>DAC_output_1/n0235&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N495</twComp><twBEL>DAC_output_1/Mmux_HPF_output18</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>DAC_output_1/Mmux_HPF_output18</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_1/Mmux_DAC_input_suppressed19</twComp><twBEL>DAC_output_1/Mmux_HPF_output13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>N505</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/Mmux_DAC_input_suppressed19</twComp><twBEL>DAC_output_1/Mmux_HPF_output13</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>DAC_output_1/HPF_output&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y52.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_lut&lt;6&gt;</twBEL><twBEL>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y54.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_1/add_result&lt;15&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y53.B3</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.976</twDelInfo><twComp>DAC_output_1/add_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y53.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;9&gt;</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed161</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y54.C2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;13&gt;</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;7&gt;</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y50.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;7&gt;</twComp><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;7&gt;_3</twBEL><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;7&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>DAC_output_1/DAC_input_scaled&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_566_o</twComp><twBEL>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o51</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_566_o</twComp><twBEL>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o56</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o56</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o511</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_63_o_Select_57_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_63_o_Select_57_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_63_o_Select_57_o4</twBEL><twBEL>DAC_output_1/DAC_DIN</twBEL></twPathDel><twLogDel>7.193</twLogDel><twRouteDel>12.458</twRouteDel><twTotDel>19.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.810</twSlack><twSrc BELType="FF">DAC_reref_register_0</twSrc><twDest BELType="FF">DAC_output_1/DAC_DIN</twDest><twTotPathDel>19.627</twTotPathDel><twClkSkew dest = "0.706" src = "0.758">0.052</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_reref_register_0</twSrc><twDest BELType='FF'>DAC_output_1/DAC_DIN</twDest><twLogLvls>27</twLogLvls><twSrcSite>SLICE_X26Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X26Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_reref_register&lt;0&gt;</twComp><twBEL>DAC_reref_register_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.421</twDelInfo><twComp>DAC_reref_register&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y62.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>DAC_register_1&lt;0&gt;</twComp><twBEL>DAC_output_1/Madd_n0241_Madd_Madd_lut&lt;0&gt;</twBEL><twBEL>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y63.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_1&lt;5&gt;</twComp><twBEL>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y64.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y64.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_1&lt;10&gt;</twComp><twBEL>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y65.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_register_1&lt;8&gt;</twComp><twBEL>DAC_output_1/Madd_n0241_Madd_Madd_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y61.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>DAC_output_1/n0241&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_register_1&lt;3&gt;</twComp><twBEL>DAC_output_1/Mmux_HPF_input91</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.803</twDelInfo><twComp>DAC_output_1/HPF_input&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;3&gt;</twComp><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_lut&lt;2&gt;</twBEL><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twComp><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y61.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_output_1/n0235&lt;17&gt;</twComp><twBEL>DAC_output_1/Madd_n0235_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y57.B3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>DAC_output_1/n0235&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y57.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N495</twComp><twBEL>DAC_output_1/Mmux_HPF_output18</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y55.C4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.855</twDelInfo><twComp>DAC_output_1/Mmux_HPF_output18</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y55.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>DAC_output_1/Mmux_DAC_input_suppressed19</twComp><twBEL>DAC_output_1/Mmux_HPF_output13_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y55.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>N505</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/Mmux_DAC_input_suppressed19</twComp><twBEL>DAC_output_1/Mmux_HPF_output13</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.644</twDelInfo><twComp>DAC_output_1/HPF_output&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y52.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_lut&lt;6&gt;</twBEL><twBEL>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_1/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y54.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_output_1/add_result&lt;15&gt;</twComp><twBEL>DAC_output_1/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y53.D5</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>DAC_output_1/add_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;10&gt;</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed21</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y54.C1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y54.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;13&gt;</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twComp><twBEL>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y50.A4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;7&gt;</twComp><twBEL>DAC_output_1/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y50.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed&lt;7&gt;</twComp><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;7&gt;_3</twBEL><twBEL>DAC_output_1/Mmux_DAC_input_scaled&lt;7&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>DAC_output_1/DAC_input_scaled&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_566_o</twComp><twBEL>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o51</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_1/DAC_input_suppressed[15]_DAC_input_suppressed[10]_MUX_566_o</twComp><twBEL>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o56</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o56</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o511</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>DAC_output_1/Mmux_channel[5]_DAC_DIN_Mux_49_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_63_o_Select_57_o3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>DAC_output_1/main_state[31]_GND_63_o_Select_57_o3</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>DAC_output_1/DAC_DIN</twComp><twBEL>DAC_output_1/main_state[31]_GND_63_o_Select_57_o4</twBEL><twBEL>DAC_output_1/DAC_DIN</twBEL></twPathDel><twLogDel>7.217</twLogDel><twRouteDel>12.410</twRouteDel><twTotDel>19.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="197845113" iCriticalPaths="197822992" sType="EndPoint">Paths for end point DAC_output_2/DAC_DIN (SLICE_X44Y87.A5), 197845113 paths
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.290</twSlack><twSrc BELType="FF">DAC_reref_register_0</twSrc><twDest BELType="FF">DAC_output_2/DAC_DIN</twDest><twTotPathDel>19.077</twTotPathDel><twClkSkew dest = "0.579" src = "0.661">0.082</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_reref_register_0</twSrc><twDest BELType='FF'>DAC_output_2/DAC_DIN</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X26Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X26Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_reref_register&lt;0&gt;</twComp><twBEL>DAC_reref_register_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>DAC_reref_register&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y70.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>DAC_register_2&lt;7&gt;</twComp><twBEL>DAC_output_2/Madd_n0241_Madd_Madd_lut&lt;0&gt;</twBEL><twBEL>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_2&lt;0&gt;</twComp><twBEL>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_2&lt;1&gt;</twComp><twBEL>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y73.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_register_2&lt;8&gt;</twComp><twBEL>DAC_output_2/Madd_n0241_Madd_Madd_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>DAC_output_2/n0241&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_register_2&lt;13&gt;</twComp><twBEL>DAC_output_2/Mmux_HPF_input151</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>DAC_output_2/HPF_input&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y76.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp><twBEL>DAC_output_2/Madd_n0235_Madd_Madd_lut&lt;8&gt;</twBEL><twBEL>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp><twBEL>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y78.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_output_2/n0235&lt;17&gt;</twComp><twBEL>DAC_output_2/Madd_n0235_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y78.C5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>DAC_output_2/n0235&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/pipe_in_word_count_ti&lt;3&gt;</twComp><twBEL>DAC_output_2/Mmux_HPF_output18</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>DAC_output_2/Mmux_HPF_output18</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>N483</twComp><twBEL>DAC_output_2/Mmux_HPF_output11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>N485</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N483</twComp><twBEL>DAC_output_2/Mmux_HPF_output11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>DAC_output_2/HPF_output&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_lut&lt;4&gt;</twBEL><twBEL>DAC_output_2/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y81.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_2/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>DAC_output_2/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;11&gt;</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed31</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;2&gt;</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y84.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;7&gt;</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y81.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y81.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;7&gt;</twComp><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;7&gt;_3</twBEL><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;7&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>DAC_output_2/DAC_input_scaled&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51</twComp><twBEL>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51</twComp><twBEL>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o56</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o55</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o511</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_63_o_Select_57_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_63_o_Select_57_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_63_o_Select_57_o6</twBEL><twBEL>DAC_output_2/DAC_DIN</twBEL></twPathDel><twLogDel>7.356</twLogDel><twRouteDel>11.721</twRouteDel><twTotDel>19.077</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.263</twSlack><twSrc BELType="FF">DAC_reref_register_0</twSrc><twDest BELType="FF">DAC_output_2/DAC_DIN</twDest><twTotPathDel>19.050</twTotPathDel><twClkSkew dest = "0.579" src = "0.661">0.082</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_reref_register_0</twSrc><twDest BELType='FF'>DAC_output_2/DAC_DIN</twDest><twLogLvls>26</twLogLvls><twSrcSite>SLICE_X26Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X26Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_reref_register&lt;0&gt;</twComp><twBEL>DAC_reref_register_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>DAC_reref_register&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y70.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>DAC_register_2&lt;7&gt;</twComp><twBEL>DAC_output_2/Madd_n0241_Madd_Madd_lut&lt;0&gt;</twBEL><twBEL>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_2&lt;0&gt;</twComp><twBEL>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_2&lt;1&gt;</twComp><twBEL>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y73.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_register_2&lt;8&gt;</twComp><twBEL>DAC_output_2/Madd_n0241_Madd_Madd_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y73.C3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>DAC_output_2/n0241&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y73.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/HPF_input&lt;5&gt;</twComp><twBEL>DAC_output_2/Mmux_HPF_input121</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y75.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.637</twDelInfo><twComp>DAC_output_2/HPF_input&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y75.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twComp><twBEL>DAC_output_2/Madd_n0235_Madd_Madd_lut&lt;5&gt;</twBEL><twBEL>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp><twBEL>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp><twBEL>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y78.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_output_2/n0235&lt;17&gt;</twComp><twBEL>DAC_output_2/Madd_n0235_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y78.C5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>DAC_output_2/n0235&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/pipe_in_word_count_ti&lt;3&gt;</twComp><twBEL>DAC_output_2/Mmux_HPF_output18</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>DAC_output_2/Mmux_HPF_output18</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>N483</twComp><twBEL>DAC_output_2/Mmux_HPF_output11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>N485</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N483</twComp><twBEL>DAC_output_2/Mmux_HPF_output11</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y79.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.387</twDelInfo><twComp>DAC_output_2/HPF_output&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y79.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_lut&lt;4&gt;</twBEL><twBEL>DAC_output_2/Msub_subtract_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y81.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_2/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_2/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y84.B3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.551</twDelInfo><twComp>DAC_output_2/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;11&gt;</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed31</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;2&gt;</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y84.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;7&gt;</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y81.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y81.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;7&gt;</twComp><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;7&gt;_3</twBEL><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;7&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>DAC_output_2/DAC_input_scaled&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51</twComp><twBEL>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51</twComp><twBEL>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o56</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o55</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o511</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_63_o_Select_57_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_63_o_Select_57_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_63_o_Select_57_o6</twBEL><twBEL>DAC_output_2/DAC_DIN</twBEL></twPathDel><twLogDel>7.463</twLogDel><twRouteDel>11.587</twRouteDel><twTotDel>19.050</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-7.255</twSlack><twSrc BELType="FF">DAC_reref_register_0</twSrc><twDest BELType="FF">DAC_output_2/DAC_DIN</twDest><twTotPathDel>19.042</twTotPathDel><twClkSkew dest = "0.579" src = "0.661">0.082</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_reref_register_0</twSrc><twDest BELType='FF'>DAC_output_2/DAC_DIN</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X26Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X26Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_reref_register&lt;0&gt;</twComp><twBEL>DAC_reref_register_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y70.A6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.945</twDelInfo><twComp>DAC_reref_register&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y70.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>DAC_register_2&lt;7&gt;</twComp><twBEL>DAC_output_2/Madd_n0241_Madd_Madd_lut&lt;0&gt;</twBEL><twBEL>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y71.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y71.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_2&lt;0&gt;</twComp><twBEL>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y72.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y72.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_register_2&lt;1&gt;</twComp><twBEL>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y73.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y73.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>DAC_register_2&lt;8&gt;</twComp><twBEL>DAC_output_2/Madd_n0241_Madd_Madd_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y74.A5</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.810</twDelInfo><twComp>DAC_output_2/n0241&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_register_2&lt;13&gt;</twComp><twBEL>DAC_output_2/Mmux_HPF_input151</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>DAC_output_2/HPF_input&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y76.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp><twBEL>DAC_output_2/Madd_n0235_Madd_Madd_lut&lt;8&gt;</twBEL><twBEL>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y77.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp><twBEL>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y78.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>DAC_output_2/n0235&lt;17&gt;</twComp><twBEL>DAC_output_2/Madd_n0235_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y78.C5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>DAC_output_2/n0235&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y78.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>SDRAM_FIFO_inst/pipe_in_word_count_ti&lt;3&gt;</twComp><twBEL>DAC_output_2/Mmux_HPF_output18</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>DAC_output_2/Mmux_HPF_output18</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>N483</twComp><twBEL>DAC_output_2/Mmux_HPF_output11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y77.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>N485</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y77.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N483</twComp><twBEL>DAC_output_2/Mmux_HPF_output11</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y78.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.767</twDelInfo><twComp>DAC_output_2/HPF_output&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y78.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>DAC_output_2/Madd_add_result_cy&lt;7&gt;</twComp><twBEL>DAC_output_2/Madd_add_result_lut&lt;4&gt;</twBEL><twBEL>DAC_output_2/Madd_add_result_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_add_result_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y79.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_2/Madd_add_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_2/Madd_add_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_2/Madd_add_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y80.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_2/add_result&lt;15&gt;</twComp><twBEL>DAC_output_2/Madd_add_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y84.B2</twSite><twDelType>net</twDelType><twFanCnt>75</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>DAC_output_2/add_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y84.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;11&gt;</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed31</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y83.A2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y83.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;2&gt;</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y84.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o7</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y84.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twComp><twBEL>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y81.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.798</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y81.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;7&gt;</twComp><twBEL>DAC_output_2/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o14</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y81.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.540</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y81.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_2/DAC_input_suppressed&lt;7&gt;</twComp><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;7&gt;_3</twBEL><twBEL>DAC_output_2/Mmux_DAC_input_scaled&lt;7&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y80.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>DAC_output_2/DAC_input_scaled&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51</twComp><twBEL>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y80.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o51</twComp><twBEL>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.993</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o56</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o55</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o511</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.309</twDelInfo><twComp>DAC_output_2/Mmux_channel[5]_DAC_DIN_Mux_49_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_63_o_Select_57_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y87.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>DAC_output_2/main_state[31]_GND_63_o_Select_57_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y87.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>DAC_output_2/DAC_DIN</twComp><twBEL>DAC_output_2/main_state[31]_GND_63_o_Select_57_o6</twBEL><twBEL>DAC_output_2/DAC_DIN</twBEL></twPathDel><twLogDel>7.356</twLogDel><twRouteDel>11.686</twRouteDel><twTotDel>19.042</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>38.6</twPctLog><twPctRoute>61.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="142069549" iCriticalPaths="142049892" sType="EndPoint">Paths for end point DAC_output_4/DAC_DIN (SLICE_X5Y93.A5), 142069549 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.990</twSlack><twSrc BELType="FF">DAC_reref_register_1</twSrc><twDest BELType="FF">DAC_output_4/DAC_DIN</twDest><twTotPathDel>18.827</twTotPathDel><twClkSkew dest = "0.610" src = "0.642">0.032</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_reref_register_1</twSrc><twDest BELType='FF'>DAC_output_4/DAC_DIN</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X30Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X30Y70.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_2&lt;7&gt;</twComp><twBEL>DAC_reref_register_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y77.B6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.652</twDelInfo><twComp>DAC_reref_register&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y77.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twComp><twBEL>DAC_output_4/Madd_n0241_Madd_Madd_lut&lt;1&gt;</twBEL><twBEL>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_4&lt;0&gt;</twComp><twBEL>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y79.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_4&lt;4&gt;</twComp><twBEL>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y80.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_register_4&lt;8&gt;</twComp><twBEL>DAC_output_4/Madd_n0241_Madd_Madd_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>DAC_output_4/n0241&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_4&lt;6&gt;</twComp><twBEL>DAC_output_4/Mmux_HPF_input131</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y83.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>DAC_output_4/HPF_input&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y83.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twComp><twBEL>DAC_output_4/Madd_n0235_Madd_Madd_lut&lt;6&gt;</twBEL><twBEL>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp><twBEL>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y85.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp><twBEL>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_output_4/n0235&lt;17&gt;</twComp><twBEL>DAC_output_4/Madd_n0235_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>DAC_output_4/n0235&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/Mmux_HPF_output18</twComp><twBEL>DAC_output_4/Mmux_HPF_output18</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>DAC_output_4/Mmux_HPF_output18</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y90.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>N427</twComp><twBEL>DAC_output_4/Mmux_HPF_output15_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y90.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>N429</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N427</twComp><twBEL>DAC_output_4/Mmux_HPF_output15</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y91.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>DAC_output_4/HPF_output&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y91.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>DAC_output_4/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_4/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y92.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_4/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_4/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.D3</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>DAC_output_4/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1</twComp><twBEL>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.B1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o</twComp><twBEL>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.D2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o</twComp><twBEL>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y95.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o</twComp><twBEL>DAC_output_4/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y96.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_617_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed&lt;8&gt;</twComp><twBEL>DAC_output_4/Mmux_DAC_input_scaled&lt;8&gt;_3</twBEL><twBEL>DAC_output_4/Mmux_DAC_input_scaled&lt;8&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>DAC_output_4/DAC_input_scaled&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/Mmux_DAC_input_suppressed18</twComp><twBEL>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o51</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o5</twComp><twBEL>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/DAC_DIN</twComp><twBEL>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o56</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o55</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/DAC_DIN</twComp><twBEL>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o511</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/DAC_DIN</twComp><twBEL>DAC_output_4/main_state[31]_GND_63_o_Select_57_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_4/main_state[31]_GND_63_o_Select_57_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_4/DAC_DIN</twComp><twBEL>DAC_output_4/main_state[31]_GND_63_o_Select_57_o6</twBEL><twBEL>DAC_output_4/DAC_DIN</twBEL></twPathDel><twLogDel>7.069</twLogDel><twRouteDel>11.758</twRouteDel><twTotDel>18.827</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>37.5</twPctLog><twPctRoute>62.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.950</twSlack><twSrc BELType="FF">DAC_reref_register_6</twSrc><twDest BELType="FF">DAC_output_4/DAC_DIN</twDest><twTotPathDel>18.789</twTotPathDel><twClkSkew dest = "0.610" src = "0.640">0.030</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_reref_register_6</twSrc><twDest BELType='FF'>DAC_output_4/DAC_DIN</twDest><twLogLvls>24</twLogLvls><twSrcSite>SLICE_X30Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X30Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_2&lt;0&gt;</twComp><twBEL>DAC_reref_register_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y78.C4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.831</twDelInfo><twComp>DAC_reref_register&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y78.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>DAC_register_4&lt;0&gt;</twComp><twBEL>DAC_output_4/Madd_n0241_Madd_Madd_lut&lt;6&gt;</twBEL><twBEL>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y79.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_4&lt;4&gt;</twComp><twBEL>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y80.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_register_4&lt;8&gt;</twComp><twBEL>DAC_output_4/Madd_n0241_Madd_Madd_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>DAC_output_4/n0241&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_4&lt;6&gt;</twComp><twBEL>DAC_output_4/Mmux_HPF_input131</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y83.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>DAC_output_4/HPF_input&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y83.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twComp><twBEL>DAC_output_4/Madd_n0235_Madd_Madd_lut&lt;6&gt;</twBEL><twBEL>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp><twBEL>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y85.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp><twBEL>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_output_4/n0235&lt;17&gt;</twComp><twBEL>DAC_output_4/Madd_n0235_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>DAC_output_4/n0235&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/Mmux_HPF_output18</twComp><twBEL>DAC_output_4/Mmux_HPF_output18</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>DAC_output_4/Mmux_HPF_output18</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y90.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>N427</twComp><twBEL>DAC_output_4/Mmux_HPF_output15_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y90.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>N429</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N427</twComp><twBEL>DAC_output_4/Mmux_HPF_output15</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y91.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>DAC_output_4/HPF_output&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y91.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>DAC_output_4/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_4/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y92.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_4/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_4/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.D3</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>DAC_output_4/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1</twComp><twBEL>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.B1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o</twComp><twBEL>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.D2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o</twComp><twBEL>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y95.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o</twComp><twBEL>DAC_output_4/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y96.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_617_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed&lt;8&gt;</twComp><twBEL>DAC_output_4/Mmux_DAC_input_scaled&lt;8&gt;_3</twBEL><twBEL>DAC_output_4/Mmux_DAC_input_scaled&lt;8&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>DAC_output_4/DAC_input_scaled&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/Mmux_DAC_input_suppressed18</twComp><twBEL>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o51</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o5</twComp><twBEL>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/DAC_DIN</twComp><twBEL>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o56</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o55</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/DAC_DIN</twComp><twBEL>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o511</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/DAC_DIN</twComp><twBEL>DAC_output_4/main_state[31]_GND_63_o_Select_57_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_4/main_state[31]_GND_63_o_Select_57_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_4/DAC_DIN</twComp><twBEL>DAC_output_4/main_state[31]_GND_63_o_Select_57_o6</twBEL><twBEL>DAC_output_4/DAC_DIN</twBEL></twPathDel><twLogDel>6.855</twLogDel><twRouteDel>11.934</twRouteDel><twTotDel>18.789</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>36.5</twPctLog><twPctRoute>63.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.938</twSlack><twSrc BELType="FF">DAC_reref_register_3</twSrc><twDest BELType="FF">DAC_output_4/DAC_DIN</twDest><twTotPathDel>18.775</twTotPathDel><twClkSkew dest = "0.610" src = "0.642">0.032</twClkSkew><twDelConst>11.904</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>DAC_reref_register_3</twSrc><twDest BELType='FF'>DAC_output_4/DAC_DIN</twDest><twLogLvls>25</twLogLvls><twSrcSite>SLICE_X30Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dataclk</twSrcClk><twPathDel><twSite>SLICE_X30Y70.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>DAC_register_2&lt;7&gt;</twComp><twBEL>DAC_reref_register_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y77.D4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.758</twDelInfo><twComp>DAC_reref_register&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y77.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twComp><twBEL>DAC_output_4/Madd_n0241_Madd_Madd_lut&lt;3&gt;</twBEL><twBEL>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y78.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y78.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_4&lt;0&gt;</twComp><twBEL>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y79.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_register_4&lt;4&gt;</twComp><twBEL>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0241_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y80.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_register_4&lt;8&gt;</twComp><twBEL>DAC_output_4/Madd_n0241_Madd_Madd_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y80.C1</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>DAC_output_4/n0241&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_register_4&lt;6&gt;</twComp><twBEL>DAC_output_4/Mmux_HPF_input131</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y83.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.815</twDelInfo><twComp>DAC_output_4/HPF_input&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y83.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twComp><twBEL>DAC_output_4/Madd_n0235_Madd_Madd_lut&lt;6&gt;</twBEL><twBEL>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y84.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y84.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp><twBEL>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y85.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y85.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp><twBEL>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y86.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Madd_n0235_Madd_Madd_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y86.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>DAC_output_4/n0235&lt;17&gt;</twComp><twBEL>DAC_output_4/Madd_n0235_Madd_Madd_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y90.B4</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>DAC_output_4/n0235&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y90.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/Mmux_HPF_output18</twComp><twBEL>DAC_output_4/Mmux_HPF_output18</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y90.C5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.477</twDelInfo><twComp>DAC_output_4/Mmux_HPF_output18</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y90.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>N427</twComp><twBEL>DAC_output_4/Mmux_HPF_output15_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y90.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>N429</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y90.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>N427</twComp><twBEL>DAC_output_4/Mmux_HPF_output15</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y91.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>DAC_output_4/HPF_output&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y91.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.281</twDelInfo><twComp>DAC_output_4/Msub_subtract_result_cy&lt;11&gt;</twComp><twBEL>DAC_output_4/Msub_subtract_result_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y92.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>DAC_output_4/Msub_subtract_result_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y92.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>DAC_output_4/subtract_result&lt;15&gt;</twComp><twBEL>DAC_output_4/Msub_subtract_result_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y95.D3</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>DAC_output_4/subtract_result&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y95.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1</twComp><twBEL>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.B1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.881</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_24_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o</twComp><twBEL>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o711</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y96.D2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.601</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o71</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y96.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o</twComp><twBEL>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o73</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y95.B5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[14]_DAC_input_suppressed[15]_equal_30_o</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y95.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o</twComp><twBEL>DAC_output_4/Mmux_DAC_input_suppressed[15]_DAC_input_suppressed[0]_MUX_618_o111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y96.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.702</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed[15]_DAC_input_suppressed[1]_MUX_617_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y96.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>DAC_output_4/DAC_input_suppressed&lt;8&gt;</twComp><twBEL>DAC_output_4/Mmux_DAC_input_scaled&lt;8&gt;_3</twBEL><twBEL>DAC_output_4/Mmux_DAC_input_scaled&lt;8&gt;_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y93.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>DAC_output_4/DAC_input_scaled&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/Mmux_DAC_input_suppressed18</twComp><twBEL>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y93.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o51</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o5</twComp><twBEL>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o53</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.347</twDelInfo><twComp>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o52</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/DAC_DIN</twComp><twBEL>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o56</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o55</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/DAC_DIN</twComp><twBEL>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o511</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.352</twDelInfo><twComp>DAC_output_4/Mmux_channel[5]_DAC_DIN_Mux_49_o4</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>DAC_output_4/DAC_DIN</twComp><twBEL>DAC_output_4/main_state[31]_GND_63_o_Select_57_o5</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y93.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>DAC_output_4/main_state[31]_GND_63_o_Select_57_o5</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y93.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>DAC_output_4/DAC_DIN</twComp><twBEL>DAC_output_4/main_state[31]_GND_63_o_Select_57_o6</twBEL><twBEL>DAC_output_4/DAC_DIN</twBEL></twPathDel><twLogDel>6.911</twLogDel><twRouteDel>11.864</twRouteDel><twTotDel>18.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="11.904">dataclk</twDestClk><twPctLog>36.8</twPctLog><twPctRoute>63.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i_0&quot; TS_SYS_CLK3 / 0.84 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5 (SLICE_X50Y97.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-3.312</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5</twDest><twTotPathDel>0.941</twTotPathDel><twClkSkew dest = "14.646" src = "4.442">-10.204</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X46Y97.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;6&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y97.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.529</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y97.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.093</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg&lt;7&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5</twBEL></twPathDel><twLogDel>0.412</twLogDel><twRouteDel>0.529</twRouteDel><twTotDel>0.941</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>43.8</twPctLog><twPctRoute>56.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9 (SLICE_X48Y97.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-3.049</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9</twDest><twTotPathDel>1.203</twTotPathDel><twClkSkew dest = "14.645" src = "4.442">-10.203</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X49Y97.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;10&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y97.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.680</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last&lt;10&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;9&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>0.680</twRouteDel><twTotDel>1.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10 (SLICE_X48Y97.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-3.043</twSlack><twSrc BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twSrc><twDest BELType="FF">SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10</twDest><twTotPathDel>1.209</twTotPathDel><twClkSkew dest = "14.645" src = "4.442">-10.203</twClkSkew><twDelConst>6.381</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.244" fPhaseErr="0.271" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.430</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twSrc><twDest BELType='FF'>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y97.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2304.000">SDRAM_FIFO_inst/c3_clk0</twSrcClk><twPathDel><twSite>SLICE_X49Y97.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;10&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y97.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.686</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y97.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_last&lt;10&gt;</twComp><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc&lt;10&gt;_rt</twBEL><twBEL>SDRAM_FIFO_inst/okPipeIn_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10</twBEL></twPathDel><twLogDel>0.523</twLogDel><twRouteDel>0.686</twRouteDel><twTotDel>1.209</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2297.619">dataclk</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="138"><twPinLimitBanner>Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP
        &quot;variable_freq_clk_generator_inst_clkout_i_0&quot; TS_SYS_CLK3 / 0.84 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="139" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" logResource="RAM_bank_3/RAM_block_10/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X2Y24.CLKB" clockNet="dataclk"/><twPinLimit anchorID="140" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" logResource="RAM_bank_2/RAM_block_11/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X1Y28.CLKB" clockNet="dataclk"/><twPinLimit anchorID="141" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="8.334" period="11.904" constraintValue="11.904" deviceLimit="3.570" freqLimit="280.112" physResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" logResource="RAM_bank_1/RAM_block_12/RAMB16BWER_inst/CLKB" locationPin="RAMB16_X3Y36.CLKB" clockNet="dataclk"/></twPinLimitRpt></twConst><twConst anchorID="142" twConstType="OFFSETINDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.838</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[15].regin0 (ILOGIC_X25Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstOffIn anchorID="144" twDataPathType="twDataPathMaxDelay"><twSlack>0.162</twSlack><twSrc BELType="PAD">okUHU&lt;15&gt;</twSrc><twDest BELType="FF">host/iob_regs[15].regin0</twDest><twClkDel>2.790</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;20&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;15&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;15&gt;</twSrc><twDest BELType='FF'>host/iob_regs[15].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA20.PAD</twSrcSite><twPathDel><twSite>AA20.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>okUHU&lt;15&gt;</twBEL><twBEL>host/iob_regs[15].iobf0/IBUF</twBEL><twBEL>ProtoComp22.IMUX.26</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>host/iobf0_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;20&gt;</twComp><twBEL>ProtoComp99.D2OFFBYP_SRC.9</twBEL><twBEL>host/iob_regs[15].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[15].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>2.790</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[16].regin0 (ILOGIC_X23Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="145"><twConstOffIn anchorID="146" twDataPathType="twDataPathMaxDelay"><twSlack>0.162</twSlack><twSrc BELType="PAD">okUHU&lt;16&gt;</twSrc><twDest BELType="FF">host/iob_regs[16].regin0</twDest><twClkDel>2.790</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;21&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;16&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;16&gt;</twSrc><twDest BELType='FF'>host/iob_regs[16].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>T16.PAD</twSrcSite><twPathDel><twSite>T16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;16&gt;</twComp><twBEL>okUHU&lt;16&gt;</twBEL><twBEL>host/iob_regs[16].iobf0/IBUF</twBEL><twBEL>ProtoComp22.IMUX.29</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X23Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>host/iobf0_o&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X23Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;21&gt;</twComp><twBEL>ProtoComp99.D2OFFBYP_SRC.12</twBEL><twBEL>host/iob_regs[16].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[16].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X23Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>2.790</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[25].regin0 (ILOGIC_X19Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="147"><twConstOffIn anchorID="148" twDataPathType="twDataPathMaxDelay"><twSlack>0.162</twSlack><twSrc BELType="PAD">okUHU&lt;25&gt;</twSrc><twDest BELType="FF">host/iob_regs[25].regin0</twDest><twClkDel>2.790</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;30&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;25&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUHU&lt;25&gt;</twSrc><twDest BELType='FF'>host/iob_regs[25].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y17.PAD</twSrcSite><twPathDel><twSite>Y17.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUHU&lt;25&gt;</twComp><twBEL>okUHU&lt;25&gt;</twBEL><twBEL>host/iob_regs[25].iobf0/IBUF</twBEL><twBEL>ProtoComp22.IMUX.32</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X19Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>host/iobf0_o&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X19Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;30&gt;</twComp><twBEL>ProtoComp99.D2OFFBYP_SRC.15</twBEL><twBEL>host/iob_regs[25].regin0</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[25].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X19Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">1.963</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.638</twRouteDel><twTotDel>2.790</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[28].regin0 (ILOGIC_X7Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="149"><twConstOffIn anchorID="150" twDataPathType="twDataPathMinDelay"><twSlack>2.123</twSlack><twSrc BELType="PAD">okUHU&lt;28&gt;</twSrc><twDest BELType="FF">host/iob_regs[28].regin0</twDest><twClkDel>1.884</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;33&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;28&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;28&gt;</twSrc><twDest BELType='FF'>host/iob_regs[28].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>V9.PAD</twSrcSite><twPathDel><twSite>V9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;28&gt;</twComp><twBEL>okUHU&lt;28&gt;</twBEL><twBEL>host/iob_regs[28].iobf0/IBUF</twBEL><twBEL>ProtoComp22.IMUX.37</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>host/iobf0_o&lt;28&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X7Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;33&gt;</twComp><twBEL>ProtoComp99.D2OFFBYP_SRC.20</twBEL><twBEL>host/iob_regs[28].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[28].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X7Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.256</twRouteDel><twTotDel>1.884</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[29].regin0 (ILOGIC_X16Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="151"><twConstOffIn anchorID="152" twDataPathType="twDataPathMinDelay"><twSlack>2.143</twSlack><twSrc BELType="PAD">okUHU&lt;29&gt;</twSrc><twDest BELType="FF">host/iob_regs[29].regin0</twDest><twClkDel>1.864</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;34&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;29&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;29&gt;</twSrc><twDest BELType='FF'>host/iob_regs[29].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB15.PAD</twSrcSite><twPathDel><twSite>AB15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;29&gt;</twComp><twBEL>okUHU&lt;29&gt;</twBEL><twBEL>host/iob_regs[29].iobf0/IBUF</twBEL><twBEL>ProtoComp22.IMUX.38</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X16Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>host/iobf0_o&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X16Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;34&gt;</twComp><twBEL>ProtoComp99.D2OFFBYP_SRC.21</twBEL><twBEL>host/iob_regs[29].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[29].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X16Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.236</twRouteDel><twTotDel>1.864</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/iob_regs[3].regin0 (ILOGIC_X20Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstOffIn anchorID="154" twDataPathType="twDataPathMinDelay"><twSlack>2.144</twSlack><twSrc BELType="PAD">okUHU&lt;3&gt;</twSrc><twDest BELType="FF">host/iob_regs[3].regin0</twDest><twClkDel>1.863</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;8&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUHU&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUHU&lt;3&gt;</twSrc><twDest BELType='FF'>host/iob_regs[3].regin0</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB18.PAD</twSrcSite><twPathDel><twSite>AB18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUHU&lt;3&gt;</twComp><twBEL>okUHU&lt;3&gt;</twBEL><twBEL>host/iob_regs[3].iobf0/IBUF</twBEL><twBEL>ProtoComp22.IMUX.44</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>host/iobf0_o&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;8&gt;</twComp><twBEL>ProtoComp99.D2OFFBYP_SRC.29</twBEL><twBEL>host/iob_regs[3].regin0</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[3].regin0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X20Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">0.988</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.235</twRouteDel><twTotDel>1.863</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="155" twConstType="OFFSETOUTDELAY" ><twConstHead uID="16"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>64</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.423</twMinOff></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;17&gt; (AA10.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="156"><twConstOffOut anchorID="157" twDataPathType="twDataPathMaxDelay"><twSlack>1.577</twSlack><twSrc BELType="FF">host/iob_regs[17].regout0</twSrc><twDest BELType="PAD">okUHU&lt;17&gt;</twDest><twClkDel>3.238</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;17&gt;</twClkDest><twDataDel>3.840</twDataDel><twDataSrc>host/regout0_q&lt;17&gt;</twDataSrc><twDataDest>okUHU&lt;17&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[17].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>3.238</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[17].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;17&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X12Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X12Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/regout0_q&lt;17&gt;</twComp><twBEL>host/iob_regs[17].regout0</twBEL></twPathDel><twPathDel><twSite>AA10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regout0_q&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>AA10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.322</twDelInfo><twComp>okUHU&lt;17&gt;</twComp><twBEL>host/iob_regs[17].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;17&gt;</twBEL></twPathDel><twLogDel>3.402</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.840</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="158"><twConstOffOut anchorID="159" twDataPathType="twDataPathMaxDelay"><twSlack>1.958</twSlack><twSrc BELType="FF">host/iob_regs[17].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;17&gt;</twDest><twClkDel>3.238</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;17&gt;</twClkDest><twDataDel>3.459</twDataDel><twDataSrc>host/regout0_q&lt;17&gt;</twDataSrc><twDataDest>okUHU&lt;17&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;17&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[17].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>3.238</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[17].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;17&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X12Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X12Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/regout0_q&lt;17&gt;</twComp><twBEL>host/iob_regs[17].regvalid</twBEL></twPathDel><twPathDel><twSite>AA10.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regvalid_q&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>AA10.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.322</twDelInfo><twComp>okUHU&lt;17&gt;</twComp><twBEL>host/iob_regs[17].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;17&gt;</twBEL></twPathDel><twLogDel>3.021</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.459</twTotDel><twPctLog>87.3</twPctLog><twPctRoute>12.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;30&gt; (Y5.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="160"><twConstOffOut anchorID="161" twDataPathType="twDataPathMaxDelay"><twSlack>1.578</twSlack><twSrc BELType="FF">host/iob_regs[30].regout0</twSrc><twDest BELType="PAD">okUHU&lt;30&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;30&gt;</twClkDest><twDataDel>3.840</twDataDel><twDataSrc>host/regout0_q&lt;30&gt;</twDataSrc><twDataDest>okUHU&lt;30&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;30&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[30].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.774</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[30].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;30&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X5Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/regout0_q&lt;30&gt;</twComp><twBEL>host/iob_regs[30].regout0</twBEL></twPathDel><twPathDel><twSite>Y5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regout0_q&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>Y5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.322</twDelInfo><twComp>okUHU&lt;30&gt;</twComp><twBEL>host/iob_regs[30].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;30&gt;</twBEL></twPathDel><twLogDel>3.402</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.840</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="162"><twConstOffOut anchorID="163" twDataPathType="twDataPathMaxDelay"><twSlack>1.959</twSlack><twSrc BELType="FF">host/iob_regs[30].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;30&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;30&gt;</twClkDest><twDataDel>3.459</twDataDel><twDataSrc>host/regout0_q&lt;30&gt;</twDataSrc><twDataDest>okUHU&lt;30&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;30&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[30].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.774</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[30].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;30&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X5Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/regout0_q&lt;30&gt;</twComp><twBEL>host/iob_regs[30].regvalid</twBEL></twPathDel><twPathDel><twSite>Y5.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regvalid_q&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>Y5.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.322</twDelInfo><twComp>okUHU&lt;30&gt;</twComp><twBEL>host/iob_regs[30].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;30&gt;</twBEL></twPathDel><twLogDel>3.021</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.459</twTotDel><twPctLog>87.3</twPctLog><twPctRoute>12.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;24&gt; (T10.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="164"><twConstOffOut anchorID="165" twDataPathType="twDataPathMaxDelay"><twSlack>1.578</twSlack><twSrc BELType="FF">host/iob_regs[24].regout0</twSrc><twDest BELType="PAD">okUHU&lt;24&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;24&gt;</twClkDest><twDataDel>3.840</twDataDel><twDataSrc>host/regout0_q&lt;24&gt;</twDataSrc><twDataDest>okUHU&lt;24&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;24&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[24].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.774</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[24].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;24&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X6Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>host/regout0_q&lt;24&gt;</twComp><twBEL>host/iob_regs[24].regout0</twBEL></twPathDel><twPathDel><twSite>T10.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regout0_q&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>T10.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.322</twDelInfo><twComp>okUHU&lt;24&gt;</twComp><twBEL>host/iob_regs[24].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;24&gt;</twBEL></twPathDel><twLogDel>3.402</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.840</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="166"><twConstOffOut anchorID="167" twDataPathType="twDataPathMaxDelay"><twSlack>1.959</twSlack><twSrc BELType="FF">host/iob_regs[24].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;24&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;24&gt;</twClkDest><twDataDel>3.459</twDataDel><twDataSrc>host/regout0_q&lt;24&gt;</twDataSrc><twDataDest>okUHU&lt;24&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;24&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[24].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X6Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.774</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/iob_regs[24].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;24&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X6Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X6Y3.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>host/regout0_q&lt;24&gt;</twComp><twBEL>host/iob_regs[24].regvalid</twBEL></twPathDel><twPathDel><twSite>T10.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>host/regvalid_q&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>T10.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">2.322</twDelInfo><twComp>okUHU&lt;24&gt;</twComp><twBEL>host/iob_regs[24].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;24&gt;</twBEL></twPathDel><twLogDel>3.021</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.459</twTotDel><twPctLog>87.3</twPctLog><twPctRoute>12.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;15&gt; (AA20.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="168"><twConstOffOut anchorID="169" twDataPathType="twDataPathMinDelay"><twSlack>2.138</twSlack><twSrc BELType="FF">host/iob_regs[15].regout0</twSrc><twDest BELType="PAD">okUHU&lt;15&gt;</twDest><twClkDel>1.720</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;15&gt;</twClkDest><twDataDel>1.623</twDataDel><twDataSrc>host/regout0_q&lt;15&gt;</twDataSrc><twDataDest>okUHU&lt;15&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[15].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>1.720</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[15].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/regout0_q&lt;15&gt;</twComp><twBEL>host/iob_regs[15].regout0</twBEL></twPathDel><twPathDel><twSite>AA20.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regout0_q&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>host/iob_regs[15].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;15&gt;</twBEL></twPathDel><twLogDel>1.355</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.623</twTotDel><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="170"><twConstOffOut anchorID="171" twDataPathType="twDataPathMinDelay"><twSlack>2.030</twSlack><twSrc BELType="FF">host/iob_regs[15].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;15&gt;</twDest><twClkDel>1.720</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;15&gt;</twClkDest><twDataDel>1.515</twDataDel><twDataSrc>host/regout0_q&lt;15&gt;</twDataSrc><twDataDest>okUHU&lt;15&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;15&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[15].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X25Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.026</twRouteDel><twTotDel>1.720</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[15].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;15&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X25Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X25Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/regout0_q&lt;15&gt;</twComp><twBEL>host/iob_regs[15].regvalid</twBEL></twPathDel><twPathDel><twSite>AA20.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regvalid_q&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>AA20.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>okUHU&lt;15&gt;</twComp><twBEL>host/iob_regs[15].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;15&gt;</twBEL></twPathDel><twLogDel>1.247</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.515</twTotDel><twPctLog>82.3</twPctLog><twPctRoute>17.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;23&gt; (T15.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="172"><twConstOffOut anchorID="173" twDataPathType="twDataPathMinDelay"><twSlack>2.139</twSlack><twSrc BELType="FF">host/iob_regs[23].regout0</twSrc><twDest BELType="PAD">okUHU&lt;23&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;23&gt;</twClkDest><twDataDel>1.623</twDataDel><twDataSrc>host/regout0_q&lt;23&gt;</twDataSrc><twDataDest>okUHU&lt;23&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;23&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[23].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[23].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;23&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X23Y0.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/regout0_q&lt;23&gt;</twComp><twBEL>host/iob_regs[23].regout0</twBEL></twPathDel><twPathDel><twSite>T15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regout0_q&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>T15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>okUHU&lt;23&gt;</twComp><twBEL>host/iob_regs[23].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;23&gt;</twBEL></twPathDel><twLogDel>1.355</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.623</twTotDel><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="174"><twConstOffOut anchorID="175" twDataPathType="twDataPathMinDelay"><twSlack>2.031</twSlack><twSrc BELType="FF">host/iob_regs[23].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;23&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;23&gt;</twClkDest><twDataDel>1.515</twDataDel><twDataSrc>host/regout0_q&lt;23&gt;</twDataSrc><twDataDest>okUHU&lt;23&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;23&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[23].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[23].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;23&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y0.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X23Y0.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/regout0_q&lt;23&gt;</twComp><twBEL>host/iob_regs[23].regvalid</twBEL></twPathDel><twPathDel><twSite>T15.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regvalid_q&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>T15.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>okUHU&lt;23&gt;</twComp><twBEL>host/iob_regs[23].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;23&gt;</twBEL></twPathDel><twLogDel>1.247</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.515</twTotDel><twPctLog>82.3</twPctLog><twPctRoute>17.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point okUHU&lt;16&gt; (T16.PAD), 2 paths
</twPathRptBanner><twPathRpt anchorID="176"><twConstOffOut anchorID="177" twDataPathType="twDataPathMinDelay"><twSlack>2.139</twSlack><twSrc BELType="FF">host/iob_regs[16].regout0</twSrc><twDest BELType="PAD">okUHU&lt;16&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;16&gt;</twClkDest><twDataDel>1.623</twDataDel><twDataSrc>host/regout0_q&lt;16&gt;</twDataSrc><twDataDest>okUHU&lt;16&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;16&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[16].regout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[16].regout0</twSrc><twDest BELType='PAD'>okUHU&lt;16&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X23Y1.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>host/regout0_q&lt;16&gt;</twComp><twBEL>host/iob_regs[16].regout0</twBEL></twPathDel><twPathDel><twSite>T16.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regout0_q&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>T16.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>okUHU&lt;16&gt;</twComp><twBEL>host/iob_regs[16].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;16&gt;</twBEL></twPathDel><twLogDel>1.355</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.623</twTotDel><twPctLog>83.5</twPctLog><twPctRoute>16.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRpt anchorID="178"><twConstOffOut anchorID="179" twDataPathType="twDataPathMinDelay"><twSlack>2.031</twSlack><twSrc BELType="FF">host/iob_regs[16].regvalid</twSrc><twDest BELType="PAD">okUHU&lt;16&gt;</twDest><twClkDel>1.721</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/regout0_q&lt;16&gt;</twClkDest><twDataDel>1.515</twDataDel><twDataSrc>host/regout0_q&lt;16&gt;</twDataSrc><twDataDest>okUHU&lt;16&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okUHU&lt;16&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/iob_regs[16].regvalid</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X23Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.027</twRouteDel><twTotDel>1.721</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/iob_regs[16].regvalid</twSrc><twDest BELType='PAD'>okUHU&lt;16&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X23Y1.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X23Y1.TQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.228</twDelInfo><twComp>host/regout0_q&lt;16&gt;</twComp><twBEL>host/iob_regs[16].regvalid</twBEL></twPathDel><twPathDel><twSite>T16.T</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>host/regvalid_q&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>T16.PAD</twSite><twDelType>Tiotp</twDelType><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>okUHU&lt;16&gt;</twComp><twBEL>host/iob_regs[16].iobf0/OBUFT</twBEL><twBEL>okUHU&lt;16&gt;</twBEL></twPathDel><twLogDel>1.247</twLogDel><twRouteDel>0.268</twRouteDel><twTotDel>1.515</twTotDel><twPctLog>82.3</twPctLog><twPctRoute>17.7</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="180" twConstType="OFFSETOUTDELAY" ><twConstHead uID="17"><twConstName UCFConstName="TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>6.423</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (AA8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstOffOut anchorID="182" twDataPathType="twDataPathMaxDelay"><twSlack>1.577</twSlack><twSrc BELType="FF">host/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>3.238</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>3.840</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X10Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.775</twRouteDel><twTotDel>3.238</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X10Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X10Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>host/regctrlout1</twBEL></twPathDel><twPathDel><twSite>AA8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>AA8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.322</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>3.402</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.840</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (AB5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstOffOut anchorID="184" twDataPathType="twDataPathMaxDelay"><twSlack>1.578</twSlack><twSrc BELType="FF">host/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>3.237</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>3.840</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.397</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.933</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.190</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-6.333</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">2.402</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-4.537</twLogDel><twRouteDel>7.774</twRouteDel><twTotDel>3.237</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>host/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X5Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>host/regctrlout0</twBEL></twPathDel><twPathDel><twSite>AB5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.322</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>3.402</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>3.840</twTotDel><twPctLog>88.6</twPctLog><twPctRoute>11.4</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;2&gt; (AB5.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstOffOut anchorID="186" twDataPathType="twDataPathMinDelay"><twSlack>2.210</twSlack><twSrc BELType="FF">host/regctrlout0</twSrc><twDest BELType="PAD">okHU&lt;2&gt;</twDest><twClkDel>1.741</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_2_OBUF</twClkDest><twDataDel>1.674</twDataDel><twDataSrc>okHU_2_OBUF</twDataSrc><twDataDest>okHU&lt;2&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlout0</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X5Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">0.954</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.047</twRouteDel><twTotDel>1.741</twTotDel></twClkPath><twDataPath maxSiteLen="14" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/regctrlout0</twSrc><twDest BELType='PAD'>okHU&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X5Y2.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X5Y2.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHU_2_OBUF</twComp><twBEL>host/regctrlout0</twBEL></twPathDel><twPathDel><twSite>AB5.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>okHU_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB5.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>okHU&lt;2&gt;</twComp><twBEL>okHU_2_OBUF</twBEL><twBEL>okHU&lt;2&gt;</twBEL></twPathDel><twLogDel>1.355</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.674</twTotDel><twPctLog>80.9</twPctLog><twPctRoute>19.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point okHU&lt;0&gt; (AA8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstOffOut anchorID="188" twDataPathType="twDataPathMinDelay"><twSlack>2.211</twSlack><twSrc BELType="FF">host/regctrlout1</twSrc><twDest BELType="PAD">okHU&lt;0&gt;</twDest><twClkDel>1.742</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>okHU_0_OBUF</twClkDest><twDataDel>1.674</twDataDel><twDataSrc>okHU_0_OBUF</twDataSrc><twDataDest>okHU&lt;0&gt;</twDataDest><twOff>8.000</twOff><twOffSrc>okUH&lt;0&gt;</twOffSrc><twOffDest>okHU&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlout1</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.122</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.114</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X10Y3.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">0.955</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.306</twLogDel><twRouteDel>3.048</twRouteDel><twTotDel>1.742</twTotDel></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>host/regctrlout1</twSrc><twDest BELType='PAD'>okHU&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X10Y3.CLK0</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twSrcClk><twPathDel><twSite>OLOGIC_X10Y3.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.336</twDelInfo><twComp>okHU_0_OBUF</twComp><twBEL>host/regctrlout1</twBEL></twPathDel><twPathDel><twSite>AA8.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>okHU_0_OBUF</twComp></twPathDel><twPathDel><twSite>AA8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.019</twDelInfo><twComp>okHU&lt;0&gt;</twComp><twBEL>okHU_0_OBUF</twBEL><twBEL>okHU&lt;0&gt;</twBEL></twPathDel><twLogDel>1.355</twLogDel><twRouteDel>0.319</twRouteDel><twTotDel>1.674</twTotDel><twPctLog>80.9</twPctLog><twPctRoute>19.1</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConst anchorID="189" twConstType="OFFSETINDELAY" ><twConstHead uID="18"><twConstName UCFConstName="TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE &quot;okUH[0]&quot; RISING;" ScopeName="">TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twItemCnt>4</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.817</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin0a (ILOGIC_X4Y1.D), 1 path
</twPathRptBanner><twPathRpt anchorID="190"><twConstOffIn anchorID="191" twDataPathType="twDataPathMaxDelay"><twSlack>0.183</twSlack><twSrc BELType="PAD">okUH&lt;1&gt;</twSrc><twDest BELType="FF">host/regctrlin0a</twDest><twClkDel>2.811</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;1&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;1&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;1&gt;</twSrc><twDest BELType='FF'>host/regctrlin0a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AA4.PAD</twSrcSite><twPathDel><twSite>AA4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;1&gt;</twComp><twBEL>okUH&lt;1&gt;</twBEL><twBEL>okUH_1_IBUF</twBEL><twBEL>ProtoComp33.IMUX.3</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y1.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>okUH_1_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X4Y1.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;1&gt;</twComp><twBEL>ProtoComp99.D2OFFBYP_SRC.22</twBEL><twBEL>host/regctrlin0a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>3.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twDestClk><twPctLog>91.1</twPctLog><twPctRoute>8.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin0a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y1.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.659</twRouteDel><twTotDel>2.811</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin2a (ILOGIC_X5Y0.D), 1 path
</twPathRptBanner><twPathRpt anchorID="192"><twConstOffIn anchorID="193" twDataPathType="twDataPathMaxDelay"><twSlack>0.253</twSlack><twSrc BELType="PAD">okUH&lt;3&gt;</twSrc><twDest BELType="FF">host/regctrlin2a</twDest><twClkDel>2.811</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;3&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;3&gt;</twSrc><twDest BELType='FF'>host/regctrlin2a</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y6.PAD</twSrcSite><twPathDel><twSite>Y6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;3&gt;</twComp><twBEL>okUH&lt;3&gt;</twBEL><twBEL>okUH_3_IBUF</twBEL><twBEL>ProtoComp33.IMUX.5</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.233</twDelInfo><twComp>okUH_3_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;3&gt;</twComp><twBEL>ProtoComp99.D2OFFBYP_SRC.24</twBEL><twBEL>host/regctrlin2a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.233</twRouteDel><twTotDel>3.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twDestClk><twPctLog>93.1</twPctLog><twPctRoute>6.9</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin2a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">1.984</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.659</twRouteDel><twTotDel>2.811</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin3a (ILOGIC_X26Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="194"><twConstOffIn anchorID="195" twDataPathType="twDataPathMaxDelay"><twSlack>0.292</twSlack><twSrc BELType="PAD">okUH&lt;4&gt;</twSrc><twDest BELType="FF">host/regctrlin3a</twDest><twClkDel>2.789</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;4&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>okUH&lt;4&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;4&gt;</twSrc><twDest BELType='FF'>host/regctrlin3a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB21.PAD</twSrcSite><twPathDel><twSite>AB21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.397</twDelInfo><twComp>okUH&lt;4&gt;</twComp><twBEL>okUH&lt;4&gt;</twBEL><twBEL>okUH_4_IBUF</twBEL><twBEL>ProtoComp33.IMUX.6</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>okUH_4_IBUF</twComp></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>Tidock</twDelType><twDelInfo twEdge="twFalling">1.723</twDelInfo><twComp>host/okHC&lt;4&gt;</twComp><twBEL>ProtoComp99.D2OFFBYP_SRC.25</twBEL><twBEL>host/regctrlin3a</twBEL></twPathDel><twLogDel>3.120</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>3.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twDestClk><twPctLog>94.8</twPctLog><twPctRoute>5.2</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin3a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.208</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.541</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.070</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-5.432</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.064</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">1.962</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-3.848</twLogDel><twRouteDel>6.637</twRouteDel><twTotDel>2.789</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;
        &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin1a (ILOGIC_X4Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="196"><twConstOffIn anchorID="197" twDataPathType="twDataPathMinDelay"><twSlack>0.124</twSlack><twSrc BELType="PAD">okUH&lt;2&gt;</twSrc><twDest BELType="FF">host/regctrlin1a</twDest><twClkDel>1.883</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;2&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;2&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;2&gt;</twSrc><twDest BELType='FF'>host/regctrlin1a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB3.PAD</twSrcSite><twPathDel><twSite>AB3.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;2&gt;</twComp><twBEL>okUH&lt;2&gt;</twBEL><twBEL>okUH_2_IBUF</twBEL><twBEL>ProtoComp33.IMUX.4</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okUH_2_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X4Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;2&gt;</twComp><twBEL>ProtoComp99.D2OFFBYP_SRC.23</twBEL><twBEL>host/regctrlin1a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin1a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X4Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">1.008</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.255</twRouteDel><twTotDel>1.883</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin3a (ILOGIC_X26Y2.D), 1 path
</twPathRptBanner><twPathRpt anchorID="198"><twConstOffIn anchorID="199" twDataPathType="twDataPathMinDelay"><twSlack>0.145</twSlack><twSrc BELType="PAD">okUH&lt;4&gt;</twSrc><twDest BELType="FF">host/regctrlin3a</twDest><twClkDel>1.862</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;4&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;4&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;4&gt;</twSrc><twDest BELType='FF'>host/regctrlin3a</twDest><twLogLvls>2</twLogLvls><twSrcSite>AB21.PAD</twSrcSite><twPathDel><twSite>AB21.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;4&gt;</twComp><twBEL>okUH&lt;4&gt;</twBEL><twBEL>okUH_4_IBUF</twBEL><twBEL>ProtoComp33.IMUX.6</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>okUH_4_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;4&gt;</twComp><twBEL>ProtoComp99.D2OFFBYP_SRC.25</twBEL><twBEL>host/regctrlin3a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin3a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X26Y2.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.234</twRouteDel><twTotDel>1.862</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point host/regctrlin2a (ILOGIC_X5Y0.D), 1 path
</twPathRptBanner><twPathRpt anchorID="200"><twConstOffIn anchorID="201" twDataPathType="twDataPathMinDelay"><twSlack>0.184</twSlack><twSrc BELType="PAD">okUH&lt;3&gt;</twSrc><twDest BELType="FF">host/regctrlin2a</twDest><twClkDel>1.884</twClkDel><twClkSrc>okUH&lt;0&gt;</twClkSrc><twClkDest>host/okHC&lt;3&gt;</twClkDest><twOff>0.000</twOff><twOffSrc>okUH&lt;3&gt;</twOffSrc><twOffDest>okUH&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.200" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.275</twClkUncert><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;3&gt;</twSrc><twDest BELType='FF'>host/regctrlin2a</twDest><twLogLvls>2</twLogLvls><twSrcSite>Y6.PAD</twSrcSite><twPathDel><twSite>Y6.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.627</twDelInfo><twComp>okUH&lt;3&gt;</twComp><twBEL>okUH&lt;3&gt;</twBEL><twBEL>okUH_3_IBUF</twBEL><twBEL>ProtoComp33.IMUX.5</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.D</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>okUH_3_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>Tiockd</twDelType><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>host/okHC&lt;3&gt;</twComp><twBEL>ProtoComp99.D2OFFBYP_SRC.24</twBEL><twBEL>host/regctrlin2a</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.156</twRouteDel><twTotDel>1.413</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.930">okHE&lt;40&gt;</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>okUH&lt;0&gt;</twSrc><twDest BELType='FF'>host/regctrlin2a</twDest><twLogLvls>4</twLogLvls><twSrcSite>Y12.PAD</twSrcSite><twPathDel><twSite>Y12.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>okUH&lt;0&gt;</twComp><twBEL>okUH&lt;0&gt;</twBEL><twBEL>host/hi_clk_bufg</twBEL><twBEL>ProtoComp33.IMUX.2</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.I</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.389</twDelInfo><twComp>host/okUH0_ibufg</twComp></twPathDel><twPathDel><twSite>BUFIO2_X3Y1.DIVCLK</twSite><twDelType>Tbufcko_DIVCLK</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>SP6_BUFIO_INSERT_ML_BUFIO2_0</twComp><twBEL>SP6_BUFIO_INSERT_ML_BUFIO2_0</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y1.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.421</twDelInfo><twComp>host/dcm0_ML_NEW_DIVCLK</twComp></twPathDel><twPathDel><twSite>DCM_X0Y1.CLK0</twSite><twDelType>Tdmcko_CLK</twDelType><twDelInfo twEdge="twRising">-2.292</twDelInfo><twComp>host/dcm0</twComp><twBEL>host/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>host/dcm0_clk0</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y3.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>host/dcm0_bufg</twComp><twBEL>host/dcm0_bufg</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X5Y0.CLK0</twSite><twDelType>net</twDelType><twFanCnt>651</twFanCnt><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>okHE&lt;40&gt;</twComp></twPathDel><twLogDel>-1.372</twLogDel><twRouteDel>3.256</twRouteDel><twTotDel>1.884</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="202"><twConstRollup name="TS_okHostClk" fullName="TS_okHostClk = PERIOD TIMEGRP &quot;okHostClk&quot; 9.92 ns HIGH 50%;" type="origin" depth="0" requirement="9.920" prefType="period" actual="5.340" actualRollup="9.577" errors="0" errorRollup="0" items="0" itemsRollup="52695"/><twConstRollup name="TS_host_dcm0_clk0" fullName="TS_host_dcm0_clk0 = PERIOD TIMEGRP &quot;host_dcm0_clk0&quot; TS_okHostClk PHASE -0.93         ns HIGH 50%;" type="child" depth="1" requirement="9.920" prefType="period" actual="9.577" actualRollup="N/A" errors="0" errorRollup="0" items="52695" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="2" anchorID="203"><twConstRollup name="TS_okSysClk" fullName="TS_okSysClk = PERIOD TIMEGRP &quot;okSysClk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="9.994" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_okSysClk / 0.78125 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180&quot; TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0&quot; TS_okSysClk /         6.25 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in&quot; TS_okSysClk /         1.5625 HIGH 50%;" type="child" depth="1" requirement="6.400" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_variable_freq_clk_generator_inst_clkout_i" fullName="TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i&quot; TS_okSysClk / 0.84 HIGH         50%;" type="child" depth="1" requirement="11.905" prefType="period" actual="3.570" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="204"><twConstRollup name="TS_SYS_CLK3" fullName="TS_SYS_CLK3 = PERIOD TIMEGRP &quot;SYS_CLK3&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="5981.000" errors="0" errorRollup="89" items="0" itemsRollup="857972686"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0 = PERIOD         TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in_0&quot;         TS_SYS_CLK3 / 0.78125 HIGH 50%;" type="child" depth="1" requirement="12.800" prefType="period" actual="11.704" actualRollup="N/A" errors="0" errorRollup="0" items="13272" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180_0&quot; TS_SYS_CLK3 /         6.25 PHASE 0.8 ns HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0_0&quot; TS_SYS_CLK3 /         6.25 HIGH 50%;" type="child" depth="1" requirement="1.600" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0" fullName="TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0 = PERIOD TIMEGRP         &quot;SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in_0&quot; TS_SYS_CLK3         / 1.5625 HIGH 50%;" type="child" depth="1" requirement="6.400" prefType="period" actual="3827.840" actualRollup="N/A" errors="15" errorRollup="0" items="6546" itemsRollup="0"/><twConstRollup name="TS_variable_freq_clk_generator_inst_clkout_i_0" fullName="TS_variable_freq_clk_generator_inst_clkout_i_0 = PERIOD TIMEGRP         &quot;variable_freq_clk_generator_inst_clkout_i_0&quot; TS_SYS_CLK3 / 0.84 HIGH         50%;" type="child" depth="1" requirement="11.905" prefType="period" actual="19.743" actualRollup="N/A" errors="74" errorRollup="0" items="857952868" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="205">2</twUnmetConstCnt><twDataSheet anchorID="206" twNameLen="15"><twSUH2ClkList anchorID="207" twDestWidth="9" twPhaseWidth="8"><twDest>okUH&lt;0&gt;</twDest><twSUH2Clk ><twSrc>okUH&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.213</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.124</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUH&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.745</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.182</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.211</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.707</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.144</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.173</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.768</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.205</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.212</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.153</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.212</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.212</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;16&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;17&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.755</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.151</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;18&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;19&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;20&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.145</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;21&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;22&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;23&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.768</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.205</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;24&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.153</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;25&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;26&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.173</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;27&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;28&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.686</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.123</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;29&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.706</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.143</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;30&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.756</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.152</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>okUHU&lt;31&gt;</twSrc><twSUHTime twInternalClk ="okHE&lt;40&gt;" twClkPhase ="-0.930" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="208" twDestWidth="9" twPhaseWidth="8"><twSrc>okUH&lt;0&gt;</twSrc><twClk2Out  twOutPad = "okHU&lt;0&gt;" twMinTime = "2.211" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.423" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okHU&lt;2&gt;" twMinTime = "2.210" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.422" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;0&gt;" twMinTime = "2.054" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.374" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;1&gt;" twMinTime = "2.054" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.374" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;2&gt;" twMinTime = "2.083" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.403" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;3&gt;" twMinTime = "2.081" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.401" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;4&gt;" twMinTime = "2.081" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.401" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;5&gt;" twMinTime = "2.031" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.351" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;6&gt;" twMinTime = "2.053" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.373" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;7&gt;" twMinTime = "2.053" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.373" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;8&gt;" twMinTime = "2.102" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.422" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;9&gt;" twMinTime = "2.053" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.373" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;10&gt;" twMinTime = "2.053" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.373" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;11&gt;" twMinTime = "2.052" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.372" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;12&gt;" twMinTime = "2.052" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.372" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;13&gt;" twMinTime = "2.080" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;14&gt;" twMinTime = "2.080" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;15&gt;" twMinTime = "2.030" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.350" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;16&gt;" twMinTime = "2.031" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.351" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;17&gt;" twMinTime = "2.103" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.423" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;18&gt;" twMinTime = "2.081" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.401" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;19&gt;" twMinTime = "2.082" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;20&gt;" twMinTime = "2.080" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;21&gt;" twMinTime = "2.081" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.401" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;22&gt;" twMinTime = "2.081" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.401" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;23&gt;" twMinTime = "2.031" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.351" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;24&gt;" twMinTime = "2.102" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.422" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;25&gt;" twMinTime = "2.031" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.351" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;26&gt;" twMinTime = "2.082" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;27&gt;" twMinTime = "2.080" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.400" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;28&gt;" twMinTime = "2.102" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.422" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;29&gt;" twMinTime = "2.082" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.402" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;30&gt;" twMinTime = "2.102" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.422" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out><twClk2Out  twOutPad = "okUHU&lt;31&gt;" twMinTime = "2.051" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "6.371" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="okHE&lt;40&gt;" twClkPhase="-0.930" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="209" twDestWidth="9"><twDest>clk1_in_n</twDest><twClk2SU><twSrc>clk1_in_n</twSrc><twRiseRise>19.743</twRiseRise></twClk2SU><twClk2SU><twSrc>clk1_in_p</twSrc><twRiseRise>19.743</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="210" twDestWidth="9"><twDest>clk1_in_p</twDest><twClk2SU><twSrc>clk1_in_n</twSrc><twRiseRise>19.743</twRiseRise></twClk2SU><twClk2SU><twSrc>clk1_in_p</twSrc><twRiseRise>19.743</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="211" twDestWidth="7"><twDest>okUH&lt;0&gt;</twDest><twClk2SU><twSrc>okUH&lt;0&gt;</twSrc><twRiseRise>9.577</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="212" twDestWidth="9" twWorstWindow="1.715" twWorstSetup="1.838" twWorstHold="-0.123" twWorstSetupSlack="0.162" twWorstHoldSlack="2.123" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = IN 2 ns VALID 4 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUHU&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.255" twHoldSlack = "2.182" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.745</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.182</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.185" twHoldSlack = "2.211" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.815</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.211</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.224" twHoldSlack = "2.172" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.293" twHoldSlack = "2.144" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.707</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.144</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.223" twHoldSlack = "2.173" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.173</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.232" twHoldSlack = "2.205" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.768</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.205</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.254" twHoldSlack = "2.183" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.183</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.184" twHoldSlack = "2.212" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.212</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;8&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.243" twHoldSlack = "2.153" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.153</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;9&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.254" twHoldSlack = "2.183" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.183</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;10&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.184" twHoldSlack = "2.212" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.212</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;11&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.254" twHoldSlack = "2.183" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.746</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.183</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;12&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.184" twHoldSlack = "2.212" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.816</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.212</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;13&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.292" twHoldSlack = "2.145" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.145</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;14&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.222" twHoldSlack = "2.174" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;15&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.162" twHoldSlack = "2.234" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;16&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.162" twHoldSlack = "2.234" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;17&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.245" twHoldSlack = "2.151" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.755</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.151</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;18&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.292" twHoldSlack = "2.145" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.145</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;19&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.224" twHoldSlack = "2.172" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.776</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.172</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;20&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.292" twHoldSlack = "2.145" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.145</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;21&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.222" twHoldSlack = "2.174" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;22&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.222" twHoldSlack = "2.174" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;23&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.232" twHoldSlack = "2.205" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.768</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.205</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;24&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.243" twHoldSlack = "2.153" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.757</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.153</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;25&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.162" twHoldSlack = "2.234" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.838</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.234</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;26&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.223" twHoldSlack = "2.173" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.777</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.173</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;27&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.222" twHoldSlack = "2.174" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.778</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.174</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;28&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.314" twHoldSlack = "2.123" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.686</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.123</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;29&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.294" twHoldSlack = "2.143" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.706</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.143</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;30&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.244" twHoldSlack = "2.152" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.756</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.152</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUHU&lt;31&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.253" twHoldSlack = "2.184" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetInTable anchorID="213" twDestWidth="7" twWorstWindow="1.693" twWorstSetup="1.817" twWorstHold="-0.124" twWorstSetupSlack="0.183" twWorstHoldSlack="0.124" ><twConstName>TIMEGRP &quot;okHostIN_grp&quot; OFFSET = IN 2 ns VALID 2 ns BEFORE COMP &quot;okUH&lt;0&gt;&quot;         &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>okUH&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.183" twHoldSlack = "0.213" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.817</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.213</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.313" twHoldSlack = "0.124" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.124</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.253" twHoldSlack = "0.184" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.747</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.184</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>okUH&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.292" twHoldSlack = "0.145" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.708</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">-0.145</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="214" twDestWidth="9" twMinSlack="1.577" twMaxSlack="1.650" twRelSkew="0.073" ><twConstName>TIMEGRP &quot;okHostINOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okUHU&lt;0&gt;" twSlack = "6.374" twMaxDelayCrnr="f" twMinDelay = "2.054" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;1&gt;" twSlack = "6.374" twMaxDelayCrnr="f" twMinDelay = "2.054" twMinDelayCrnr="t" twRelSkew = "0.024" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;2&gt;" twSlack = "6.403" twMaxDelayCrnr="f" twMinDelay = "2.083" twMinDelayCrnr="t" twRelSkew = "0.053" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;3&gt;" twSlack = "6.401" twMaxDelayCrnr="f" twMinDelay = "2.081" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;4&gt;" twSlack = "6.401" twMaxDelayCrnr="f" twMinDelay = "2.081" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;5&gt;" twSlack = "6.351" twMaxDelayCrnr="f" twMinDelay = "2.031" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;6&gt;" twSlack = "6.373" twMaxDelayCrnr="f" twMinDelay = "2.053" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;7&gt;" twSlack = "6.373" twMaxDelayCrnr="f" twMinDelay = "2.053" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;8&gt;" twSlack = "6.422" twMaxDelayCrnr="f" twMinDelay = "2.102" twMinDelayCrnr="t" twRelSkew = "0.072" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;9&gt;" twSlack = "6.373" twMaxDelayCrnr="f" twMinDelay = "2.053" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;10&gt;" twSlack = "6.373" twMaxDelayCrnr="f" twMinDelay = "2.053" twMinDelayCrnr="t" twRelSkew = "0.023" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;11&gt;" twSlack = "6.372" twMaxDelayCrnr="f" twMinDelay = "2.052" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;12&gt;" twSlack = "6.372" twMaxDelayCrnr="f" twMinDelay = "2.052" twMinDelayCrnr="t" twRelSkew = "0.022" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;13&gt;" twSlack = "6.400" twMaxDelayCrnr="f" twMinDelay = "2.080" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;14&gt;" twSlack = "6.400" twMaxDelayCrnr="f" twMinDelay = "2.080" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;15&gt;" twSlack = "6.350" twMaxDelayCrnr="f" twMinDelay = "2.030" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;16&gt;" twSlack = "6.351" twMaxDelayCrnr="f" twMinDelay = "2.031" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;17&gt;" twSlack = "6.423" twMaxDelayCrnr="f" twMinDelay = "2.103" twMinDelayCrnr="t" twRelSkew = "0.073" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;18&gt;" twSlack = "6.401" twMaxDelayCrnr="f" twMinDelay = "2.081" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;19&gt;" twSlack = "6.402" twMaxDelayCrnr="f" twMinDelay = "2.082" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;20&gt;" twSlack = "6.400" twMaxDelayCrnr="f" twMinDelay = "2.080" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;21&gt;" twSlack = "6.401" twMaxDelayCrnr="f" twMinDelay = "2.081" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;22&gt;" twSlack = "6.401" twMaxDelayCrnr="f" twMinDelay = "2.081" twMinDelayCrnr="t" twRelSkew = "0.051" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;23&gt;" twSlack = "6.351" twMaxDelayCrnr="f" twMinDelay = "2.031" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;24&gt;" twSlack = "6.422" twMaxDelayCrnr="f" twMinDelay = "2.102" twMinDelayCrnr="t" twRelSkew = "0.072" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;25&gt;" twSlack = "6.351" twMaxDelayCrnr="f" twMinDelay = "2.031" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;26&gt;" twSlack = "6.402" twMaxDelayCrnr="f" twMinDelay = "2.082" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;27&gt;" twSlack = "6.400" twMaxDelayCrnr="f" twMinDelay = "2.080" twMinDelayCrnr="t" twRelSkew = "0.050" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;28&gt;" twSlack = "6.422" twMaxDelayCrnr="f" twMinDelay = "2.102" twMinDelayCrnr="t" twRelSkew = "0.072" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;29&gt;" twSlack = "6.402" twMaxDelayCrnr="f" twMinDelay = "2.082" twMinDelayCrnr="t" twRelSkew = "0.052" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;30&gt;" twSlack = "6.422" twMaxDelayCrnr="f" twMinDelay = "2.102" twMinDelayCrnr="t" twRelSkew = "0.072" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okUHU&lt;31&gt;" twSlack = "6.371" twMaxDelayCrnr="f" twMinDelay = "2.051" twMinDelayCrnr="t" twRelSkew = "0.021" ></twOffOutTblRow></twOffsetOutTable><twOffsetOutTable anchorID="215" twDestWidth="7" twMinSlack="1.577" twMaxSlack="1.578" twRelSkew="0.001" ><twConstName>TIMEGRP &quot;okHostOUT_grp&quot; OFFSET = OUT 8 ns AFTER COMP &quot;okUH&lt;0&gt;&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "okHU&lt;0&gt;" twSlack = "6.423" twMaxDelayCrnr="f" twMinDelay = "2.211" twMinDelayCrnr="t" twRelSkew = "0.001" ></twOffOutTblRow><twOffOutTblRow twOutPad = "okHU&lt;2&gt;" twSlack = "6.422" twMaxDelayCrnr="f" twMinDelay = "2.210" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="216"><twErrCnt>89</twErrCnt><twScore>216898</twScore><twSetupScore>207494</twSetupScore><twHoldScore>9404</twHoldScore><twConstCov><twPathCnt>858025483</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>34399</twConnCnt></twConstCov><twStats anchorID="217"><twMinPer>3827.840</twMinPer><twFootnote number="1" /><twMaxFreq>0.261</twMaxFreq><twMinInBeforeClk>1.838</twMinInBeforeClk><twMinOutAfterClk>6.423</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jul 24 13:54:14 2019 </twTimestamp></twFoot><twClientInfo anchorID="218"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4754 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
