{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 08 23:06:55 2021 " "Info: Processing started: Thu Apr 08 23:06:55 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off filt -c filt " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off filt -c filt" {  } {  } 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "out1 filter.v(27) " "Warning: Verilog HDL net warning at filter.v(27): created undeclared net \"out1\"" {  } { { "filter.v" "" { Text "Z:/lab26/filt/filter.v" 27 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "out2 filter.v(28) " "Warning: Verilog HDL net warning at filter.v(28): created undeclared net \"out2\"" {  } { { "filter.v" "" { Text "Z:/lab26/filt/filter.v" 28 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "out3 filter.v(29) " "Warning: Verilog HDL net warning at filter.v(29): created undeclared net \"out3\"" {  } { { "filter.v" "" { Text "Z:/lab26/filt/filter.v" 29 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CREATED_IMPLICIT_NET" "out4 filter.v(30) " "Warning: Verilog HDL net warning at filter.v(30): created undeclared net \"out4\"" {  } { { "filter.v" "" { Text "Z:/lab26/filt/filter.v" 30 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 RStrigger " "Info: Found entity 1: RStrigger" {  } { { "filter.v" "" { Text "Z:/lab26/filt/filter.v" 1 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "2 Filter " "Info: Found entity 2: Filter" {  } { { "filter.v" "" { Text "Z:/lab26/filt/filter.v" 18 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "RStrigger " "Info: Elaborating entity \"RStrigger\" for the top level hierarchy" {  } {  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 filter.v(11) " "Warning: Verilog HDL assignment warning at filter.v(11): truncated value with size 32 to match size of target (1)" {  } { { "filter.v" "" { Text "Z:/lab26/filt/filter.v" 11 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 filter.v(14) " "Warning: Verilog HDL assignment warning at filter.v(14): truncated value with size 32 to match size of target (1)" {  } { { "filter.v" "" { Text "Z:/lab26/filt/filter.v" 14 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_ALWAYS_ID_HOLDS_VALUE" "res filter.v(8) " "Warning: Verilog HDL Always Construct warning at filter.v(8): variable \"res\" may not be assigned a new value in every possible path through the Always Construct.  Variable \"res\" holds its previous value in every path with no new value assignment, which may create a combinational loop in the current design." {  } { { "filter.v" "" { Text "Z:/lab26/filt/filter.v" 8 0 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "4 " "Info: Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "1 " "Info: Implemented 1 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 08 23:06:56 2021 " "Info: Processing ended: Thu Apr 08 23:06:56 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
