==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_unroll ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.245 seconds; current allocated memory: 439.688 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.395 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_unroll ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 689.359 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:452:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' completely with a factor of 16 (clefia.c:452:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 16 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 12 (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 16 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 12 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet' completely with a factor of 24 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 8 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 4 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (clefia.c:243:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.543 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8.1' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8.1' (clefia.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaDecrypt.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaEncrypt.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.3': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:114) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:114) in function 'ByteCpy.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:114) in function 'ByteCpy.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor.1.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:121) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'ct' (clefia.c:459) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8.1' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8.1' (clefia.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:121:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.131' (clefia.c:121:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:114:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.67 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'lk' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.768 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.2' to 'ByteXor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1.1' to 'ByteXor_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1' to 'ClefiaGfn8_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.3' to 'ByteXor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.131' to 'ClefiaF0Xor_131'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.747 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.002 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.371 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.605 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.735 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.872 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_fout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_131_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_131_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteXor_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_con128_ROM_AUTO_1R' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'clefia_ClefiaKeySet128_skey_RAM_AUTO_1R1W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_skey_RAM_AUTO_1R1W' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
WARNING: [RTMG 210-274] Memory 'clefia_ClefiaKeySet_skey_RAM_AUTO_1R1W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_RAM_AUTO_1R1W' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.025 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.305 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.68 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 2 seconds. Elapsed time: 42.138 seconds; current allocated memory: 444.289 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 3 seconds. Total elapsed time: 43.354 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 276.434 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.503 seconds; peak allocated memory: 970.445 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 671.465 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.745 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:452:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.095 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8.1' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8.1' (clefia.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaDecrypt.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaEncrypt.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8.1' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8.1' (clefia.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF1Xor.3'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF1Xor.2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF1Xor.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF1Xor'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF0Xor.2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF0Xor.133'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF0Xor.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF0Xor'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:19:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:19:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:19:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:19:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.133' (clefia.c:19:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:19:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.43 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaGfn4_label3' (clefia.c:188:80) in function 'ClefiaEncrypt.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaGfn4Inv_label5' (clefia.c:224:83) in function 'ClefiaDecrypt.1' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.331 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2_Pipeline_ByteXor_label2' to 'ClefiaF0Xor_2_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2_Pipeline_ByteCpy_label1' to 'ClefiaF0Xor_2_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2_Pipeline_ByteXor_label236' to 'ClefiaF0Xor_2_Pipeline_ByteXor_label236'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2_Pipeline_ByteXor_label2' to 'ClefiaF1Xor_2_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2_Pipeline_ByteCpy_label1' to 'ClefiaF1Xor_2_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2_Pipeline_ByteXor_label233' to 'ClefiaF1Xor_2_Pipeline_ByteXor_label233'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.2' to 'ByteXor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1_Pipeline_ByteCpy_label1' to 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1.1' to 'ByteXor_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label1' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1_Pipeline_ByteXor_label2' to 'ClefiaF0Xor_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1_Pipeline_ByteCpy_label1' to 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1_Pipeline_ByteXor_label238' to 'ClefiaF0Xor_1_Pipeline_ByteXor_label238'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1_Pipeline_ByteXor_label2' to 'ClefiaF1Xor_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1_Pipeline_ByteCpy_label1' to 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1_Pipeline_ByteXor_label234' to 'ClefiaF1Xor_1_Pipeline_ByteXor_label234'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label130' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label130'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1' to 'ClefiaGfn8_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.3' to 'ByteXor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.133_Pipeline_ByteXor_label2' to 'ClefiaF0Xor_133_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.133_Pipeline_ByteCpy_label1' to 'ClefiaF0Xor_133_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.133_Pipeline_ByteXor_label237' to 'ClefiaF0Xor_133_Pipeline_ByteXor_label237'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.133' to 'ClefiaF0Xor_133'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label1' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label2' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label240' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label240'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label141' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label141'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3_Pipeline_ByteXor_label2' to 'ClefiaF1Xor_3_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3_Pipeline_ByteCpy_label1' to 'ClefiaF1Xor_3_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3_Pipeline_ByteXor_label232' to 'ClefiaF1Xor_3_Pipeline_ByteXor_label232'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label142' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label142'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label143' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label144' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label144'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label145' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label145'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label246' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label246'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label247' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label247'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label1' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label2' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label248' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label248'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label149' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label149'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label150' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label151' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label151'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label152' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label152'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label153' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label153'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label254' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label254'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label255' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label255'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.837 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2_Pipeline_ByteXor_label236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2_Pipeline_ByteXor_label233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1_1' (loop 'ByteXor_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('a_addr_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'a' and 'load' operation ('a_load', clefia.c:124) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1_Pipeline_ByteXor_label238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1_Pipeline_ByteXor_label234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_133_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_133_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_133_Pipeline_ByteXor_label237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_Pipeline_ByteXor_label235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.703 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.764 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.224 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_Pipeline_ByteXor_label239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3_Pipeline_ByteXor_label232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ByteXor_label246' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ByteXor_label247' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ByteXor_label254' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ByteXor_label255' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.764 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2_Pipeline_ByteXor_label236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2_Pipeline_ByteXor_label236' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2_Pipeline_ByteXor_label236'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.505 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2_Pipeline_ByteXor_label233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2_Pipeline_ByteXor_label233' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2_Pipeline_ByteXor_label233'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label131' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_1' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_1_1' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1_Pipeline_ByteXor_label238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1_Pipeline_ByteXor_label238' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1_Pipeline_ByteXor_label238'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1_Pipeline_ByteXor_label234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1_Pipeline_ByteXor_label234' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1_Pipeline_ByteXor_label234'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label130' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_3' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_133_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_133_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_133_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_133_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_133_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_133_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_133_Pipeline_ByteXor_label237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_133_Pipeline_ByteXor_label237' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_133_Pipeline_ByteXor_label237'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.514 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_Pipeline_ByteXor_label235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_Pipeline_ByteXor_label235' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_Pipeline_ByteXor_label235'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label15' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label16' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label17' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label18' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label19' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label110' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label111' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label112' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label113' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label114' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label115' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label116' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label117' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label118' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label119' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label120' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label121' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label122' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label123' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label124' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label125' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label126' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label127' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label128' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label129' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.976 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.492 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteXor_label240' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label240'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label141' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_Pipeline_ByteXor_label239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_Pipeline_ByteXor_label239' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_Pipeline_ByteXor_label239'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3_Pipeline_ByteXor_label232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3_Pipeline_ByteXor_label232' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3_Pipeline_ByteXor_label232'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label142' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label142'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label143' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label144' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label145' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label246'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label247'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.678 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteXor_label248' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label248'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label149' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label149'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label150' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label151' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label152' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label153' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label254'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label255'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.965 seconds; current allocated memory: 1.137 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_Pipeline_ByteCpy_label1_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ct_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 6.826 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.815 seconds; current allocated memory: 1.160 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.39 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 64 seconds. CPU system time: 6 seconds. Elapsed time: 108.567 seconds; current allocated memory: 528.488 MB.
INFO: [HLS 200-112] Total CPU user time: 65 seconds. Total CPU system time: 7 seconds. Total elapsed time: 109.791 seconds; peak allocated memory: 1.165 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaF1Xor 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 281.664 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.517 seconds; peak allocated memory: 993.762 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaF1Xor 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 686.918 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (D:/tmp/CLEFIA_ip/solution3/directives.tcl:22:9)
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (D:/tmp/CLEFIA_ip/solution3/directives.tcl:23:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.778 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:243:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:321:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'clefia' (clefia.c:452:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.065 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8.1' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8.1' (clefia.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaDecrypt.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaEncrypt.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8.1' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8.1' (clefia.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.1' into 'ClefiaGfn8' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF1Xor.3'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF1Xor.2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF1Xor.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF1Xor'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF0Xor.2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF0Xor.133'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF0Xor.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF0Xor'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:19:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:19:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:19:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:19:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.133' (clefia.c:19:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:19:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.423 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaGfn4_label3' (clefia.c:188:80) in function 'ClefiaEncrypt.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaGfn4Inv_label5' (clefia.c:224:83) in function 'ClefiaDecrypt.1' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.328 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2_Pipeline_ByteXor_label2' to 'ClefiaF0Xor_2_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2_Pipeline_ByteCpy_label1' to 'ClefiaF0Xor_2_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2_Pipeline_ByteXor_label236' to 'ClefiaF0Xor_2_Pipeline_ByteXor_label236'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2_Pipeline_ByteXor_label2' to 'ClefiaF1Xor_2_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2_Pipeline_ByteCpy_label1' to 'ClefiaF1Xor_2_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2_Pipeline_ByteXor_label233' to 'ClefiaF1Xor_2_Pipeline_ByteXor_label233'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.2' to 'ByteXor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1_Pipeline_ByteCpy_label1' to 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1.1' to 'ByteXor_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label1' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1_Pipeline_ByteXor_label2' to 'ClefiaF0Xor_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1_Pipeline_ByteCpy_label1' to 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1_Pipeline_ByteXor_label238' to 'ClefiaF0Xor_1_Pipeline_ByteXor_label238'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1_Pipeline_ByteXor_label2' to 'ClefiaF1Xor_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1_Pipeline_ByteCpy_label1' to 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1_Pipeline_ByteXor_label234' to 'ClefiaF1Xor_1_Pipeline_ByteXor_label234'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label130' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label130'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1' to 'ClefiaGfn8_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.3' to 'ByteXor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.133_Pipeline_ByteXor_label2' to 'ClefiaF0Xor_133_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.133_Pipeline_ByteCpy_label1' to 'ClefiaF0Xor_133_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.133_Pipeline_ByteXor_label237' to 'ClefiaF0Xor_133_Pipeline_ByteXor_label237'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.133' to 'ClefiaF0Xor_133'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label1' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label2' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label240' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label240'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label141' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label141'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3_Pipeline_ByteXor_label2' to 'ClefiaF1Xor_3_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3_Pipeline_ByteCpy_label1' to 'ClefiaF1Xor_3_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3_Pipeline_ByteXor_label232' to 'ClefiaF1Xor_3_Pipeline_ByteXor_label232'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label142' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label142'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label143' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label144' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label144'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label145' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label145'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label246' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label246'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label247' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label247'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label1' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label2' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label248' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label248'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label149' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label149'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label150' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label151' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label151'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label152' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label152'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label153' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label153'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label254' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label254'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label255' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label255'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.894 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2_Pipeline_ByteXor_label236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2_Pipeline_ByteXor_label233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1_1' (loop 'ByteXor_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('a_addr_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'a' and 'load' operation ('a_load', clefia.c:124) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1_Pipeline_ByteXor_label238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1_Pipeline_ByteXor_label234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_133_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_133_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_133_Pipeline_ByteXor_label237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_Pipeline_ByteXor_label235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.814 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.893 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.241 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_Pipeline_ByteXor_label239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3_Pipeline_ByteXor_label232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ByteXor_label246' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ByteXor_label247' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ByteXor_label254' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ByteXor_label255' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.568 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.832 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2_Pipeline_ByteXor_label236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2_Pipeline_ByteXor_label236' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2_Pipeline_ByteXor_label236'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2_Pipeline_ByteXor_label233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2_Pipeline_ByteXor_label233' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2_Pipeline_ByteXor_label233'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label131' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_1' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_1_1' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1_Pipeline_ByteXor_label238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1_Pipeline_ByteXor_label238' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1_Pipeline_ByteXor_label238'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1_Pipeline_ByteXor_label234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1_Pipeline_ByteXor_label234' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1_Pipeline_ByteXor_label234'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label130' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_3' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_133_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_133_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_133_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_133_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_133_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_133_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_133_Pipeline_ByteXor_label237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_133_Pipeline_ByteXor_label237' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_133_Pipeline_ByteXor_label237'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_Pipeline_ByteXor_label235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_Pipeline_ByteXor_label235' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_Pipeline_ByteXor_label235'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label15' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label16' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label17' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label18' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label19' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label110' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label111' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label112' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label113' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label114' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label115' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label116' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label117' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label118' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label119' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label120' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label121' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label122' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label123' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label124' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label125' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.345 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label126' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label127' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label128' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label129' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.977 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.449 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteXor_label240' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label240'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label141' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_Pipeline_ByteXor_label239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_Pipeline_ByteXor_label239' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_Pipeline_ByteXor_label239'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3_Pipeline_ByteXor_label232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3_Pipeline_ByteXor_label232' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3_Pipeline_ByteXor_label232'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label142' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label142'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label143' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label144' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label145' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label246'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label247' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label247'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label248' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteXor_label248' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label248'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label149' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label149'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.442 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label150' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label151' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label152' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label153' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label254' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label254'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label255' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label255'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 1.135 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_Pipeline_ByteCpy_label1_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ct_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 6.419 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.805 seconds; current allocated memory: 1.157 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.39 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 64 seconds. CPU system time: 6 seconds. Elapsed time: 106.996 seconds; current allocated memory: 510.430 MB.
INFO: [HLS 200-112] Total CPU user time: 65 seconds. Total CPU system time: 7 seconds. Total elapsed time: 108.808 seconds; peak allocated memory: 1.162 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 285.312 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.532 seconds; peak allocated memory: 1003.410 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 697.570 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaConSet' (clefia.c:272:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:148:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:162:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:161:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:171:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:185:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:184:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:192:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:202:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:199:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:198:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:264:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:307:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:317:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:310:5)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:312:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:209:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:218:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:217:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:328:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:356:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:350:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:348:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:342:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:344:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:389:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:375:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:383:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:381:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:377:9)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:413:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:423:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:422:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:421:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:415:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:416:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:229:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:239:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:236:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:235:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:430:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:440:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:439:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:438:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:432:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:433:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'clefia' (clefia.c:468:3)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:452:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:117:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:12)
WARNING: [HLS 214-167] The program may have out of bound array access (clefia.c:124:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.909 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaDecrypt.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaEncrypt.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF1Xor.3'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF1Xor.2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF1Xor.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF1Xor'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF0Xor.2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF0Xor.120'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF0Xor.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/tmp/CLEFIA_ip/solution3/directives.tcl:19:9) to (clefia.c:123:18) in function 'ClefiaF0Xor'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:19:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:19:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:19:1)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...14 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:19:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.120' (clefia.c:19:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:19:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.85 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaGfn4_label3' (clefia.c:188:80) in function 'ClefiaEncrypt.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaGfn4Inv_label5' (clefia.c:224:83) in function 'ClefiaDecrypt.1' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'ct' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.933 seconds; current allocated memory: 1.675 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label1' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1_Pipeline_ByteXor_label2' to 'ClefiaF0Xor_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1_Pipeline_ByteCpy_label1' to 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1_Pipeline_ByteXor_label2123' to 'ClefiaF0Xor_1_Pipeline_ByteXor_label2123'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1_Pipeline_ByteXor_label2' to 'ClefiaF1Xor_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1_Pipeline_ByteCpy_label1' to 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1_Pipeline_ByteXor_label2119' to 'ClefiaF1Xor_1_Pipeline_ByteXor_label2119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label179' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label179'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label180' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label180'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label181' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label181'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label182' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label182'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label183' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label183'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label184' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label184'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label185' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label185'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label186' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label186'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label187' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label187'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label188' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label188'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label189' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label189'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label190' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label190'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label191' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label191'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label192' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label192'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label193' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label193'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label194' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label194'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label195' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label195'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label196' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label196'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label197' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label197'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1' to 'ClefiaGfn8_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1_Pipeline_ByteCpy_label1' to 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2_Pipeline_ByteXor_label2' to 'ClefiaF0Xor_2_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2_Pipeline_ByteCpy_label1' to 'ClefiaF0Xor_2_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2_Pipeline_ByteXor_label2121' to 'ClefiaF0Xor_2_Pipeline_ByteXor_label2121'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2_Pipeline_ByteXor_label2' to 'ClefiaF1Xor_2_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2_Pipeline_ByteCpy_label1' to 'ClefiaF1Xor_2_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2_Pipeline_ByteXor_label2118' to 'ClefiaF1Xor_2_Pipeline_ByteXor_label2118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.120_Pipeline_ByteXor_label2' to 'ClefiaF0Xor_120_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.120_Pipeline_ByteCpy_label1' to 'ClefiaF0Xor_120_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.120_Pipeline_ByteXor_label2122' to 'ClefiaF0Xor_120_Pipeline_ByteXor_label2122'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.120' to 'ClefiaF0Xor_120'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label1' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label2' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label2125' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label2125'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label1126' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1126'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3_Pipeline_ByteXor_label2' to 'ClefiaF1Xor_3_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3_Pipeline_ByteCpy_label1' to 'ClefiaF1Xor_3_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3_Pipeline_ByteXor_label2117' to 'ClefiaF1Xor_3_Pipeline_ByteXor_label2117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label1127' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1127'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label1128' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1128'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label1129' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1129'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteCpy_label1130' to 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1130'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label2131' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label2131'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1_Pipeline_ByteXor_label2132' to 'ClefiaEncrypt_1_Pipeline_ByteXor_label2132'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label1' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label2' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label2133' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label2133'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label1134' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1134'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label1135' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1135'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label1136' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1136'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label1137' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1137'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteCpy_label1138' to 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1138'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label2139' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label2139'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1_Pipeline_ByteXor_label2140' to 'ClefiaDecrypt_1_Pipeline_ByteXor_label2140'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.226 seconds; current allocated memory: 1.680 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.681 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.682 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.682 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1_Pipeline_ByteXor_label2123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.682 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.682 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.683 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.684 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1_Pipeline_ByteXor_label2119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.684 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.684 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.685 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.685 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.685 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.685 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.685 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.685 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.685 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.685 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.686 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.686 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.686 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.687 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.687 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.687 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.687 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.688 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.689 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.690 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.690 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.691 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.691 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.691 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.691 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.692 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.692 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.692 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.692 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.693 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.693 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.693 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.693 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.693 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.694 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.695 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.696 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.696 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.696 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.697 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.697 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256_Pipeline_ByteXor_label224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.698 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.698 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.767 seconds; current allocated memory: 1.698 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.698 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.699 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.699 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2_Pipeline_ByteXor_label2121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.699 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.700 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.700 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.700 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.700 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.701 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2_Pipeline_ByteXor_label2118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.701 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.702 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.702 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.702 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.703 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.704 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.704 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.704 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.704 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.704 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.704 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.704 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.704 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.704 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.704 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.705 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.706 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.706 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.707 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.707 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.676 seconds; current allocated memory: 1.708 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 1.708 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.709 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.710 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.711 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.712 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.712 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.712 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.713 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192_Pipeline_ByteXor_label241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.714 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.714 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.621 seconds; current allocated memory: 1.714 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.714 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_120_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.715 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_120_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.715 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_120_Pipeline_ByteXor_label2122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.715 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.716 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.716 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_Pipeline_ByteXor_label2120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.718 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.718 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.719 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.720 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.720 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.721 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.722 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.722 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.722 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.722 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.722 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.722 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.723 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.724 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.725 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.725 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.726 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.726 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteXor_label266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 1.727 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteXor_label267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.728 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteXor_label268' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.728 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteXor_label269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.728 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteXor_label270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.728 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.728 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteXor_label271' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.728 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteXor_label272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteXor_label273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteXor_label274' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.729 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteXor_label275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteXor_label276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.730 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteXor_label277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128_Pipeline_ByteCpy_label178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.731 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.732 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_Pipeline_ByteXor_label2124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.734 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.735 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.736 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3_Pipeline_ByteXor_label2117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.736 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.736 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.736 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.738 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.739 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2131' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.446 seconds; current allocated memory: 1.740 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2132' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 1.740 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.740 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.740 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.740 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.740 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.741 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.741 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.394 seconds; current allocated memory: 1.742 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.742 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.743 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2139' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2140' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_dec_load', clefia.c:124) on array 'Clefia_dec' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_dec'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.744 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.631 seconds; current allocated memory: 1.745 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.024 seconds; current allocated memory: 1.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.485 seconds; current allocated memory: 1.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1_Pipeline_ByteXor_label2123' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1_Pipeline_ByteXor_label2123' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1_Pipeline_ByteXor_label2123'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.647 seconds; current allocated memory: 1.751 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1_Pipeline_ByteXor_label2119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1_Pipeline_ByteXor_label2119' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1_Pipeline_ByteXor_label2119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label179' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label179' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label179'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.675 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label180' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label180' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label180'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label181' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label181' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label181'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.759 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label182' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label182' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label182'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label183' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label183' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label183'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.761 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label184' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label184' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label184'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label185' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label185' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label185'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.763 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label186' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label186' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label186'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label187' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label187' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label187'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label188' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label188' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label188'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.765 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label189' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label189' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label189'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label190' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label190' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label190'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.767 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label191' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label191' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label191'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label192' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label193' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label193' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label193'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.769 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label194' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label194' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label194'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label195' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label195' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label195'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.771 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label196' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label196' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label196'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label197' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label197' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label197'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.773 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.868 seconds; current allocated memory: 1.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label25' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label25'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.375 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label26' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.611 seconds; current allocated memory: 1.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label27' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.954 seconds; current allocated memory: 1.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label28' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label29' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label29' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label29'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label210' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label211' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label211' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label211'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label212' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label213' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label213' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label213'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label214' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label214' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label214'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label215' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label215' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label215'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.413 seconds; current allocated memory: 1.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label216' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label216' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label216'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label217' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label217' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label217'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label218' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label218' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label218'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label219' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label219' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label219'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label220' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label220' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label220'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.407 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label221' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label221' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label221'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label222' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label222' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label222'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label223' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label223' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label223'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.412 seconds; current allocated memory: 1.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256_Pipeline_ByteXor_label224' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet256_Pipeline_ByteXor_label224' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256_Pipeline_ByteXor_label224'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.135 seconds; current allocated memory: 1.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2_Pipeline_ByteXor_label2121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2_Pipeline_ByteXor_label2121' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2_Pipeline_ByteXor_label2121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 1.813 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.814 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2_Pipeline_ByteXor_label2118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2_Pipeline_ByteXor_label2118' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2_Pipeline_ByteXor_label2118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label198' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label198' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label198'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.723 seconds; current allocated memory: 1.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label199' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label199' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label199'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1100' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1100' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1100'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1101' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1101' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1101'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 1.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1102' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1102' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1102'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.468 seconds; current allocated memory: 1.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1103' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1103' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1103'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1104' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1104' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1104'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1105' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1105' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1105'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1106' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1106'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1107' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1107' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1107'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1108' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1108' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1108'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1109' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1109' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1109'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1110' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 1.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1111' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1112' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1113' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1114' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1115' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1116' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.458 seconds; current allocated memory: 1.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.948 seconds; current allocated memory: 1.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label225' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label225' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label225'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label226' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label226' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label226'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label227' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label227' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label227'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.461 seconds; current allocated memory: 1.844 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label228' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label228' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label228'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.488 seconds; current allocated memory: 1.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label229' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label229' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label229'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.846 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label230' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label230' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label230'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label231' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label231' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label231'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 1.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label232' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label232' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label232'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label233' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label233' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label233'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.433 seconds; current allocated memory: 1.850 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label234' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label234' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label234'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label235' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label235' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label235'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.852 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label236' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label236' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label236'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label237' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label237' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label237'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.854 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label238' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label238'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label239' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label239' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label239'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label240' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label240' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label240'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192_Pipeline_ByteXor_label241' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet192_Pipeline_ByteXor_label241' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192_Pipeline_ByteXor_label241'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 1.860 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.055 seconds; current allocated memory: 1.862 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_120_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_120_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_120_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 1.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_120_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_120_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_120_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_120_Pipeline_ByteXor_label2122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_120_Pipeline_ByteXor_label2122' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_120_Pipeline_ByteXor_label2122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.866 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 1.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_Pipeline_ByteXor_label2120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_Pipeline_ByteXor_label2120' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_Pipeline_ByteXor_label2120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label142' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label142'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.813 seconds; current allocated memory: 1.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label143' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.875 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label144' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.464 seconds; current allocated memory: 1.877 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label145' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label146' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label146' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label146'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 1.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label147' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 1.879 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label148' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label148'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 1.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label149' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label149' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label149'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 1.881 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label150' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label151' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label152' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label153' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label153' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label153'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 1.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label154' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label154' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label154'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 1.885 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label155' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label155' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label155'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.885 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label156' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label156' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label156'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.886 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label157' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label157' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label157'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label158' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label158' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label158'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 1.889 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label159' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label159' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label159'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label160' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label160' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label160'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label161' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label161' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label161'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label162' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label162' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label162'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.893 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label163' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label163' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label163'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.478 seconds; current allocated memory: 1.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label164' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label164' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label164'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label165' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label165' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label165'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.895 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.896 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.537 seconds; current allocated memory: 1.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 1.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteXor_label266' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteXor_label266' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteXor_label266'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.899 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteXor_label267' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteXor_label267' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteXor_label267'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.901 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteXor_label268' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteXor_label268' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteXor_label268'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.513 seconds; current allocated memory: 1.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteXor_label269' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteXor_label269' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteXor_label269'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteXor_label270' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteXor_label270' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteXor_label270'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteXor_label271' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteXor_label271' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteXor_label271'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteXor_label272' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteXor_label272' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteXor_label272'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteXor_label273' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteXor_label273' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteXor_label273'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 1.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteXor_label274' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteXor_label274' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteXor_label274'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.515 seconds; current allocated memory: 1.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteXor_label275' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteXor_label275' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteXor_label275'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteXor_label276' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteXor_label276' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteXor_label276'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteXor_label277' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteXor_label277' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteXor_label277'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.501 seconds; current allocated memory: 1.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128_Pipeline_ByteCpy_label178' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128_Pipeline_ByteCpy_label178' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128_Pipeline_ByteCpy_label178'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.543 seconds; current allocated memory: 1.911 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.186 seconds; current allocated memory: 1.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2125' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label2125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1126' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 1.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_Pipeline_ByteXor_label2124' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_Pipeline_ByteXor_label2124' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_Pipeline_ByteXor_label2124'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 1.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.926 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 1.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.603 seconds; current allocated memory: 1.930 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3_Pipeline_ByteXor_label2117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3_Pipeline_ByteXor_label2117' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3_Pipeline_ByteXor_label2117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.707 seconds; current allocated memory: 1.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.932 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1127' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1127'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1128' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 1.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1129' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1129' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1129'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1130' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteCpy_label1130'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2131' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label2131'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1_Pipeline_ByteXor_label2132' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1_Pipeline_ByteXor_label2132'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.067 seconds; current allocated memory: 1.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2133' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2133' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label2133'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 1.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1134' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 1.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1135' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.496 seconds; current allocated memory: 1.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1136' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.519 seconds; current allocated memory: 1.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1137' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1137'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1138' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteCpy_label1138'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 1.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label2139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1_Pipeline_ByteXor_label2140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1_Pipeline_ByteXor_label2140'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.443 seconds; current allocated memory: 1.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 1.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.563 seconds; current allocated memory: 1.956 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ByteXor_label2_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_Pipeline_ByteXor_label27_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet256_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet192_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet128_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet128_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ct_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 9.868 seconds; current allocated memory: 1.966 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 8.231 seconds; current allocated memory: 1.989 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 137 seconds. CPU system time: 12 seconds. Elapsed time: 244.196 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-112] Total CPU user time: 139 seconds. Total CPU system time: 13 seconds. Total elapsed time: 245.604 seconds; peak allocated memory: 1.997 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 247.820 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.542 seconds; peak allocated memory: 966.289 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 691.641 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaConSet' (clefia.c:272:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:148:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:162:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:161:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:171:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:185:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:184:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:192:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:202:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:199:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:198:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:264:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:307:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:317:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:310:5)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:312:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:209:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:218:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:217:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:328:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:356:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:350:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:348:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:342:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:344:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:389:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:375:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:383:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:381:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:377:9)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:413:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:423:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:422:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:421:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:415:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:416:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:229:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:239:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:236:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:235:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:430:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:440:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:439:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:438:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:432:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:433:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'clefia' (clefia.c:468:3)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' completely with a factor of 16 (clefia.c:452:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' has been removed because the loop is unrolled completely (clefia.c:452:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 16 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 16 (clefia.c:225:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' has been removed because the loop is unrolled completely (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 4 (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 12 (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 16 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' completely with a factor of 8 (clefia.c:360:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' has been removed because the loop is unrolled completely (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' completely with a factor of 16 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' completely with a factor of 16 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' completely with a factor of 24 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 32 (clefia.c:206:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' has been removed because the loop is unrolled completely (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 4 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 28 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 8 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (clefia.c:243:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' has been removed because the loop is unrolled completely (clefia.c:243:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 16 (clefia.c:189:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' has been removed because the loop is unrolled completely (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 12 (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 4 (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:452:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.202 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4' (clefia.c:188).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4Inv' (clefia.c:224).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4.1' (clefia.c:117:5).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaGfn4Inv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'lk' (clefia.c:298) automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (clefia.c:411) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout' automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (clefia.c:428) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout' automatically.
INFO: [XFORM 203-102] Partitioning array 'ct' (clefia.c:459) automatically.
INFO: [XFORM 203-102] Partitioning array 'skey256' automatically.
INFO: [XFORM 203-102] Partitioning array 'skey' automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:226) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.4' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:124:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.126' (clefia.c:124:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.594 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.604 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1' to 'ClefiaGfn8_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.4' to 'ClefiaF1Xor_4'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.126' to 'ClefiaF0Xor_126'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1' to 'ClefiaGfn4_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.3'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaGfn8.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_96', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 195, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ClefiaGfn8.1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.998 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.613 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 't', clefia.c:246 on array 'lk' and 'load' operation ('lk_load', clefia.c:246) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_383', clefia.c:246) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_387', clefia.c:250) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_389', clefia.c:252) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_67_write_ln117', clefia.c:117) of variable 't', clefia.c:251 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_76_write_ln117', clefia.c:117) of variable 't', clefia.c:260 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'ClefiaDoubleSwap.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.262 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet256': contains subfunction 'ClefiaGfn8.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.162 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.798 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.421 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.4'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_4' (function 'ClefiaF1Xor.4'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_4' (function 'ClefiaF1Xor.4'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_4' (function 'ClefiaF1Xor.4'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaGfn8'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_96', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 195, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ClefiaGfn8': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.079 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.638 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet192': contains subfunction 'ClefiaGfn8' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.906 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.494 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.126'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF0Xor.126'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.178 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF1Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaDoubleSwap'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet128': contains subfunction 'ClefiaGfn4' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('rk_load_6', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('rk_load_1', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaEncrypt.1': contains subfunction 'ClefiaGfn4.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.476 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDecrypt.1': contains subfunction 'ClefiaGfn4Inv' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet256' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet256' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.332 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3' pipeline 'ClefiaF1Xor.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.721 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.604 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.637 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2' pipeline 'ClefiaF0Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.315 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_4' pipeline 'ClefiaF1Xor.4' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.593 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.971 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_126' pipeline 'ClefiaF0Xor.126' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.062 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2' pipeline 'ClefiaF1Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.647 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.623 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_1_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_126_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_126_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_2_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.992 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.367 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 61 seconds. CPU system time: 2 seconds. Elapsed time: 79.02 seconds; current allocated memory: 441.922 MB.
INFO: [HLS 200-112] Total CPU user time: 62 seconds. Total CPU system time: 3 seconds. Total elapsed time: 80.235 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.542 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.767 seconds; peak allocated memory: 1.105 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.619 seconds; current allocated memory: 439.629 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.805 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.354 seconds; current allocated memory: 419.480 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.572 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 716.848 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.833 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaConSet' (clefia.c:272:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:148:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:162:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:161:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:171:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:185:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:184:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:192:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:202:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:199:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:198:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:264:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:307:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:317:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:310:5)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:312:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:209:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:218:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:217:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:328:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:356:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:350:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:348:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:342:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:344:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:389:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:375:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:383:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:381:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:377:9)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:413:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:423:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:422:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:421:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:415:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:416:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:229:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:239:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:236:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:235:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:430:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:440:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:439:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:438:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:432:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:433:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'clefia' (clefia.c:476:3)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_453_1' is marked as complete unroll implied by the pipeline pragma (clefia.c:453:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' completely with a factor of 16 (clefia.c:460:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' has been removed because the loop is unrolled completely (clefia.c:460:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_453_1' (clefia.c:453:21) in function 'BytePut' completely with a factor of 16 (clefia.c:452:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 16 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 16 (clefia.c:225:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' has been removed because the loop is unrolled completely (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 4 (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 12 (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 16 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' completely with a factor of 8 (clefia.c:360:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' has been removed because the loop is unrolled completely (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' completely with a factor of 16 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' completely with a factor of 16 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' completely with a factor of 24 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 32 (clefia.c:206:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' has been removed because the loop is unrolled completely (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 4 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 28 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 8 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (clefia.c:243:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' has been removed because the loop is unrolled completely (clefia.c:243:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 16 (clefia.c:189:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' has been removed because the loop is unrolled completely (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 12 (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 4 (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:460:0)
INFO: [HLS 214-178] Inlining function 'BytePut' into 'clefia' (clefia.c:460:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 12.585 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.886 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.099 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4' (clefia.c:188).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4Inv' (clefia.c:224).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4.1' (clefia.c:117:5).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaGfn4Inv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'lk' (clefia.c:298) automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (clefia.c:411) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout' automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (clefia.c:428) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout' automatically.
INFO: [XFORM 203-102] Partitioning array 'ct' (clefia.c:467) automatically.
INFO: [XFORM 203-102] Partitioning array 'skey256' automatically.
INFO: [XFORM 203-102] Partitioning array 'skey' automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:226) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.4' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:124:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.126' (clefia.c:124:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.728 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.721 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1' to 'ClefiaGfn8_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.4' to 'ClefiaF1Xor_4'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.126' to 'ClefiaF0Xor_126'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1' to 'ClefiaGfn4_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.025 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.3'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaGfn8.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_96', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 195, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ClefiaGfn8.1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.143 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.662 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 't', clefia.c:246 on array 'lk' and 'load' operation ('lk_load', clefia.c:246) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_383', clefia.c:246) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_387', clefia.c:250) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_389', clefia.c:252) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_67_write_ln117', clefia.c:117) of variable 't', clefia.c:251 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_76_write_ln117', clefia.c:117) of variable 't', clefia.c:260 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'ClefiaDoubleSwap.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.357 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet256': contains subfunction 'ClefiaGfn8.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.251 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.759 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.499 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.4'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_4' (function 'ClefiaF1Xor.4'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_4' (function 'ClefiaF1Xor.4'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_4' (function 'ClefiaF1Xor.4'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaGfn8'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_96', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 195, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ClefiaGfn8': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.229 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.673 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet192': contains subfunction 'ClefiaGfn8' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.953 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.542 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.126'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF0Xor.126'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.248 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF1Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.912 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaDoubleSwap'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet128': contains subfunction 'ClefiaGfn4' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.795 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('rk_load_6', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.961 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('rk_load_1', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaEncrypt.1': contains subfunction 'ClefiaGfn4.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDecrypt.1': contains subfunction 'ClefiaGfn4Inv' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet256' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet256' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.897 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.284 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3' pipeline 'ClefiaF1Xor.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.674 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.628 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.677 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.798 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2' pipeline 'ClefiaF0Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.384 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_4' pipeline 'ClefiaF1Xor.4' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.671 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.051 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_126' pipeline 'ClefiaF0Xor.126' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.06 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2' pipeline 'ClefiaF1Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.579 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.693 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.657 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.698 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.683 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 1.099 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_1_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_126_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_126_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_2_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.368 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.399 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 63 seconds. CPU system time: 3 seconds. Elapsed time: 90.28 seconds; current allocated memory: 416.473 MB.
INFO: [HLS 200-112] Total CPU user time: 64 seconds. Total CPU system time: 4 seconds. Total elapsed time: 91.628 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file CLEFIA_ip/solution3/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 32.412 seconds; current allocated memory: 397.832 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 33.675 seconds; peak allocated memory: 1.110 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 12.065 seconds; current allocated memory: 328.531 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.487 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.24 seconds; current allocated memory: 400.672 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.545 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.174 seconds; current allocated memory: 430.875 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.357 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 12.337 seconds; current allocated memory: 424.324 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.586 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.357 seconds; current allocated memory: 409.246 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.588 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.785 seconds; current allocated memory: 435.887 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.98 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.773 seconds; current allocated memory: 434.344 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.983 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.258 seconds; current allocated memory: 432.109 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.409 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.251 seconds; current allocated memory: 409.852 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.479 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.921 seconds; current allocated memory: 434.547 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.127 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.984 seconds; current allocated memory: 431.578 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.178 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.351 seconds; current allocated memory: 418.969 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.542 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.16 seconds; current allocated memory: 433.645 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.307 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.29 seconds; current allocated memory: 406.336 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.536 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.198 seconds; current allocated memory: 426.258 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.394 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.23 seconds; current allocated memory: 417.320 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.482 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.273 seconds; current allocated memory: 447.793 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.413 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.275 seconds; current allocated memory: 440.895 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.482 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.138 seconds; current allocated memory: 424.664 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.335 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.141 seconds; current allocated memory: 407.492 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.378 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.196 seconds; current allocated memory: 423.355 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.382 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.066 seconds; current allocated memory: 438.223 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.241 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.087 seconds; current allocated memory: 435.359 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.212 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.038 seconds; current allocated memory: 438.844 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.175 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 11.137 seconds; current allocated memory: 444.867 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.286 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.688 seconds; current allocated memory: 431.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.834 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.7 seconds; current allocated memory: 424.074 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.85 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.161 seconds; current allocated memory: 443.965 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.298 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.606 seconds; current allocated memory: 446.457 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.716 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.568 seconds; current allocated memory: 442.230 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.708 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 293.559 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.518 seconds; peak allocated memory: 979.848 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.617 seconds; current allocated memory: 446.777 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.733 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.653 seconds; current allocated memory: 443.699 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.79 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.587 seconds; current allocated memory: 443.793 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.728 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.679 seconds; current allocated memory: 444.398 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.796 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.237 seconds; current allocated memory: 437.438 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.373 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.225 seconds; current allocated memory: 455.398 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.354 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.052 seconds; current allocated memory: 448.883 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.18 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 6.163 seconds; current allocated memory: 445.062 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.297 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.169 seconds; current allocated memory: 396.648 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.471 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 12.207 seconds; current allocated memory: 443.074 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 13.345 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.188 seconds; current allocated memory: 446.828 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.335 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.228 seconds; current allocated memory: 435.742 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 8.41 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 709.152 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaConSet' (clefia.c:272:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:148:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:162:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:161:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:171:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:185:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:184:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:192:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:202:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:199:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:198:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:264:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:307:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:317:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:310:5)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:312:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:209:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:218:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:217:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:328:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:356:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:350:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:348:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:342:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:344:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:389:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:375:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:383:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:381:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:377:9)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:413:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:423:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:422:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:421:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:415:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:416:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:229:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:239:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:236:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:235:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:430:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:440:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:439:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:438:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:432:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:433:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'clefia' (clefia.c:467:3)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' completely with a factor of 16 (clefia.c:451:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' has been removed because the loop is unrolled completely (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 16 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 16 (clefia.c:225:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' has been removed because the loop is unrolled completely (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 4 (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 12 (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 16 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' completely with a factor of 8 (clefia.c:360:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' has been removed because the loop is unrolled completely (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' completely with a factor of 16 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' completely with a factor of 16 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' completely with a factor of 24 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 32 (clefia.c:206:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' has been removed because the loop is unrolled completely (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 4 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 28 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 8 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (clefia.c:243:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' has been removed because the loop is unrolled completely (clefia.c:243:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 16 (clefia.c:189:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' has been removed because the loop is unrolled completely (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 12 (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 4 (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:451:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.951 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4' (clefia.c:188).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4Inv' (clefia.c:224).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4.1' (clefia.c:117:5).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaGfn4Inv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'lk' (clefia.c:298) automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (clefia.c:411) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout' automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (clefia.c:428) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout' automatically.
INFO: [XFORM 203-102] Partitioning array 'ct' (clefia.c:458) automatically.
INFO: [XFORM 203-102] Partitioning array 'skey256' automatically.
INFO: [XFORM 203-102] Partitioning array 'skey' automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:226) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.4' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:124:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.126' (clefia.c:124:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.771 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.806 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1' to 'ClefiaGfn8_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.4' to 'ClefiaF1Xor_4'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.126' to 'ClefiaF0Xor_126'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1' to 'ClefiaGfn4_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.3'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaGfn8.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_96', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 195, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ClefiaGfn8.1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.11 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.701 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 't', clefia.c:246 on array 'lk' and 'load' operation ('lk_load', clefia.c:246) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_383', clefia.c:246) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_387', clefia.c:250) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_389', clefia.c:252) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_67_write_ln117', clefia.c:117) of variable 't', clefia.c:251 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_76_write_ln117', clefia.c:117) of variable 't', clefia.c:260 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'ClefiaDoubleSwap.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.401 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet256': contains subfunction 'ClefiaGfn8.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.207 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.807 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.463 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.4'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_4' (function 'ClefiaF1Xor.4'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_4' (function 'ClefiaF1Xor.4'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_4' (function 'ClefiaF1Xor.4'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.452 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaGfn8'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_96', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 195, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ClefiaGfn8': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.137 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.75 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet192': contains subfunction 'ClefiaGfn8' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.926 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.547 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.126'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF0Xor.126'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.216 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF1Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaDoubleSwap'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet128': contains subfunction 'ClefiaGfn4' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('rk_load_6', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.936 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('rk_load_1', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaEncrypt.1': contains subfunction 'ClefiaGfn4.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDecrypt.1': contains subfunction 'ClefiaGfn4Inv' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet256' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet256' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.925 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.251 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3' pipeline 'ClefiaF1Xor.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.646 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.637 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.693 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.826 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2' pipeline 'ClefiaF0Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.378 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_4' pipeline 'ClefiaF1Xor.4' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.664 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.647 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.042 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_126' pipeline 'ClefiaF0Xor.126' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.161 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2' pipeline 'ClefiaF1Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.536 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.656 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.571 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.782 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_1_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_126_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_126_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_2_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.225 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.428 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 63 seconds. CPU system time: 3 seconds. Elapsed time: 82.849 seconds; current allocated memory: 424.398 MB.
INFO: [HLS 200-112] Total CPU user time: 64 seconds. Total CPU system time: 4 seconds. Total elapsed time: 84.308 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete ClefiaF0Xor clefia_s0 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete ClefiaF0Xor clefia_s1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete ClefiaF1Xor clefia_s0 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete ClefiaF1Xor clefia_s1 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.898 seconds; current allocated memory: 70.629 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.879 seconds; peak allocated memory: 1.104 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete ClefiaF0Xor clefia_s0 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete ClefiaF0Xor clefia_s1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete ClefiaF1Xor clefia_s0 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -type complete ClefiaF1Xor clefia_s1 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 699.957 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.041 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaConSet' (clefia.c:272:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:148:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:162:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:161:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:171:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:185:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:184:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:192:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:202:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:199:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:198:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:264:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:307:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:317:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:310:5)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:312:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:209:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:218:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:217:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:328:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:356:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:350:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:348:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:342:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:344:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:389:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:375:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:383:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:381:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:377:9)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:413:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:423:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:422:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:421:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:415:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:416:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:229:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:239:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:236:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:235:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:430:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:440:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:439:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:438:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:432:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:433:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'clefia' (clefia.c:467:3)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' completely with a factor of 16 (clefia.c:451:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' has been removed because the loop is unrolled completely (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 16 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 16 (clefia.c:225:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' has been removed because the loop is unrolled completely (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 4 (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 12 (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 16 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' completely with a factor of 8 (clefia.c:360:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' has been removed because the loop is unrolled completely (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' completely with a factor of 16 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' completely with a factor of 16 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' completely with a factor of 24 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 32 (clefia.c:206:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' has been removed because the loop is unrolled completely (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 4 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 28 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 8 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (clefia.c:243:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' has been removed because the loop is unrolled completely (clefia.c:243:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 16 (clefia.c:189:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' has been removed because the loop is unrolled completely (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 12 (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 4 (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-248] Applying array_partition to 'clefia_s1': Complete partitioning on dimension 1. (clefia.c:78:0)
INFO: [HLS 214-248] Applying array_partition to 'clefia_s0': Complete partitioning on dimension 1. (clefia.c:42:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.737 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4' (clefia.c:188).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4Inv' (clefia.c:224).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4.1' (clefia.c:117:5).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaGfn4Inv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'lk' (clefia.c:298) automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (clefia.c:411) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout' automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (clefia.c:428) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout' automatically.
INFO: [XFORM 203-102] Partitioning array 'ct' (clefia.c:458) automatically.
INFO: [XFORM 203-102] Partitioning array 'skey256' automatically.
INFO: [XFORM 203-102] Partitioning array 'skey' automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:226) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.4' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:124:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.126' (clefia.c:124:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.8 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.827 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1' to 'ClefiaGfn8_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.4' to 'ClefiaF1Xor_4'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.126' to 'ClefiaF0Xor_126'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1' to 'ClefiaGfn4_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.783 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.3'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.502 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaGfn8.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_96', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 195, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ClefiaGfn8.1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.152 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.671 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 't', clefia.c:246 on array 'lk' and 'load' operation ('lk_load', clefia.c:246) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_383', clefia.c:246) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_387', clefia.c:250) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_389', clefia.c:252) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_67_write_ln117', clefia.c:117) of variable 't', clefia.c:251 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_76_write_ln117', clefia.c:117) of variable 't', clefia.c:260 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'ClefiaDoubleSwap.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.336 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet256': contains subfunction 'ClefiaGfn8.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.213 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.758 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.479 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.4'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_4' (function 'ClefiaF1Xor.4'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_4' (function 'ClefiaF1Xor.4'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_4' (function 'ClefiaF1Xor.4'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaGfn8'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_96', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 195, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ClefiaGfn8': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.22 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.652 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet192': contains subfunction 'ClefiaGfn8' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.963 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.536 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.126'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'ClefiaF0Xor.126'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.256 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'ClefiaF1Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaDoubleSwap'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet128': contains subfunction 'ClefiaGfn4' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('rk_load_4', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.958 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('rk_load_1', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaEncrypt.1': contains subfunction 'ClefiaGfn4.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.485 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDecrypt.1': contains subfunction 'ClefiaGfn4Inv' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet256' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet256' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.894 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.393 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3' pipeline 'ClefiaF1Xor.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.46 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.699 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.828 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2' pipeline 'ClefiaF0Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.561 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_4' pipeline 'ClefiaF1Xor.4' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.841 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.475 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.033 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_126' pipeline 'ClefiaF0Xor.126' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.218 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2' pipeline 'ClefiaF1Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.673 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.782 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_2568_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.708 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.662 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.634 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_1_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_2_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.259 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.437 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-789] **** Estimated Fmax: 137.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 63 seconds. CPU system time: 2 seconds. Elapsed time: 84.349 seconds; current allocated memory: 433.820 MB.
INFO: [HLS 200-112] Total CPU user time: 64 seconds. Total CPU system time: 3 seconds. Total elapsed time: 85.655 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete clefia skey 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 225.832 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.497 seconds; peak allocated memory: 961.723 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -dim 1 -type complete clefia skey 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 692.809 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.041 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaConSet' (clefia.c:272:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:148:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:162:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:161:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:171:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:185:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:184:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:192:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:202:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:199:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:198:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:264:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:307:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:317:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:310:5)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:312:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:209:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:218:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:217:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:328:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:356:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:350:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:348:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:342:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:344:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:389:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:375:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:383:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:381:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:377:9)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:413:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:423:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:422:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:421:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:415:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:416:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:229:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:239:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:236:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:235:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:430:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:440:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:439:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:438:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:432:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:433:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'clefia' (clefia.c:467:3)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' completely with a factor of 16 (clefia.c:451:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' has been removed because the loop is unrolled completely (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 16 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 16 (clefia.c:225:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' has been removed because the loop is unrolled completely (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 4 (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 12 (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 16 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' completely with a factor of 8 (clefia.c:360:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' has been removed because the loop is unrolled completely (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' completely with a factor of 16 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' completely with a factor of 16 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' completely with a factor of 24 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 32 (clefia.c:206:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' has been removed because the loop is unrolled completely (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 4 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 28 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 8 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (clefia.c:243:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' has been removed because the loop is unrolled completely (clefia.c:243:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 16 (clefia.c:189:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' has been removed because the loop is unrolled completely (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 12 (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 4 (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-248] Applying array_reshape to 'clefia.skey': Complete reshaping on dimension 1. (clefia.c:452:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaGfn4' completely with a factor of 12 (clefia.c:189:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.899 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4Inv' (clefia.c:224).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4.clone' (clefia.c:117:5).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaGfn4Inv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4.clone': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'lk' (clefia.c:298) automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (clefia.c:411) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout' automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (clefia.c:428) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout' automatically.
INFO: [XFORM 203-102] Partitioning array 'ct' (clefia.c:458) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:226) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:124:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.126' (clefia.c:124:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.819 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.786 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.clone' to 'ClefiaGfn8_clone'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.126' to 'ClefiaF0Xor_126'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.clone' to 'ClefiaGfn4_clone'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.761 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.3'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.445 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaGfn8'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_415', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 195, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_479', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_479', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_511', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_511', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_511', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_511', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_511', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ClefiaGfn8': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.109 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.73 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 't', clefia.c:246 on array 'lk' and 'load' operation ('lk_load', clefia.c:246) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_383', clefia.c:246) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_387', clefia.c:250) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_389', clefia.c:252) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_67_write_ln117', clefia.c:117) of variable 't', clefia.c:251 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_76_write_ln117', clefia.c:117) of variable 't', clefia.c:260 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'ClefiaDoubleSwap.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.369 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet256': contains subfunction 'ClefiaGfn8' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.234 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.793 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.464 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_2' (function 'ClefiaF1Xor.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaGfn8.clone'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_clone' (function 'ClefiaGfn8.clone'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_clone' (function 'ClefiaGfn8.clone'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_clone' (function 'ClefiaGfn8.clone'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_clone' (function 'ClefiaGfn8.clone'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_clone' (function 'ClefiaGfn8.clone'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_96', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_clone' (function 'ClefiaGfn8.clone'): Unable to enforce a carried dependence constraint (II = 195, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_clone' (function 'ClefiaGfn8.clone'): Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_clone' (function 'ClefiaGfn8.clone'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_clone' (function 'ClefiaGfn8.clone'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_clone' (function 'ClefiaGfn8.clone'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_clone' (function 'ClefiaGfn8.clone'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_clone' (function 'ClefiaGfn8.clone'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ClefiaGfn8.clone': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.119 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.709 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet192': contains subfunction 'ClefiaGfn8.clone' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.943 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.545 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.126'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF0Xor.126'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.261 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF1Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaGfn4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 60, function 'ClefiaGfn4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.015 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaDoubleSwap'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.214 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaKeySet128'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128' (function 'ClefiaKeySet128'): Unable to schedule 'store' operation ('rk_addr_415_write_ln117', clefia.c:117) of constant 238 on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128' (function 'ClefiaKeySet128'): Unable to schedule 'store' operation ('rk_addr_417_write_ln117', clefia.c:117) of constant 204 on array 'rk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128' (function 'ClefiaKeySet128'): Unable to schedule 'store' operation ('rk_addr_419_write_ln117', clefia.c:117) of constant 170 on array 'rk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128' (function 'ClefiaKeySet128'): Unable to schedule 'store' operation ('rk_addr_421_write_ln117', clefia.c:117) of constant 136 on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128' (function 'ClefiaKeySet128'): Unable to schedule 'store' operation ('rk_addr_538_write_ln124', clefia.c:124) of variable 'xor_ln124_497', clefia.c:124 on array 'rk' due to limited memory ports (II = 67). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128' (function 'ClefiaKeySet128'): Unable to schedule 'store' operation ('rk_addr_553_write_ln124', clefia.c:124) of variable 'xor_ln124_511', clefia.c:124 on array 'rk' due to limited memory ports (II = 74). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128' (function 'ClefiaKeySet128'): Unable to schedule 'store' operation ('rk_addr_561_write_ln124', clefia.c:124) of variable 'xor_ln124_519', clefia.c:124 on array 'rk' due to limited memory ports (II = 78). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaKeySet128' (function 'ClefiaKeySet128'): Unable to schedule 'store' operation ('rk_addr_563_write_ln124', clefia.c:124) of variable 'xor_ln124_521', clefia.c:124 on array 'rk' due to limited memory ports (II = 79). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 80, Depth = 140, function 'ClefiaKeySet128'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.582 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.578 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('rk_load_6', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.069 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('rk_load_1', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.clone': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaEncrypt.1': contains subfunction 'ClefiaGfn4.clone' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.491 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDecrypt.1': contains subfunction 'ClefiaGfn4Inv' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet256' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet256' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.951 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.68 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2' pipeline 'ClefiaF0Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.27 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3' pipeline 'ClefiaF1Xor.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.643 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.657 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.824 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.38 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2' pipeline 'ClefiaF1Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.652 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_clone'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.654 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_126' pipeline 'ClefiaF0Xor.126' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.141 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1' pipeline 'ClefiaF1Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.544 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn4' pipeline 'ClefiaGfn4' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.823 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.486 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet128' pipeline 'ClefiaKeySet128' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'ClefiaKeySet128' is 11755 from HDL expression: ((1'b1 == ap_ce) & (((1'b1 == ap_CS_fsm_pp0_stage17) & (1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp190)) | ((1'b1 == ap_CS_fsm_pp0_stage16) & (1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp189)) | ((1'b1 == ap_CS_fsm_pp0_stage15) & (1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp188)) | ((1'b1 == ap_CS_fsm_pp0_stage14) & (1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp187)) | ((1'b1 == ap_CS_fsm_pp0_stage13) & (1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp186)) | ((1'b1 == ap_CS_fsm_pp0_stage12) & (1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp185)) | ((1'b1 == ap_CS_fsm_pp0_stage11) & (1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp184)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp142)) | ((1'b1 == ap_CS_fsm_pp0_stage10) & (1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp183)) | ((1'b1 == ap_CS_fsm_pp0_stage9) & (1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp182)) | ((1'b1 == ap_CS_fsm_pp0_stage8) & (1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp181)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp176)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp171)) | ((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp166)) | ((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp161)) | ((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp156)) | ((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp151)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp146)) | ((1'b1 == ap_CS_fsm_pp0_stage59) & (1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp232)) | ((1'b1 == ap_CS_fsm_pp0_stage58) & (1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp231)) | ((1'b1 == ap_CS_fsm_pp0_stage57) & (1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp230)) | ((1'b1 == ap_CS_fsm_pp0_stage56) & (1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp229)) | ((1'b1 == ap_CS_fsm_pp0_stage55) & (1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp228)) | ((1'b1 == ap_CS_fsm_pp0_stage54) & (1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp227)) | ((1'b1 == ap_CS_fsm_pp0_stage53) & (1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp226)) | ((1'b1 == ap_CS_fsm_pp0_stage52) & (1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp225)) | ((1'b1 == ap_CS_fsm_pp0_stage51) & (1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp224)) | ((1'b1 == ap_CS_fsm_pp0_stage50) & (1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp223)) | ((1'b1 == ap_CS_fsm_pp0_stage49) & (1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp222)) | ((1'b1 == ap_CS_fsm_pp0_stage48) & (1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp221)) | ((1'b1 == ap_CS_fsm_pp0_stage47) & (1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp220)) | ((1'b1 == ap_CS_fsm_pp0_stage46) & (1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp219)) | ((1'b1 == ap_CS_fsm_pp0_stage45) & (1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp218)) | ((1'b1 == ap_CS_fsm_pp0_stage44) & (1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp217)) | ((1'b1 == ap_CS_fsm_pp0_stage43) & (1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp216)) | ((1'b1 == ap_CS_fsm_pp0_stage42) & (1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp215)) | ((1'b1 == ap_CS_fsm_pp0_stage41) & (1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp214)) | ((1'b1 == ap_CS_fsm_pp0_stage40) & (1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp213)) | ((1'b1 == ap_CS_fsm_pp0_stage39) & (1'b0 == ap_block_pp0_stage39_11001_ignoreCallOp212)) | ((1'b1 == ap_CS_fsm_pp0_stage38) & (1'b0 == ap_block_pp0_stage38_11001_ignoreCallOp211)) | ((1'b1 == ap_CS_fsm_pp0_stage37) & (1'b0 == ap_block_pp0_stage37_11001_ignoreCallOp210)) | ((1'b1 == ap_CS_fsm_pp0_stage36) & (1'b0 == ap_block_pp0_stage36_11001_ignoreCallOp209)) | ((1'b1 == ap_CS_fsm_pp0_stage35) & (1'b0 == ap_block_pp0_stage35_11001_ignoreCallOp208)) | ((1'b1 == ap_CS_fsm_pp0_stage34) & (1'b0 == ap_block_pp0_stage34_11001_ignoreCallOp207)) | ((1'b1 == ap_CS_fsm_pp0_stage33) & (1'b0 == ap_block_pp0_stage33_11001_ignoreCallOp206)) | ((1'b1 == ap_CS_fsm_pp0_stage32) & (1'b0 == ap_block_pp0_stage32_11001_ignoreCallOp205)) | ((1'b1 == ap_CS_fsm_pp0_stage31) & (1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp204)) | ((1'b1 == ap_CS_fsm_pp0_stage30) & (1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp203)) | ((1'b1 == ap_CS_fsm_pp0_stage29) & (1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp202)) | ((1'b1 == ap_CS_fsm_pp0_stage28) & (1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp201)) | ((1'b1 == ap_CS_fsm_pp0_stage27) & (1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp200)) | ((1'b1 == ap_CS_fsm_pp0_stage26) & (1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp199)) | ((1'b1 == ap_CS_fsm_pp0_stage25) & (1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp198)) | ((1'b1 == ap_CS_fsm_pp0_stage24) & (1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp197)) | ((1'b1 == ap_CS_fsm_pp0_stage23) & (1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp196)) | ((1'b1 == ap_CS_fsm_pp0_stage22) & (1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp195)) | ((1'b1 == ap_CS_fsm_pp0_stage21) & (1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp194)) | ((1'b1 == ap_CS_fsm_pp0_stage20) & (1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp193)) | ((1'b1 == ap_CS_fsm_pp0_stage19) & (1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp192)) | ((1'b1 == ap_CS_fsm_pp0_stage18) & (1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp191))))
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.566 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_clone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_clone'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.593 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_clone_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_126_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_126_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 7.479 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.545 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-789] **** Estimated Fmax: 140.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 83 seconds. CPU system time: 3 seconds. Elapsed time: 105.415 seconds; current allocated memory: 440.430 MB.
INFO: [HLS 200-112] Total CPU user time: 84 seconds. Total CPU system time: 4 seconds. Total elapsed time: 106.687 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ClefiaMul2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 731.934 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.785 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaConSet' (clefia.c:272:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:148:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:162:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:161:3)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:158:105)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:158:71)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:158:82)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:158:33)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:158:44)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:158:11)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:157:112)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:157:68)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:157:79)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:157:46)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:157:11)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:157:22)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:156:97)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:156:108)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:156:59)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:156:70)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:156:37)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:156:10)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155:94)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155:105)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155:72)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155:37)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155:48)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155:17)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:171:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:185:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:184:3)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:181:106)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:181:118)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:181:129)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:181:86)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:181:33)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:181:45)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:181:56)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:181:11)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:180:113)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:180:125)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:180:136)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:180:52)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:180:64)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:180:75)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:180:30)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:180:10)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:179:144)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:179:91)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:179:103)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:179:114)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:179:69)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:179:11)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:179:23)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:179:34)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178:110)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178:122)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178:133)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178:88)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178:68)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178:18)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178:30)
INFO: [HLS 214-131] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178:41)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:192:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:202:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:199:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:198:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:264:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:307:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:317:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:310:5)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:312:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:209:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:218:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:217:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:328:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:356:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:350:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:348:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:342:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:344:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:389:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:375:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:383:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:381:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:377:9)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:413:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:423:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:422:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:421:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:415:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:416:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:229:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:239:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:236:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:235:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:430:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:440:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:439:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:438:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:432:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:433:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'clefia' (clefia.c:467:3)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' completely with a factor of 16 (clefia.c:451:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' has been removed because the loop is unrolled completely (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 16 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 16 (clefia.c:225:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' has been removed because the loop is unrolled completely (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 4 (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 12 (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 16 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' completely with a factor of 8 (clefia.c:360:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' has been removed because the loop is unrolled completely (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' completely with a factor of 16 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' completely with a factor of 16 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' completely with a factor of 24 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 32 (clefia.c:206:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' has been removed because the loop is unrolled completely (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 4 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 28 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 8 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (clefia.c:243:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' has been removed because the loop is unrolled completely (clefia.c:243:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 16 (clefia.c:189:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' has been removed because the loop is unrolled completely (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 12 (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 4 (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:451:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 10.848 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4' (clefia.c:188).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4Inv' (clefia.c:224).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4.1' (clefia.c:117:5).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaGfn4Inv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'lk' (clefia.c:298) automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (clefia.c:411) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout' automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (clefia.c:428) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout' automatically.
INFO: [XFORM 203-102] Partitioning array 'ct' (clefia.c:458) automatically.
INFO: [XFORM 203-102] Partitioning array 'skey256' automatically.
INFO: [XFORM 203-102] Partitioning array 'skey' automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fin' (clefia.c:226) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (clefia.c:226) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.4' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:124:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.126' (clefia.c:124:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.685 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.738 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1' to 'ClefiaGfn8_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.4' to 'ClefiaF1Xor_4'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.126' to 'ClefiaF0Xor_126'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1' to 'ClefiaGfn4_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.768 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.3'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_3' (function 'ClefiaF1Xor.3'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaGfn8.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_96', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 195, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ClefiaGfn8.1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.207 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.698 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 't', clefia.c:246 on array 'lk' and 'load' operation ('lk_load', clefia.c:246) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_383', clefia.c:246) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_387', clefia.c:250) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_389', clefia.c:252) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_67_write_ln117', clefia.c:117) of variable 't', clefia.c:251 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_76_write_ln117', clefia.c:117) of variable 't', clefia.c:260 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'ClefiaDoubleSwap.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.414 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet256': contains subfunction 'ClefiaGfn8.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.199 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.865 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.2'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_2' (function 'ClefiaF0Xor.2'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.496 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.4'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_4' (function 'ClefiaF1Xor.4'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_4' (function 'ClefiaF1Xor.4'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_4' (function 'ClefiaF1Xor.4'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.474 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaGfn8'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_96', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 195, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.2'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ClefiaGfn8': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.151 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.702 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet192': contains subfunction 'ClefiaGfn8' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.917 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.547 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.126'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF0Xor.126'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.274 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, function 'ClefiaF1Xor.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaDoubleSwap'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet128': contains subfunction 'ClefiaGfn4' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.784 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('rk_load_6', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.019 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('rk_load_1', clefia.c:124) on array 'rk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 6, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaEncrypt.1': contains subfunction 'ClefiaGfn4.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDecrypt.1': contains subfunction 'ClefiaGfn4Inv' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.531 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet256' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet256' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.264 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_3' pipeline 'ClefiaF1Xor.3' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.659 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.717 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_2' pipeline 'ClefiaF0Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.394 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_4' pipeline 'ClefiaF1Xor.4' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.65 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.044 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_126' pipeline 'ClefiaF0Xor.126' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_126'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.172 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_2' pipeline 'ClefiaF1Xor.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.672 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.512 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.642 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.689 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.788 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_1_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_126_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_126_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_2_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.266 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.385 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 63 seconds. CPU system time: 3 seconds. Elapsed time: 84.426 seconds; current allocated memory: 401.949 MB.
INFO: [HLS 200-112] Total CPU user time: 64 seconds. Total CPU system time: 4 seconds. Total elapsed time: 85.727 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive ClefiaMul2 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 220.180 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.535 seconds; peak allocated memory: 935.750 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive ClefiaMul2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 691.445 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.786 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaConSet' (clefia.c:272:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:148:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:162:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (clefia.c:161:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:171:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:185:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (clefia.c:184:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:192:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:202:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:199:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:198:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDoubleSwap' (clefia.c:264:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:307:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet128' (clefia.c:317:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:310:5)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet128' (clefia.c:312:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:209:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:221:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:218:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn8' (clefia.c:217:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaKeySet192' (clefia.c:328:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:356:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:338:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:350:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:348:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:342:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet192' (clefia.c:344:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:371:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:389:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:375:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:383:9)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:381:7)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaKeySet256' (clefia.c:377:9)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:413:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:423:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:422:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (clefia.c:421:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:415:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaEncrypt' (clefia.c:416:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:229:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:239:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:236:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:235:7)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:430:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:440:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:439:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'ClefiaDecrypt' (clefia.c:438:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:432:3)
INFO: [HLS 214-131] Inlining function 'ByteXor' into 'ClefiaDecrypt' (clefia.c:433:3)
INFO: [HLS 214-131] Inlining function 'ByteCpy' into 'clefia' (clefia.c:467:3)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' completely with a factor of 16 (clefia.c:451:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'clefia' has been removed because the loop is unrolled completely (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' completely with a factor of 4 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' completely with a factor of 16 (clefia.c:427:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDecrypt' has been removed because the loop is unrolled completely (clefia.c:427:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 16 (clefia.c:225:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' has been removed because the loop is unrolled completely (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 4 (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4Inv' completely with a factor of 12 (clefia.c:225:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' completely with a factor of 4 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' completely with a factor of 16 (clefia.c:410:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaEncrypt' has been removed because the loop is unrolled completely (clefia.c:410:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' completely with a factor of 8 (clefia.c:360:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' has been removed because the loop is unrolled completely (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet256' completely with a factor of 16 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet192' completely with a factor of 16 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' completely with a factor of 24 (clefia.c:321:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet192' has been removed because the loop is unrolled completely (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 32 (clefia.c:206:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' has been removed because the loop is unrolled completely (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 4 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn8' completely with a factor of 28 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' completely with a factor of 8 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' completely with a factor of 16 (clefia.c:296:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaKeySet128' has been removed because the loop is unrolled completely (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' completely with a factor of 16 (clefia.c:243:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaDoubleSwap' has been removed because the loop is unrolled completely (clefia.c:243:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 16 (clefia.c:189:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' has been removed because the loop is unrolled completely (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 12 (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaGfn4' completely with a factor of 4 (clefia.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (clefia.c:166:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF1Xor' has been removed because the loop is unrolled completely (clefia.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (clefia.c:143:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ClefiaF0Xor' has been removed because the loop is unrolled completely (clefia.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF0Xor' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF1Xor' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF0Xor' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF1Xor' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet' into 'clefia' (clefia.c:451:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 9.698 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.425 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor.1' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor.1' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4' (clefia.c:188).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4Inv' (clefia.c:224).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4.1' (clefia.c:117:21).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:190) in function 'ClefiaGfn4': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:226) in function 'ClefiaGfn4Inv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:190) in function 'ClefiaGfn4.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'lk' (clefia.c:298) automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (clefia.c:411) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout' automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (clefia.c:428) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout' automatically.
INFO: [XFORM 203-102] Partitioning array 'ct' (clefia.c:458) automatically.
INFO: [XFORM 203-102] Partitioning array 'skey256' automatically.
INFO: [XFORM 203-102] Partitioning array 'skey' automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor.1' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor.1' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4Inv' (clefia.c:224)...72 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4.1' (clefia.c:124:1)...72 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4' (clefia.c:124:1)...72 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:117:1)...20 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...20 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.59 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 4.683 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1' to 'ClefiaGfn8_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1' to 'ClefiaGfn4_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaEncrypt.1' to 'ClefiaEncrypt_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDecrypt.1' to 'ClefiaDecrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor' (function 'ClefiaF0Xor'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.663 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor' (function 'ClefiaF1Xor'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaGfn8.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_96', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 195, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8_1' (function 'ClefiaGfn8.1'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ClefiaGfn8.1': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.096 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.71 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('lk_addr_write_ln117', clefia.c:117) of variable 't', clefia.c:246 on array 'lk' and 'load' operation ('lk_load', clefia.c:246) on array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_383', clefia.c:246) on array 'lk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_387', clefia.c:250) on array 'lk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'load' operation ('lk_load_389', clefia.c:252) on array 'lk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_67_write_ln117', clefia.c:117) of variable 't', clefia.c:251 on array 'lk' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'lk'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaDoubleSwap_1' (function 'ClefiaDoubleSwap.1'): Unable to schedule 'store' operation ('lk_addr_76_write_ln117', clefia.c:117) of variable 't', clefia.c:260 on array 'lk' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'lk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, function 'ClefiaDoubleSwap.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.345 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet256': contains subfunction 'ClefiaGfn8.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.211 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.812 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF0Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_8', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_10', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF0Xor_1' (function 'ClefiaF0Xor.1'): Unable to schedule 'load' operation ('src_load_12', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF0Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.477 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaF1Xor.1'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_1', clefia.c:124) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_3', clefia.c:124) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ClefiaF1Xor_1' (function 'ClefiaF1Xor.1'): Unable to schedule 'load' operation ('src_load_5', clefia.c:124) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 9, function 'ClefiaF1Xor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.486 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaGfn8'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-875] II = 5 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 6 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-875] II = 7 is infeasible due to multiple pipeline iteration latency = 9 and incompatible II = 4 of 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1' and 'store' operation ('fin_addr_write_ln117', clefia.c:117) of constant 255 on array 'fin', clefia.c:207.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 133, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_96', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 195, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 226, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_160', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ClefiaGfn8' (function 'ClefiaGfn8'): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between 'store' operation ('fin_addr_write_ln117', clefia.c:117) of variable 'fout_load_192', clefia.c:117 on array 'fin', clefia.c:207 and 'call' operation ('_ln211', clefia.c:211) to 'ClefiaF0Xor.1'.
INFO: [SCHED 204-61] Unable to satisfy pipeline directive for function 'ClefiaGfn8': unable to pipeline.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.141 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.747 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet192': contains subfunction 'ClefiaGfn8' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.911 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.543 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.203 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaDoubleSwap'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaDoubleSwap'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet128': contains subfunction 'ClefiaGfn4' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.538 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.751 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.988 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaEncrypt.1': contains subfunction 'ClefiaGfn4.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDecrypt.1': contains subfunction 'ClefiaGfn4Inv' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet256' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet256' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.897 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor' pipeline 'ClefiaF0Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.214 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor' pipeline 'ClefiaF1Xor' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.659 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.69 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.717 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet256' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet256'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.817 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1' pipeline 'ClefiaF0Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.414 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1' pipeline 'ClefiaF1Xor.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.671 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.675 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet192' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet192'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.031 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.089 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet128' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet128'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.661 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaEncrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaEncrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.725 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDecrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDecrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.954 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_1_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn4_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn4_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn4_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 5.474 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.337 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 60 seconds. CPU system time: 2 seconds. Elapsed time: 79.192 seconds; current allocated memory: 442.359 MB.
INFO: [HLS 200-112] Total CPU user time: 61 seconds. Total CPU system time: 3 seconds. Total elapsed time: 80.435 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive ClefiaMul2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 721.105 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.961 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF0Xor' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF1Xor' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF0Xor' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF1Xor' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' has been removed because the loop is unrolled completely (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.253 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ByteCpy.11856' into 'ClefiaGfn4' (clefia.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.118' into 'ClefiaDoubleSwap' (clefia.c:264) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.11350' into 'ClefiaF0Xor' (clefia.c:148) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.120' into 'ClefiaF0Xor' (clefia.c:161) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:162) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.11350' into 'ClefiaF1Xor' (clefia.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.120' into 'ClefiaF1Xor' (clefia.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:185) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.117' into 'ClefiaGfn8.1' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.119' into 'ClefiaGfn8.1' (clefia.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.116' into 'ClefiaDoubleSwap.1' (clefia.c:264) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.112' into 'ClefiaF0Xor.1' (clefia.c:148) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor.1' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.120' into 'ClefiaF0Xor.1' (clefia.c:161) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaF0Xor.1' (clefia.c:162) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.112' into 'ClefiaF1Xor.1' (clefia.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor.1' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.120' into 'ClefiaF1Xor.1' (clefia.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaF1Xor.1' (clefia.c:185) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.117' into 'ClefiaGfn8' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.119' into 'ClefiaGfn8' (clefia.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.122' into 'ClefiaKeySet' (clefia.c:307) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.119' into 'ClefiaKeySet' (clefia.c:328) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.11726' into 'ClefiaGfn4.1' (clefia.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn4.1' (clefia.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.11726' into 'ClefiaGfn4Inv' (clefia.c:229) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:239) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.118' into 'clefia' (clefia.c:430) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4' (clefia.c:188).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4Inv' (clefia.c:224).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4.1' (clefia.c:144:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11726' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.115' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.116' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114.1' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114.2' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.144' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.122' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11350' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11351' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11353' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11856' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaGfn4Inv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11726': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.144': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.122': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11350': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11351': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11352': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11353': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11856': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.1' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.1' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.2' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.2' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.1' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.1' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.2' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.2' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.11856' into 'ClefiaGfn4' (clefia.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.144' into 'ClefiaGfn4' (clefia.c:162) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn4' (clefia.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.118' into 'ClefiaDoubleSwap' (clefia.c:264) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.120' into 'ClefiaF0Xor' (clefia.c:161) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaF0Xor' (clefia.c:162) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.120' into 'ClefiaF1Xor' (clefia.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaF1Xor' (clefia.c:185) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.117' into 'ClefiaGfn8.1' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.119' into 'ClefiaGfn8.1' (clefia.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.116' into 'ClefiaDoubleSwap.1' (clefia.c:264) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor.1' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.120' into 'ClefiaF0Xor.1' (clefia.c:161) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaF0Xor.1' (clefia.c:162) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor.1' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.120' into 'ClefiaF1Xor.1' (clefia.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor' into 'ClefiaF1Xor.1' (clefia.c:185) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.117' into 'ClefiaGfn8' (clefia.c:209) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.119' into 'ClefiaGfn8' (clefia.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.122' into 'ClefiaKeySet' (clefia.c:307) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.119' into 'ClefiaKeySet' (clefia.c:328) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.11726' into 'ClefiaGfn4.1' (clefia.c:192) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.144' into 'ClefiaGfn4.1' (clefia.c:162) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn4.1' (clefia.c:202) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.11726' into 'ClefiaGfn4Inv' (clefia.c:229) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteXor.144' into 'ClefiaGfn4Inv' (clefia.c:162) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy' into 'ClefiaGfn4Inv' (clefia.c:239) automatically.
INFO: [XFORM 203-602] Inlining function 'ByteCpy.118' into 'clefia' (clefia.c:430) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4Inv' (clefia.c:224)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4.1' (clefia.c:19:5)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4' (clefia.c:188)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:19:18)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:19:18)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.04 seconds; current allocated memory: 1.100 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaGfn4Inv_label5' (clefia.c:224:83) in function 'ClefiaGfn4Inv' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaGfn4_label3' (clefia.c:188:80) in function 'ClefiaGfn4.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'ClefiaGfn4_label3' (clefia.c:188:80) in function 'ClefiaGfn4' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rk' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fout' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fout' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'fin' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'y' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lk' (clefia.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1_Pipeline_ByteCpy_label1' to 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1_Pipeline_ByteXor_label2' to 'ClefiaF0Xor_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1_Pipeline_ByteCpy_label1' to 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1_Pipeline_ByteXor_label2' to 'ClefiaF1Xor_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.115' to 'ByteXor_115'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1_Pipeline_ByteCpy_label1' to 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114.1' to 'ByteXor_114_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label1' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11350' to 'ByteXor_11350'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1_Pipeline_ByteCpy_label16' to 'ClefiaGfn8_1_Pipeline_ByteCpy_label16'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1' to 'ClefiaGfn8_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.116' to 'ByteXor_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11353' to 'ByteXor_11353'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114.2' to 'ByteXor_114_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1_Pipeline_ByteCpy_label1' to 'ClefiaGfn4_1_Pipeline_ByteCpy_label1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11351' to 'ByteXor_11351'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1_Pipeline_ByteXor_label2' to 'ClefiaGfn4_1_Pipeline_ByteXor_label2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1_Pipeline_ByteXor_label210' to 'ClefiaGfn4_1_Pipeline_ByteXor_label210'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1_Pipeline_ByteCpy_label111' to 'ClefiaGfn4_1_Pipeline_ByteCpy_label111'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1' to 'ClefiaGfn4_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn8_Pipeline_ByteCpy_label1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.719 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1_Pipeline_ByteCpy_label1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1_Pipeline_ByteXor_label2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.112' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1_Pipeline_ByteCpy_label1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1_Pipeline_ByteXor_label2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.112' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_Pipeline_ByteCpy_label17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn8_Pipeline_ByteCpy_label17': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaGfn8': contains subfunction 'ClefiaGfn8_Pipeline_ByteCpy_label1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.592 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.454 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1_Pipeline_ByteCpy_label1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ClefiaDoubleSwap.1_Pipeline_ByteCpy_label1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_114_1' (loop 'ByteXor_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('a_addr_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'a' and 'load' operation ('a_load', clefia.c:124) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet_Pipeline_ByteCpy_label15': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn8.1_Pipeline_ByteCpy_label1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11350': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaF0Xor_Pipeline_ByteCpy_label1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaF0Xor_Pipeline_ByteXor_label2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor': contains subfunction 'ByteXor.11350' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaF1Xor_Pipeline_ByteCpy_label1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaF1Xor_Pipeline_ByteXor_label2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11350' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1_Pipeline_ByteCpy_label16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn8.1_Pipeline_ByteCpy_label16': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaGfn8.1': contains subfunction 'ClefiaGfn8.1_Pipeline_ByteCpy_label1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.624 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4_Pipeline_ByteCpy_label1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11353': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4_Pipeline_ByteXor_label2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_Pipeline_ByteXor_label212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4_Pipeline_ByteXor_label212': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_Pipeline_ByteCpy_label113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4_Pipeline_ByteCpy_label113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet_Pipeline_ByteCpy_label1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaKeySet_Pipeline_ByteCpy_label14': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ClefiaGfn8' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.911 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.224 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1_Pipeline_ByteCpy_label1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11351': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1_Pipeline_ByteXor_label2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1_Pipeline_ByteXor_label210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1_Pipeline_ByteXor_label210': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1_Pipeline_ByteCpy_label111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1_Pipeline_ByteCpy_label111': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.409 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia_Pipeline_ByteCpy_label1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv_Pipeline_ByteCpy_label1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv_Pipeline_ByteXor_label2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv_Pipeline_ByteXor_label28': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv_Pipeline_ByteCpy_label19': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.611 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.381 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_112' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_120' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.549 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_Pipeline_ByteCpy_label17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_Pipeline_ByteCpy_label17' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_Pipeline_ByteCpy_label17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.581 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_115' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114_1' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.462 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet_Pipeline_ByteCpy_label15' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet_Pipeline_ByteCpy_label15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11350' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11350'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF0Xor_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaF1Xor_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1_Pipeline_ByteCpy_label16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn8_1_Pipeline_ByteCpy_label16' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1_Pipeline_ByteCpy_label16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_116' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn4_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11353' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11353'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_121' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn4_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_Pipeline_ByteXor_label212' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn4_Pipeline_ByteXor_label212' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_Pipeline_ByteXor_label212'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_Pipeline_ByteCpy_label113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn4_Pipeline_ByteCpy_label113' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_Pipeline_ByteCpy_label113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.667 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_113' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaKeySet_Pipeline_ByteCpy_label14' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet_Pipeline_ByteCpy_label14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.292 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114_2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn4_1_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11351' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11351'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn4_1_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1_Pipeline_ByteXor_label210' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn4_1_Pipeline_ByteXor_label210' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1_Pipeline_ByteXor_label210'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1_Pipeline_ByteCpy_label111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn4_1_Pipeline_ByteCpy_label111' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1_Pipeline_ByteCpy_label111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn4Inv_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn4Inv_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv_Pipeline_ByteXor_label28' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn4Inv_Pipeline_ByteXor_label28' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv_Pipeline_ByteXor_label28'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv_Pipeline_ByteCpy_label19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ClefiaGfn4Inv_Pipeline_ByteCpy_label19' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv_Pipeline_ByteCpy_label19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.049 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_Pipeline_ByteCpy_label1_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4Inv_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 5.493 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.659 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 41 seconds. CPU system time: 4 seconds. Elapsed time: 75.961 seconds; current allocated memory: 414.184 MB.
INFO: [HLS 200-112] Total CPU user time: 42 seconds. Total CPU system time: 5 seconds. Total elapsed time: 77.265 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive ClefiaMul2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 735.305 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.789 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF0Xor' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF1Xor' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF0Xor' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF1Xor' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' has been removed because the loop is unrolled completely (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor.1' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor.1' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4' (clefia.c:188).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4Inv' (clefia.c:224).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4.1' (clefia.c:144:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11726' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.115' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.116' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114.1' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114.2' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.144' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.122' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11350' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11351' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11353' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11856' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaGfn4Inv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11726': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.144': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.122': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11350': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11351': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11352': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11353': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11856': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.1' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.1' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.2' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.2' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.1' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.1' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.2' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.2' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor.1' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor.1' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4Inv' (clefia.c:224)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4.1' (clefia.c:148:5)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4' (clefia.c:188)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:131:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:131:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.722 seconds; current allocated memory: 1.100 GB.
WARNING: [XFORM 203-561] Updating loop upper bound from 12 to 11 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 12 to 11 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.869 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.115' to 'ByteXor_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114.1' to 'ByteXor_114_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11350' to 'ByteXor_11350'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.116' to 'ByteXor_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11856' to 'ByteCpy_11856'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11353' to 'ByteXor_11353'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.144' to 'ByteXor_144'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.122' to 'ByteCpy_122'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114.2' to 'ByteXor_114_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11726' to 'ByteCpy_11726'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11351' to 'ByteXor_11351'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1' to 'ClefiaGfn4_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.112' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.112' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.116' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_114_1' (loop 'ByteXor_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('a_addr_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'a' and 'load' operation ('a_load', clefia.c:124) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11350': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor': contains subfunction 'ByteXor.11350' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11350' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11856' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11856': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11353': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.144': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.122': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy.118' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.721 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11726' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11726': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11351': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.279 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.576 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.922 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_117' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.29 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_112' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_120' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_119' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_115' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_116' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114_1' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.421 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11350' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11350'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_116' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11856' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_11856' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11856'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11353' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11353'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_121' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_144' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_122' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_113' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_118' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.623 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.607 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114_2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11726' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_11726' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11726'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11351' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11351'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.638 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.311 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.883 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn4_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_122_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4Inv_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.639 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.905 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 3 seconds. Elapsed time: 50.179 seconds; current allocated memory: 398.672 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 4 seconds. Total elapsed time: 51.471 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off -recursive ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off -recursive ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive ClefiaMul2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 969.578 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.804 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF0Xor' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF1Xor' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF0Xor' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF1Xor' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' has been removed because the loop is unrolled completely (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.067 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor.1' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor.1' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4' (clefia.c:188).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4Inv' (clefia.c:224).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4.1' (clefia.c:144:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11726' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.115' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.116' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114.1' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114.2' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.144' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.122' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11350' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11351' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11353' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11856' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaGfn4Inv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11726': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.144': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.122': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11350': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11351': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11352': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11353': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11856': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.1' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.1' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.2' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.2' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.1' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.1' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.2' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.2' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor.1' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor.1' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4Inv' (clefia.c:224)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4.1' (clefia.c:148:5)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4' (clefia.c:188)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:131:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:131:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.651 seconds; current allocated memory: 1.100 GB.
WARNING: [XFORM 203-561] Updating loop upper bound from 12 to 11 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 12 to 11 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.868 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.115' to 'ByteXor_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114.1' to 'ByteXor_114_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11350' to 'ByteXor_11350'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.116' to 'ByteXor_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11856' to 'ByteCpy_11856'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11353' to 'ByteXor_11353'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.144' to 'ByteXor_144'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.122' to 'ByteCpy_122'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114.2' to 'ByteXor_114_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11726' to 'ByteCpy_11726'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11351' to 'ByteXor_11351'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1' to 'ClefiaGfn4_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.112' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.112' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.116' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_114_1' (loop 'ByteXor_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('a_addr_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'a' and 'load' operation ('a_load', clefia.c:124) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11350': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor': contains subfunction 'ByteXor.11350' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11350' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11856' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11856': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11353': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.144': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.122': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy.118' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.754 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.34 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11726' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11726': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11351': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.633 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.456 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.867 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_117' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.285 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_112' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_120' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_119' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.579 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_115' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_116' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114_1' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11350' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11350'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_116' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11856' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_11856' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11856'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11353' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11353'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_121' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_144' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_122' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.601 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_113' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_118' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.623 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.54 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114_2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11726' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_11726' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11726'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11351' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11351'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn4_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_122_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4Inv_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.703 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.845 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 2 seconds. Elapsed time: 50.555 seconds; current allocated memory: 164.020 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 3 seconds. Total elapsed time: 52.122 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive ClefiaMul2 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 269.461 MB.
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 1.557 seconds; peak allocated memory: 980.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive ClefiaMul2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 698.637 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.777 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF0Xor' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF1Xor' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF0Xor' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF1Xor' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' has been removed because the loop is unrolled completely (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.099 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor.1' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor.1' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4' (clefia.c:188).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4Inv' (clefia.c:224).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4.1' (clefia.c:144:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11726' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.115' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.116' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114.1' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114.2' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.144' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.122' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11350' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11351' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11353' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11856' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaGfn4Inv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11726': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.144': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.122': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11350': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11351': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11352': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11353': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11856': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.1' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.1' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.2' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.2' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.1' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.1' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.2' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.2' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor.1' (clefia.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor.1' (clefia.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4Inv' (clefia.c:224)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4.1' (clefia.c:148:5)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4' (clefia.c:188)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:131:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:131:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.664 seconds; current allocated memory: 1.100 GB.
WARNING: [XFORM 203-561] Updating loop upper bound from 12 to 11 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 12 to 11 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.867 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.115' to 'ByteXor_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114.1' to 'ByteXor_114_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11350' to 'ByteXor_11350'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.116' to 'ByteXor_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11856' to 'ByteCpy_11856'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11353' to 'ByteXor_11353'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.144' to 'ByteXor_144'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.122' to 'ByteCpy_122'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114.2' to 'ByteXor_114_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11726' to 'ByteCpy_11726'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11351' to 'ByteXor_11351'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1' to 'ClefiaGfn4_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.112' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.112' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.116' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_114_1' (loop 'ByteXor_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('a_addr_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'a' and 'load' operation ('a_load', clefia.c:124) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11350': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor': contains subfunction 'ByteXor.11350' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11350' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11856' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11856': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11353': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.144': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.122': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.383 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy.118' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.788 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.698 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.318 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11726' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11726': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11351': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.635 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.547 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_117' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.288 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_112' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_120' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_119' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.534 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_115' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_116' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114_1' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11350' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11350'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_116' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11856' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_11856' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11856'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11353' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11353'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_121' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_144' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_122' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_113' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_118' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.551 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114_2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11726' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_11726' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11726'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11351' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11351'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.898 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn4_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_122_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4Inv_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.752 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.761 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 2 seconds. Elapsed time: 49.629 seconds; current allocated memory: 434.547 MB.
INFO: [HLS 200-112] Total CPU user time: 31 seconds. Total CPU system time: 3 seconds. Total elapsed time: 50.85 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off -recursive ClefiaMul2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1019.449 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.776 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF0Xor' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF1Xor' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF0Xor' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF1Xor' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' has been removed because the loop is unrolled completely (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.019 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4' (clefia.c:188).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4Inv' (clefia.c:224).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4.1' (clefia.c:144:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11726' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.115' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.116' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114.1' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114.2' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.144' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.122' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11350' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11351' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11353' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11856' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaGfn4Inv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11726': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.144': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.122': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11350': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11351': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11352': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11353': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11856': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.1' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.1' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.2' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.2' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.1' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.1' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.2' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.2' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4Inv' (clefia.c:224)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4.1' (clefia.c:148:5)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4' (clefia.c:188)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.591 seconds; current allocated memory: 1.100 GB.
WARNING: [XFORM 203-561] Updating loop upper bound from 12 to 11 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 12 to 11 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.813 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.115' to 'ByteXor_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114.1' to 'ByteXor_114_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11350' to 'ByteXor_11350'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.116' to 'ByteXor_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11856' to 'ByteCpy_11856'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11353' to 'ByteXor_11353'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.144' to 'ByteXor_144'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.122' to 'ByteCpy_122'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114.2' to 'ByteXor_114_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11726' to 'ByteCpy_11726'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11351' to 'ByteXor_11351'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1' to 'ClefiaGfn4_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.112' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.112' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.116' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_114_1' (loop 'ByteXor_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('a_addr_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'a' and 'load' operation ('a_load', clefia.c:124) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11350': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor': contains subfunction 'ByteXor.11350' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11350' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11856' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11856': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11353': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.144': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.122': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy.118' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.711 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.339 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11726' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11726': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11351': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.622 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.335 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.565 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_117' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.307 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_112' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_120' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_119' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_115' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_116' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114_1' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11350' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11350'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_116' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11856' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_11856' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11856'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11353' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11353'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_121' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_144' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_122' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.706 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_113' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_118' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.628 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.538 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114_2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11726' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_11726' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11726'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11351' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11351'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.017 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn4_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_122_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4Inv_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.594 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.805 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 2 seconds. Elapsed time: 48.622 seconds; current allocated memory: 114.828 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 3 seconds. Total elapsed time: 50.228 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaF1Xor 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 725.043 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.802 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet' completely with a factor of 12 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' has been removed because the loop is unrolled completely (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.074 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.1' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.2' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11831' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.143' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.110' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11150' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11151' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11152' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.115' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.114' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11831': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.143': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.110': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11150': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11151': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11152': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11153': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.114': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:27:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:27:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:27:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:27:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:26:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:26:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:26:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:26:1)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.451 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.808 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.110' to 'ByteXor_110'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.1' to 'ByteXor_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11150' to 'ByteXor_11150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11152' to 'ByteXor_11152'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.143' to 'ByteXor_143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.111' to 'ByteXor_111'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.2' to 'ByteXor_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11831' to 'ByteCpy_11831'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11151' to 'ByteXor_11151'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.110': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_112_1' (loop 'ByteXor_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('a_addr_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'a' and 'load' operation ('a_load', clefia.c:124) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11150': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11152': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.143': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.111': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.115' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.898 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.043 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.444 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11831': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11151': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor': contains subfunction 'ByteXor.11151' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor': contains subfunction 'ByteXor.11151' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.3': contains subfunction 'ByteXor.11151' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.3': contains subfunction 'ByteXor.11151' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.552 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.934 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_115' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.274 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_110' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_118' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_114' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_112' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_113' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_117' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_112_1' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11150' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_121' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11152' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_143' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_119' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.483 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_116' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_120' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_111' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.759 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.716 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_112_2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_11831' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11831'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11151' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_120_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.365 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.932 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29 seconds. CPU system time: 2 seconds. Elapsed time: 48.836 seconds; current allocated memory: 409.531 MB.
INFO: [HLS 200-112] Total CPU user time: 30 seconds. Total CPU system time: 3 seconds. Total elapsed time: 50.097 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaF1Xor 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 727.531 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (D:/tmp/CLEFIA_ip/solution3/directives.tcl:26:9)
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (D:/tmp/CLEFIA_ip/solution3/directives.tcl:27:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.844 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF0Xor' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF1Xor' into 'ClefiaGfn4' (clefia.c:189:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF0Xor' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ClefiaF1Xor' into 'ClefiaGfn4Inv' (clefia.c:225:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' has been removed because the loop is unrolled completely (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.058 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4' (clefia.c:188).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4Inv' (clefia.c:224).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4.1' (clefia.c:144:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11726' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.115' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.116' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114.1' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114.2' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.144' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.122' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11350' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11351' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11353' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11856' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'ClefiaGfn4Inv': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'ClefiaGfn4.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11726': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.144': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.122': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11350': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11351': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11352': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11353': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11856': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.1' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.1' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.2' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.2' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.3' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y.4' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.1' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.1' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.2' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.2' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.3' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y.4' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4Inv' (clefia.c:224)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4.1' (clefia.c:148:5)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4' (clefia.c:188)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:165)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:142)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.594 seconds; current allocated memory: 1.100 GB.
WARNING: [XFORM 203-561] Updating loop upper bound from 12 to 11 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 12 to 11 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.115' to 'ByteXor_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114.1' to 'ByteXor_114_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11350' to 'ByteXor_11350'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.116' to 'ByteXor_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11856' to 'ByteCpy_11856'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11353' to 'ByteXor_11353'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.144' to 'ByteXor_144'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.122' to 'ByteCpy_122'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114.2' to 'ByteXor_114_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11726' to 'ByteCpy_11726'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11351' to 'ByteXor_11351'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1' to 'ClefiaGfn4_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.112' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.112' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.116' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_114_1' (loop 'ByteXor_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('a_addr_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'a' and 'load' operation ('a_load', clefia.c:124) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11350': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor': contains subfunction 'ByteXor.11350' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11350' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11856' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11856': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11353': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.144': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.122': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy.118' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.743 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.707 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.328 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11726' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11726': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11351': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.302 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4Inv': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'clefia': contains subfunction 'ClefiaKeySet' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.857 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_117' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.285 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_112' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_120' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_119' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_115' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_116' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114_1' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11350' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11350' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11350'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.863 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_116' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11856' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_11856' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11856'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11353' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11353'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_121' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_144' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_122' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.607 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_113' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_118' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.551 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_114_2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11726' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_11726' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11726'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11351' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11351'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4Inv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4Inv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.894 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn4_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_122_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4Inv_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.565 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.836 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.55 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 3 seconds. Elapsed time: 49.569 seconds; current allocated memory: 406.059 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 4 seconds. Total elapsed time: 50.818 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaF1Xor 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 724.016 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.796 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet' completely with a factor of 12 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' has been removed because the loop is unrolled completely (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' has been removed because the loop is unrolled completely (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.984 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.1' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.2' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11831' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.143' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.110' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11150' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11151' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11152' (clefia.c:19:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.115' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.114' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11831': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.143': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.110': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11150': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11151': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11152': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11153': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.114': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:27:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:27:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:27:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:27:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:26:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:26:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:26:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:26:1)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.486 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.143'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.2'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.1'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11152'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11151'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11150'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.111'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.110'.
INFO: [XFORM 203-531] Rewinding loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor'.
INFO: [XFORM 203-531] Rewinding loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121'.
INFO: [XFORM 203-531] Rewinding loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120'.
WARNING: [HLS 200-959] Unable to rewind loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': initialization section preceding the loop contains control flow.
INFO: [XFORM 203-531] Rewinding loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11831'.
WARNING: [HLS 200-959] Unable to rewind loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': initialization section preceding the loop contains control flow.
INFO: [XFORM 203-531] Rewinding loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117'.
INFO: [XFORM 203-531] Rewinding loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116'.
INFO: [XFORM 203-531] Rewinding loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.115'.
WARNING: [HLS 200-959] Unable to rewind loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.114': initialization section preceding the loop contains control flow.
WARNING: [HLS 200-959] Unable to rewind loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': initialization section preceding the loop contains control flow.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.110' to 'ByteXor_110'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.1' to 'ByteXor_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11150' to 'ByteXor_11150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11152' to 'ByteXor_11152'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.143' to 'ByteXor_143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.111' to 'ByteXor_111'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.2' to 'ByteXor_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11831' to 'ByteCpy_11831'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11151' to 'ByteXor_11151'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.587 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.110': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
WARNING: [HLS 200-871] Estimated clock period (8.345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'ByteXor_110' consists of the following:	multiplexor before 'phi' operation ('do_init') [11]  (1.59 ns)
	'phi' operation ('do_init') [11]  (0 ns)
	multiplexor before 'phi' operation ('b_offset16_phi') with incoming values : ('b_offset_read') [22]  (1.59 ns)
	'phi' operation ('b_offset16_phi') with incoming values : ('b_offset_read') [22]  (0 ns)
	'add' operation ('add_ln124_24', clefia.c:124) [28]  (1.92 ns)
	'getelementptr' operation ('b_addr', clefia.c:124) [30]  (0 ns)
	'load' operation ('b_load', clefia.c:124) on array 'b' [36]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_112_1' (loop 'ByteXor_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'a' and 'load' operation ('a_load', clefia.c:124) on array 'a'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_112_1' (loop 'ByteXor_label2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'a' and 'load' operation ('a_load', clefia.c:124) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11150': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
WARNING: [HLS 200-871] Estimated clock period (8.345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'ByteXor_11150' consists of the following:	multiplexor before 'phi' operation ('b_offset16_rewind') with incoming values : ('b_offset_read') [13]  (1.59 ns)
	'phi' operation ('b_offset16_rewind') with incoming values : ('b_offset_read') [13]  (0 ns)
	multiplexor before 'phi' operation ('b_offset16_phi') with incoming values : ('b_offset_read') [22]  (1.59 ns)
	'phi' operation ('b_offset16_phi') with incoming values : ('b_offset_read') [22]  (0 ns)
	'add' operation ('add_ln124_20', clefia.c:124) [28]  (1.92 ns)
	'getelementptr' operation ('b_addr', clefia.c:124) [30]  (0 ns)
	'load' operation ('b_load', clefia.c:124) on array 'b' [36]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11152': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
WARNING: [HLS 200-871] Estimated clock period (8.3ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'ByteXor_11152' consists of the following:	multiplexor before 'phi' operation ('b_offset16_rewind') with incoming values : ('b_offset_read') [13]  (1.59 ns)
	'phi' operation ('b_offset16_rewind') with incoming values : ('b_offset_read') [13]  (0 ns)
	multiplexor before 'phi' operation ('b_offset16_phi') with incoming values : ('b_offset_read') [22]  (1.59 ns)
	'phi' operation ('b_offset16_phi') with incoming values : ('b_offset_read') [22]  (0 ns)
	'add' operation ('add_ln124_16', clefia.c:124) [28]  (1.87 ns)
	'getelementptr' operation ('b_addr', clefia.c:124) [30]  (0 ns)
	'load' operation ('b_load', clefia.c:124) on array 'b' [36]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.143': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.297 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.111': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.115' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.926 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.063 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.472 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_112_2' (loop 'ByteXor_label2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('a_addr_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'a' and 'load' operation ('a_load', clefia.c:124) on array 'a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11831': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11151': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
WARNING: [HLS 200-871] Estimated clock period (8.345ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'ByteXor_11151' consists of the following:	multiplexor before 'phi' operation ('b_offset16_rewind') with incoming values : ('b_offset_read') [13]  (1.59 ns)
	'phi' operation ('b_offset16_rewind') with incoming values : ('b_offset_read') [13]  (0 ns)
	multiplexor before 'phi' operation ('b_offset16_phi') with incoming values : ('b_offset_read') [22]  (1.59 ns)
	'phi' operation ('b_offset16_phi') with incoming values : ('b_offset_read') [22]  (0 ns)
	'add' operation ('add_ln124_18', clefia.c:124) [28]  (1.92 ns)
	'getelementptr' operation ('b_addr', clefia.c:124) [30]  (0 ns)
	'load' operation ('b_load', clefia.c:124) on array 'b' [36]  (3.25 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor': contains subfunction 'ByteXor.11151' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor': contains subfunction 'ByteXor.11151' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.3': contains subfunction 'ByteXor.11151' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.3': contains subfunction 'ByteXor.11151' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.958 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.293 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_110' pipeline 'ByteXor_label2' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11150' pipeline 'ByteXor_label2' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11152' pipeline 'ByteXor_label2' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.764 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.839 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11831'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteXor_11151' pipeline 'ByteXor_label2' pipeline type 'rewind pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_120_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.351 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.859 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 113.56 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30 seconds. CPU system time: 2 seconds. Elapsed time: 49.74 seconds; current allocated memory: 409.418 MB.
INFO: [HLS 200-112] Total CPU user time: 31 seconds. Total CPU system time: 3 seconds. Total elapsed time: 51.046 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaF1Xor 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 764.500 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet' completely with a factor of 12 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.963 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.1' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.2' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11831' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.143' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.110' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11150' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11151' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11152' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.115' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.114' (clefia.c:22:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11831': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.143': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.110': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11150': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11151': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11152': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11153': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.114': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:27:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:27:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:27:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:27:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:26:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:26:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:26:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor' (clefia.c:26:1)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.467 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.110' to 'ByteXor_110'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.1' to 'ByteXor_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11150' to 'ByteXor_11150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11152' to 'ByteXor_11152'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.143' to 'ByteXor_143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.111' to 'ByteXor_111'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.2' to 'ByteXor_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11831' to 'ByteCpy_11831'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11151' to 'ByteXor_11151'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.110': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11150': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11152': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.143': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.111': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.115' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.891 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.053 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.457 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11831': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11151': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor': contains subfunction 'ByteXor.11151' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor': contains subfunction 'ByteXor.11151' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.3': contains subfunction 'ByteXor.11151' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.3': contains subfunction 'ByteXor.11151' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.932 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.259 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.376 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.736 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.729 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11831'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_120_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.124 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.93 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 3 seconds. Elapsed time: 45.924 seconds; current allocated memory: 369.961 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 4 seconds. Total elapsed time: 47.245 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 940.223 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.829 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet' completely with a factor of 12 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.989 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.1' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.2' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11831' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.143' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.110' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11150' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11151' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11152' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.115' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.114' (clefia.c:22:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11831': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.143': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.110': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11150': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11151': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11152': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11153': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.114': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF1Xor.3' into 'clefia' (clefia.c:195) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.462 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.838 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.110' to 'ByteXor_110'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.1' to 'ByteXor_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11150' to 'ByteXor_11150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11152' to 'ByteXor_11152'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.143' to 'ByteXor_143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.111' to 'ByteXor_111'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.2' to 'ByteXor_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11831' to 'ByteCpy_11831'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11151' to 'ByteXor_11151'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.110': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11150': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11152': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.143': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.111': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.115' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.037 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.445 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11831': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11151': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.043 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.329 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.722 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.73 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11831'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_120_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.472 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.757 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 2 seconds. Elapsed time: 44.671 seconds; current allocated memory: 192.125 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 3 seconds. Total elapsed time: 46.185 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 733.949 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet' completely with a factor of 12 (clefia.c:394:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.885 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.101 GB.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF1Xor.3' into 'clefia' (clefia.c:195) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.065 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.110' to 'ByteXor_110'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.1' to 'ByteXor_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11150' to 'ByteXor_11150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11152' to 'ByteXor_11152'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.143' to 'ByteXor_143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.111' to 'ByteXor_111'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.2' to 'ByteXor_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11831' to 'ByteCpy_11831'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11151' to 'ByteXor_11151'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.563 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.863 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.072 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.227 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.756 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.289 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.718 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.68 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11831'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 1.101 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_120_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.401 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.811 seconds; current allocated memory: 1.101 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 132.39 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24 seconds. CPU system time: 2 seconds. Elapsed time: 40.364 seconds; current allocated memory: 400.625 MB.
INFO: [HLS 200-112] Total CPU user time: 25 seconds. Total CPU system time: 3 seconds. Total elapsed time: 41.659 seconds; peak allocated memory: 1.101 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_inline ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_inline ClefiaF1Xor 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 725.543 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.815 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
ERROR: [HLS 214-272] In function 'ClefiaF0Xor', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (clefia.c:143:0)
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.085 seconds; current allocated memory: 407.766 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.281 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 705.133 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.804 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet' completely with a factor of 12 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.983 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.1' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.2' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11831' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.143' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.110' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11150' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11151' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11152' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.115' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.114' (clefia.c:22:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11831': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.143': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.110': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11150': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11151': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11152': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11153': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.114': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF1Xor.3' into 'clefia' (clefia.c:195) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.533 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.110' to 'ByteXor_110'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.1' to 'ByteXor_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11150' to 'ByteXor_11150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11152' to 'ByteXor_11152'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.143' to 'ByteXor_143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.111' to 'ByteXor_111'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.2' to 'ByteXor_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11831' to 'ByteCpy_11831'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11151' to 'ByteXor_11151'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.110': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11150': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11152': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.143': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.111': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.115' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.895 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.048 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.439 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.774 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11831': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11151': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.522 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.053 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.324 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.359 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.757 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.706 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11831'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.569 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_120_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.401 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.853 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 2 seconds. Elapsed time: 45.382 seconds; current allocated memory: 428.902 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 3 seconds. Total elapsed time: 46.605 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaGfn4 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaGfn8 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 730.645 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.813 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.929 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4' (clefia.c:28:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ClefiaGfn4.1' (clefia.c:28:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11825' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.115' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.116' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114.1' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114.2' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.122' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.152' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11355' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11356' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11357' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11961' (clefia.c:22:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:194) in function 'ClefiaGfn4': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:194) in function 'ClefiaGfn4.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11825': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.122': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.152': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11355': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11356': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11357': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11358': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11961': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor.149' into 'ClefiaGfn4' (clefia.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF1Xor.2' into 'ClefiaGfn4' (clefia.c:195) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor' into 'ClefiaGfn4.1' (clefia.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF1Xor' into 'ClefiaGfn4.1' (clefia.c:195) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:231) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF1Xor' into 'clefia' (clefia.c:232) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 12 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4.1' (clefia.c:28:5)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaGfn4' (clefia.c:28:1)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.4' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.3' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.517 seconds; current allocated memory: 1.100 GB.
WARNING: [XFORM 203-561] Updating loop upper bound from 12 to 11 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
WARNING: [XFORM 203-561] Updating loop lower bound from 12 to 11 for loop 'ClefiaGfn4_label3' in function 'ClefiaGfn4'.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11356' to 'ByteXor_11356'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.152' to 'ByteXor_152'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.4' to 'ClefiaF1Xor_4'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.115' to 'ByteXor_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114.1' to 'ByteXor_114_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11357' to 'ByteXor_11357'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.3' to 'ClefiaF1Xor_3'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn8.1' to 'ClefiaGfn8_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.116' to 'ByteXor_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11961' to 'ByteCpy_11961'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.122' to 'ByteCpy_122'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114.2' to 'ByteXor_114_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11825' to 'ByteCpy_11825'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11355' to 'ByteXor_11355'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaGfn4.1' to 'ClefiaGfn4_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.586 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11356': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.152': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.11356' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.4': contains subfunction 'ByteXor.11356' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaGfn8': contains subfunction 'ByteCpy.118' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaGfn8': contains subfunction 'ByteCpy.118' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.579 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11357': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11357' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.3': contains subfunction 'ByteXor.11357' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaGfn8.1': contains subfunction 'ByteCpy.118' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaGfn8.1': contains subfunction 'ByteCpy.118' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.439 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11961' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11961': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.122': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ClefiaGfn8' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.457 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.861 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.153 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11825' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11825': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11355': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ClefiaGfn4.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.597 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.481 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.962 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.343 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11356' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11356'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11357' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11357'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn8_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn8_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.448 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11961' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11961'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.233 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11825' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11825'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11355' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11355'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaGfn4_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaGfn4_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.609 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_4_clefia_s1_ROM_AUTO_1R' using auto ROMs.
WARNING: [RTMG 210-274] Memory 'clefia_ClefiaGfn8_skey_RAM_AUTO_1R1W' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn8_skey_RAM_AUTO_1R1W' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn8_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaGfn4_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_122_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaGfn4_1_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.609 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.931 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 28 seconds. CPU system time: 2 seconds. Elapsed time: 46.689 seconds; current allocated memory: 402.973 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 3 seconds. Total elapsed time: 48.028 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 728.531 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (D:/tmp/CLEFIA_ip/solution3/directives.tcl:28:9)
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (D:/tmp/CLEFIA_ip/solution3/directives.tcl:29:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.834 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet' completely with a factor of 12 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.993 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.1' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.2' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11831' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.143' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.110' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11150' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11151' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11152' (clefia.c:23:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.115' (clefia.c:22:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.114' (clefia.c:22:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11831': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.143': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.110': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11150': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11151': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11152': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11153': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.114': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF1Xor.3' into 'clefia' (clefia.c:195) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.473 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.809 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.110' to 'ByteXor_110'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.1' to 'ByteXor_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11150' to 'ByteXor_11150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11152' to 'ByteXor_11152'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.143' to 'ByteXor_143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.111' to 'ByteXor_111'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.2' to 'ByteXor_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11831' to 'ByteCpy_11831'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11151' to 'ByteXor_11151'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.110': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11150': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11152': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.143': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.111': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.115' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.889 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.041 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.462 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11831': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11151': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.052 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.311 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.357 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.834 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.729 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.743 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11831'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_120_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.495 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.82 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 2 seconds. Elapsed time: 44.957 seconds; current allocated memory: 404.863 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 3 seconds. Total elapsed time: 46.416 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 736.570 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (D:/tmp/CLEFIA_ip/solution3/directives.tcl:26:9)
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (D:/tmp/CLEFIA_ip/solution3/directives.tcl:27:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.828 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet' completely with a factor of 12 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.967 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.1' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.2' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11831' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.143' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.110' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11150' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11151' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11152' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.115' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.114' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11831': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.143': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.110': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11150': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11151': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11152': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11153': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.114': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF1Xor.3' into 'clefia' (clefia.c:195) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.5 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.829 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.110' to 'ByteXor_110'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.1' to 'ByteXor_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11150' to 'ByteXor_11150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11152' to 'ByteXor_11152'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.143' to 'ByteXor_143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.111' to 'ByteXor_111'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.2' to 'ByteXor_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11831' to 'ByteCpy_11831'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11151' to 'ByteXor_11151'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.507 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.110': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11150': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11152': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.143': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.111': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.115' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.894 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.037 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11831': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11151': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.484 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.331 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.043 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.334 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.441 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.364 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.726 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.739 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11831'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.561 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_120_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.461 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.806 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 2 seconds. Elapsed time: 44.447 seconds; current allocated memory: 397.492 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 3 seconds. Total elapsed time: 45.731 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 702.137 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.797 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet' completely with a factor of 12 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.024 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.1' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.2' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11831' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.143' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.110' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11150' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11151' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11152' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.115' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.114' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11831': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.143': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.110': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11150': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11151': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11152': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11153': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.114': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF1Xor.3' into 'clefia' (clefia.c:195) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.438 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.819 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.110' to 'ByteXor_110'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.1' to 'ByteXor_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11150' to 'ByteXor_11150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11152' to 'ByteXor_11152'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.143' to 'ByteXor_143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.111' to 'ByteXor_111'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.2' to 'ByteXor_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11831' to 'ByteCpy_11831'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11151' to 'ByteXor_11151'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.110': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11150': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11152': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.143': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.111': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.115' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.904 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.02 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.454 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11831': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11151': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.387 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.529 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.051 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.303 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.366 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.477 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.735 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11831'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.241 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_120_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.451 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.766 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 2 seconds. Elapsed time: 44.594 seconds; current allocated memory: 431.320 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 3 seconds. Total elapsed time: 45.839 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_inline ClefiaGfn4 
INFO: [HLS 200-1510] Running: set_directive_inline ClefiaGfn8 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 727.492 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.818 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:305:3)
INFO: [HLS 214-131] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet192' (clefia.c:336:3)
INFO: [HLS 214-131] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet256' (clefia.c:369:3)
INFO: [HLS 214-131] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:419:3)
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaKeySet256' completely with a factor of 10 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaKeySet192' completely with a factor of 10 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet128' completely with a factor of 12 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:399) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:402) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11822' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.114' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.115' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.1' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.2' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.147' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.110' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11150' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11151' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11152' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (D:/tmp/CLEFIA_ip/solution3/directives.tcl:188) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11822': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.147': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.110': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11150': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11151': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11152': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11153': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:399) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:402) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF1Xor.3' into 'clefia' (clefia.c:195) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.144' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.475 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.799 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11151' to 'ByteXor_11151'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.147' to 'ByteXor_147'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.1' to 'ByteXor_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11152' to 'ByteXor_11152'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.110' to 'ByteXor_110'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.144' to 'ClefiaF0Xor_144'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.111' to 'ByteXor_111'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.2' to 'ByteXor_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11822' to 'ByteCpy_11822'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11150' to 'ByteXor_11150'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11151': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.147': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.11151' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.11151' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11152': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.110': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.144': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.111': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.119' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.878 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.008 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.419 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11822' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11822': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11150': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.064 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.31 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.361 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.388 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.711 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11822' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11822'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.578 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_115_skey256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_120_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 4.559 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.845 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 3 seconds. Elapsed time: 44.913 seconds; current allocated memory: 406.016 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 4 seconds. Total elapsed time: 46.354 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 740.289 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
WARNING: [HLS 207-5557] Only for/while loops support the 'Unroll ' (D:/tmp/CLEFIA_ip/solution3/directives.tcl:28:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.831 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet' completely with a factor of 12 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.041 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.101 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.1' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.2' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11831' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.143' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.110' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11150' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11151' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11152' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.115' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.114' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11831': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.143': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.110': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11150': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11151': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11152': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11153': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.114': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF1Xor.3' into 'clefia' (clefia.c:195) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.476 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.817 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.110' to 'ByteXor_110'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.1' to 'ByteXor_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11150' to 'ByteXor_11150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11152' to 'ByteXor_11152'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.143' to 'ByteXor_143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.111' to 'ByteXor_111'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.2' to 'ByteXor_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11831' to 'ByteCpy_11831'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11151' to 'ByteXor_11151'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.521 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.110': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11150': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11152': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.143': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.111': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.115' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.926 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.057 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11831': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11151': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.039 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.322 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.393 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.051 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.429 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.379 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.745 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.758 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11831'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.553 seconds; current allocated memory: 1.101 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_120_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.423 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.786 seconds; current allocated memory: 1.101 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 2 seconds. Elapsed time: 45.42 seconds; current allocated memory: 394.379 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 3 seconds. Total elapsed time: 46.723 seconds; peak allocated memory: 1.101 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_pipeline ClefiaKeySet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 715.137 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.812 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet' completely with a factor of 12 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.095 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.1' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.2' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11831' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.143' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.110' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11150' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11151' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11152' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.115' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.114' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11831': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.143': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.110': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11150': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11151': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11152': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11153': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.114': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF1Xor.3' into 'clefia' (clefia.c:195) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.482 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.831 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.110' to 'ByteXor_110'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.1' to 'ByteXor_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11150' to 'ByteXor_11150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11152' to 'ByteXor_11152'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.143' to 'ByteXor_143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.111' to 'ByteXor_111'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.2' to 'ByteXor_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11831' to 'ByteCpy_11831'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11151' to 'ByteXor_11151'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.555 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.110': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11150': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11152': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.143': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.111': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.115' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.115' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.912 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.036 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.415 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11831': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11151': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.408 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.045 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.317 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.401 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.327 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.772 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.766 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11831'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.559 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_120_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.434 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.818 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 26 seconds. CPU system time: 2 seconds. Elapsed time: 44.703 seconds; current allocated memory: 418.754 MB.
INFO: [HLS 200-112] Total CPU user time: 27 seconds. Total CPU system time: 3 seconds. Total elapsed time: 45.95 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaKeySet 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 860.816 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.803 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet' completely with a factor of 12 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.027 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.1' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.2' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11831' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.143' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.110' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11150' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11151' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11152' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.115' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.114' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11831': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.143': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.110': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11150': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11151': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11152': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11153': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.114': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF1Xor.3' into 'clefia' (clefia.c:195) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.487 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.831 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.110' to 'ByteXor_110'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.1' to 'ByteXor_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11150' to 'ByteXor_11150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11152' to 'ByteXor_11152'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.143' to 'ByteXor_143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.111' to 'ByteXor_111'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.2' to 'ByteXor_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11831' to 'ByteCpy_11831'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11151' to 'ByteXor_11151'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.110': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11150': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11152': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.143': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.111': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.115' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.896 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.043 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.452 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11831': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11151': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.406 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.535 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.317 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.382 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.367 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.717 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.73 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11831'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_120_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.457 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.776 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 2 seconds. Elapsed time: 44.359 seconds; current allocated memory: 275.582 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 3 seconds. Total elapsed time: 45.795 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 718.207 MB.
INFO: [HLS 200-10] Analyzing design file 'clefia.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'ClefiaGfn4Inv_label5' is marked as complete unroll implied by the pipeline pragma (clefia.c:230:24)
INFO: [HLS 214-291] Loop 'ClefiaKeySet256_label10' is marked as complete unroll implied by the pipeline pragma (clefia.c:373:27)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label9' is marked as complete unroll implied by the pipeline pragma (clefia.c:340:26)
INFO: [HLS 214-291] Loop 'ClefiaKeySet192_label8' is marked as complete unroll implied by the pipeline pragma (clefia.c:329:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn8_label4' is marked as complete unroll implied by the pipeline pragma (clefia.c:210:21)
INFO: [HLS 214-291] Loop 'ClefiaKeySet128_label7' is marked as complete unroll implied by the pipeline pragma (clefia.c:309:26)
INFO: [HLS 214-291] Loop 'ClefiaGfn4_label3' is marked as complete unroll implied by the pipeline pragma (clefia.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (clefia.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (clefia.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet256_label10' (clefia.c:373:27) in function 'ClefiaKeySet256' completely with a factor of 13 (clefia.c:360:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label9' (clefia.c:340:26) in function 'ClefiaKeySet192' completely with a factor of 11 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet192_label8' (clefia.c:329:26) in function 'ClefiaKeySet192' completely with a factor of 8 (clefia.c:321:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn8_label4' (clefia.c:210:21) in function 'ClefiaGfn8' completely with a factor of 10 (clefia.c:206:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaKeySet128_label7' (clefia.c:309:26) in function 'ClefiaKeySet128' completely with a factor of 9 (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaKeySet128' (clefia.c:296:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet128' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet192' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaKeySet256' into 'ClefiaKeySet' (clefia.c:394:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (clefia.c:410:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4Inv' into 'ClefiaDecrypt' (clefia.c:427:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-178] Inlining function 'ClefiaDecrypt' into 'clefia' (clefia.c:451:0)
INFO: [HLS 214-186] Unrolling loop 'ClefiaGfn4_label3' (clefia.c:193:21) in function 'ClefiaKeySet' completely with a factor of 12 (clefia.c:394:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (clefia.c:123:18) in function 'ByteXor.1' completely with a factor of 4 (clefia.c:122:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.2' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (clefia.c:116:18) in function 'ByteCpy.1' completely with a factor of 16 (clefia.c:115:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.927 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia' (clefia.c:450).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.111' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.116' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.1' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112.2' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.117' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.11831' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.112' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.113' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.114' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.143' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.118' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.119' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.120' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.121' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.110' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11150' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11151' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteXor.11152' (clefia.c:21:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.115' (clefia.c:20:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ByteCpy.114' (clefia.c:20:1).
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4_label3' (clefia.c:188) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ClefiaGfn4Inv_label5' (clefia.c:224) in function 'clefia': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.111': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.116': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.117': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.11831': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.112': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.113': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.114': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.143': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.118': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.119': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.120': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.121': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.110': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11150': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11151': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11152': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteXor_label2' (clefia.c:124) in function 'ByteXor.11153': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.115': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'ByteCpy_label1' (clefia.c:117) in function 'ByteCpy.114': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:167) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'x' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'y' (clefia.c:144) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'x' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'y' (clefia.c:144) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8.1' into 'ClefiaKeySet' (clefia.c:336) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaGfn8' into 'ClefiaKeySet' (clefia.c:369) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF0Xor' into 'clefia' (clefia.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'ClefiaF1Xor.3' into 'clefia' (clefia.c:195) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia' (clefia.c:450)...64 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.2' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor.1' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF1Xor' (clefia.c:171:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.2' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.125' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ClefiaF0Xor.1' (clefia.c:148:1)...16 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.446 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'skey256' (clefia.c:330:21)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:246:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:247:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:248:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:249:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:250:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:251:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:252:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:253:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:255:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:256:8)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:257:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:259:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:260:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:261:9)
INFO: [HLS 200-472] Inferring partial write operation for 't' (clefia.c:262:9)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:124:12)
INFO: [HLS 200-472] Inferring partial write operation for 'dst' (clefia.c:117:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.864 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia' ...
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.115' to 'ByteCpy_115'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.110' to 'ByteXor_110'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.118' to 'ByteCpy_118'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.2' to 'ClefiaF0Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.1' to 'ClefiaF1Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.114' to 'ByteCpy_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112' to 'ByteXor_112'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.113' to 'ByteXor_113'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.117' to 'ByteCpy_117'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaDoubleSwap.1' to 'ClefiaDoubleSwap_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.1' to 'ByteXor_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11150' to 'ByteXor_11150'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.1' to 'ClefiaF0Xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.114' to 'ByteXor_114'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.121' to 'ByteCpy_121'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11152' to 'ByteXor_11152'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.143' to 'ByteXor_143'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF0Xor.125' to 'ClefiaF0Xor_125'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.119' to 'ByteCpy_119'.
WARNING: [SYN 201-103] Legalizing function name 'ClefiaF1Xor.2' to 'ClefiaF1Xor_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.116' to 'ByteCpy_116'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.120' to 'ByteCpy_120'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.111' to 'ByteXor_111'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.1' to 'ByteCpy_1'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.112.2' to 'ByteXor_112_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.11831' to 'ByteCpy_11831'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.11151' to 'ByteXor_11151'.
WARNING: [SYN 201-103] Legalizing function name 'ByteCpy.2' to 'ByteCpy_2'.
WARNING: [SYN 201-103] Legalizing function name 'ByteXor.1' to 'ByteXor_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.115': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.110': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ClefiaMul2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ClefiaMul2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.118': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.2': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.1': contains subfunction 'ByteXor.110' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.113': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.117': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap.1': contains subfunction 'ByteCpy.117' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11150': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.1': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor': contains subfunction 'ByteXor.11150' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.114': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.121': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11152': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.143': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF0Xor.125': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.119': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaF1Xor.2': contains subfunction 'ByteXor.11152' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.116': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.120': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.111': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaDoubleSwap': contains subfunction 'ByteCpy' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'ClefiaKeySet': contains subfunction 'ByteCpy.115' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.891 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.117 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.1'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load', clefia.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_1', clefia.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_2', clefia.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_3', clefia.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_10', clefia.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_1' (function 'ByteCpy.1'): Unable to schedule 'load' operation ('pt_load_14', clefia.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.419 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.112.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteCpy.11831': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'ByteXor.11151': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteCpy.2'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_1', clefia.c:117) on array 'src' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_3', clefia.c:117) on array 'src' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_5', clefia.c:117) on array 'src' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'load' operation ('src_load_7', clefia.c:117) on array 'src' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'src'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_17_write_ln117', clefia.c:117) of variable 'src_load_10', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'ByteCpy_2' (function 'ByteCpy.2'): Unable to schedule 'store' operation ('Clefia_enc_addr_21_write_ln117', clefia.c:117) of variable 'src_load_14', clefia.c:117 on array 'Clefia_enc' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 17, function 'ByteCpy.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ByteXor.1'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_1_write_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_3_write_ln124', clefia.c:124) of variable 'xor_ln124_1', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_5_write_ln124', clefia.c:124) of variable 'xor_ln124_2', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
WARNING: [HLS 200-880] The II Violation in module 'ByteXor_1' (function 'ByteXor.1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('Clefia_enc_addr_7_write_ln124', clefia.c:124) of variable 'xor_ln124_3', clefia.c:124 on array 'Clefia_enc' and 'load' operation ('Clefia_enc_load', clefia.c:124) on array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 8, Depth = 8, function 'ByteXor.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'clefia': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.042 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_115' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_115'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.322 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaMul2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaMul2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_113' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_113'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_117' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_117'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.262 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.211 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.525 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_121' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_121'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11152' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11152'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.159 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF0Xor_125' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF0Xor_125'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_119' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_119'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaF1Xor_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaF1Xor_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_116' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_116'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.347 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_120' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_120'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_111' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_111'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaDoubleSwap' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaDoubleSwap'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ClefiaKeySet' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ClefiaKeySet'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_1' pipeline 'ByteCpy.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.744 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_112_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_112_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_11831' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_11831'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_11151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_11151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteCpy_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ByteCpy_2' pipeline 'ByteCpy.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteCpy_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ByteXor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ByteXor_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/key_bitlen' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_enc' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia/Clefia_dec' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'key_bitlen', 'Clefia_enc', 'Clefia_dec' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaF1Xor_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ByteCpy_120_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_skey_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con192_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con256_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_ClefiaKeySet_con128_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_3_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_skey256_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_ClefiaKeySet_lk_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_rk_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.483 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.784 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 141.16 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 2 seconds. Elapsed time: 44.857 seconds; current allocated memory: 416.414 MB.
INFO: [HLS 200-112] Total CPU user time: 28 seconds. Total CPU system time: 3 seconds. Total elapsed time: 46.101 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file CLEFIA_ip/solution3/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 17.322 seconds; current allocated memory: 414.855 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.545 seconds; peak allocated memory: 1.109 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.534 seconds; current allocated memory: 0.250 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.617 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./CLEFIA_ip/solution3/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia key_bitlen 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia Clefia_dec 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet256/ClefiaKeySet256_label10 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label8 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet192/ClefiaKeySet192_label9 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaKeySet128/ClefiaKeySet128_label7 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaConSet/ClefiaConSet_label6 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4Inv/ClefiaGfn4Inv_label5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteXor/ByteXor_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ByteCpy/ByteCpy_label1 
INFO: [HLS 200-1510] Running: set_directive_top -name clefia clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteCpy 
INFO: [HLS 200-1510] Running: set_directive_inline -off ByteXor 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive -off ClefiaMul2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF0Xor 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off ClefiaF1Xor 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn4/ClefiaGfn4_label3 
INFO: [HLS 200-1510] Running: set_directive_unroll ClefiaGfn8/ClefiaGfn8_label4 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 17.183 seconds; current allocated memory: 402.602 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 18.507 seconds; peak allocated memory: 1.099 GB.
