Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Mar  9 13:27:41 2017
| Host         : linux-Inspiron-5565 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.171        0.000                      0                 7830        0.005        0.000                      0                 7830        3.750        0.000                       0                  3198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 2.500}        5.000           200.000         
clk_fpga_2  {0.000 4.000}        8.000           125.000         
clk_fpga_3  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.171        0.000                      0                 7830        0.005        0.000                      0                 7830        3.750        0.000                       0                  3198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 5.054ns (52.428%)  route 4.586ns (47.572%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.686     2.980    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/ap_clk
    RAMB36_X2Y16         RAMB36E1                                     r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.454     5.434 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/DOADO[19]
                         net (fo=2, routed)           0.954     6.388    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_42_fu_190_p2_carry_i_40[19]
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.512 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_42_fu_190_p2_carry_i_27/O
                         net (fo=1, routed)           0.000     6.512    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_42_fu_190_p2_carry_i_27_n_15
    SLICE_X35Y83         MUXF7 (Prop_muxf7_I0_O)      0.238     6.750 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_42_fu_190_p2_carry_i_14/O
                         net (fo=5, routed)           0.736     7.486    xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/int_c_shift_reg[0]_2
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.298     7.784 r  xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_42_fu_190_p2_carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.784    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/S[1]
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.334 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/tmp_42_fu_190_p2_carry/CO[3]
                         net (fo=4, routed)           1.061     9.395    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg[0]
    SLICE_X34Y80         LUT3 (Prop_lut3_I2_O)        0.124     9.519 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0_i_11__2/O
                         net (fo=2, routed)           0.174     9.693    xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/ap_CS_fsm_reg[2]_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.817 r  xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0_255_0_0_i_2__2/O
                         net (fo=17, routed)          0.369    10.185    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/p_0_in
    SLICE_X33Y81         LUT4 (Prop_lut4_I1_O)        0.124    10.309 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0_i_10__2/O
                         net (fo=8, routed)           0.886    11.195    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/A0
    SLICE_X32Y81         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.397    11.592 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.592    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/OA
    SLICE_X32Y81         MUXF7 (Prop_muxf7_I1_O)      0.214    11.806 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000    11.806    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/O1
    SLICE_X32Y81         MUXF8 (Prop_muxf8_I1_O)      0.088    11.894 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.407    12.301    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/q00[1]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.319    12.620 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/q0[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.620    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/q0[1]_i_1__0_n_15
    SLICE_X33Y82         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.471    12.650    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ap_clk
    SLICE_X33Y82         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]/C
                         clock pessimism              0.263    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.032    12.791    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                         -12.620    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 4.454ns (46.201%)  route 5.186ns (53.799%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.680     2.974    xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/ap_clk
    RAMB18_X2Y31         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y31         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     5.428 f  xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/DOADO[7]
                         net (fo=22, routed)          1.216     6.644    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/carry_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_9[7]
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.150     6.794 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/carry_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0_255_0_0_i_40/O
                         net (fo=2, routed)           0.590     7.384    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/grp_bigint_math_bigint_compare_fu_194_b_q0[7]
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.328     7.712 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0_255_0_0_i_16__1/O
                         net (fo=1, routed)           0.561     8.273    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0_255_0_0_i_16__1_n_15
    SLICE_X28Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.658 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0_255_0_0_i_11__1/CO[3]
                         net (fo=4, routed)           0.907     9.566    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/carry_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_8[0]
    SLICE_X31Y75         LUT5 (Prop_lut5_I0_O)        0.124     9.690 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/carry_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0_255_0_0_i_15__1/O
                         net (fo=8, routed)           0.459    10.148    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ap_CS_fsm_reg[2]
    SLICE_X31Y76         LUT4 (Prop_lut4_I1_O)        0.124    10.272 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0_i_10__1/O
                         net (fo=8, routed)           1.015    11.287    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/A0
    SLICE_X30Y76         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.268    11.555 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    11.555    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/OA
    SLICE_X30Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    11.769 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000    11.769    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/O1
    SLICE_X30Y76         MUXF8 (Prop_muxf8_I1_O)      0.088    11.857 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.438    12.295    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/q00[1]
    SLICE_X31Y77         LUT6 (Prop_lut6_I1_O)        0.319    12.614 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/q0[1]_i_1/O
                         net (fo=1, routed)           0.000    12.614    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/q0[1]_i_1_n_15
    SLICE_X31Y77         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.511    12.690    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ap_clk
    SLICE_X31Y77         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]/C
                         clock pessimism              0.229    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X31Y77         FDRE (Setup_fdre_C_D)        0.031    12.796    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.796    
                         arrival time                         -12.614    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.549ns  (logic 4.818ns (50.458%)  route 4.731ns (49.542%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT4=2 LUT6=3 MUXF7=2 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.686     2.980    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/ap_clk
    RAMB36_X2Y16         RAMB36E1                                     r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[19])
                                                      2.454     5.434 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/DOADO[19]
                         net (fo=2, routed)           0.954     6.388    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_42_fu_190_p2_carry_i_40[19]
    SLICE_X35Y83         LUT6 (Prop_lut6_I0_O)        0.124     6.512 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_42_fu_190_p2_carry_i_27/O
                         net (fo=1, routed)           0.000     6.512    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_42_fu_190_p2_carry_i_27_n_15
    SLICE_X35Y83         MUXF7 (Prop_muxf7_I0_O)      0.238     6.750 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/tmp_42_fu_190_p2_carry_i_14/O
                         net (fo=5, routed)           0.736     7.486    xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/int_c_shift_reg[0]_2
    SLICE_X33Y79         LUT4 (Prop_lut4_I3_O)        0.298     7.784 r  xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_42_fu_190_p2_carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.784    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/S[1]
    SLICE_X33Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.334 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/tmp_42_fu_190_p2_carry/CO[3]
                         net (fo=4, routed)           1.061     9.395    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg[0]
    SLICE_X34Y80         LUT3 (Prop_lut3_I2_O)        0.124     9.519 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0_i_11__2/O
                         net (fo=2, routed)           0.174     9.693    xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/ap_CS_fsm_reg[2]_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.817 r  xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0_255_0_0_i_2__2/O
                         net (fo=17, routed)          0.369    10.185    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/p_0_in
    SLICE_X33Y81         LUT4 (Prop_lut4_I1_O)        0.124    10.309 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0_i_10__2/O
                         net (fo=8, routed)           1.142    11.452    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/A0
    SLICE_X32Y82         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124    11.576 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000    11.576    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/OD
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I0_O)      0.241    11.817 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    11.817    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/O0
    SLICE_X32Y82         MUXF8 (Prop_muxf8_I0_O)      0.098    11.915 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.295    12.210    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/q00[0]
    SLICE_X33Y82         LUT6 (Prop_lut6_I0_O)        0.319    12.529 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/q0[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.529    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/q0[0]_i_1__0_n_15
    SLICE_X33Y82         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.471    12.650    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ap_clk
    SLICE_X33Y82         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]/C
                         clock pessimism              0.263    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X33Y82         FDRE (Setup_fdre_C_D)        0.031    12.790    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.790    
                         arrival time                         -12.529    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 4.498ns (47.309%)  route 5.010ns (52.691%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.974ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.680     2.974    xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/ap_clk
    RAMB18_X2Y31         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y31         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     5.428 f  xc7z020_i/bigint_math_0/inst/loopCount_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/DOADO[7]
                         net (fo=22, routed)          1.216     6.644    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/carry_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_9[7]
    SLICE_X32Y76         LUT3 (Prop_lut3_I2_O)        0.150     6.794 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/carry_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0_255_0_0_i_40/O
                         net (fo=2, routed)           0.590     7.384    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/grp_bigint_math_bigint_compare_fu_194_b_q0[7]
    SLICE_X33Y75         LUT6 (Prop_lut6_I4_O)        0.328     7.712 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0_255_0_0_i_16__1/O
                         net (fo=1, routed)           0.561     8.273    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0_255_0_0_i_16__1_n_15
    SLICE_X28Y75         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.658 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0_255_0_0_i_11__1/CO[3]
                         net (fo=4, routed)           0.907     9.566    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/carry_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_8[0]
    SLICE_X31Y75         LUT5 (Prop_lut5_I0_O)        0.124     9.690 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/carry_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0_255_0_0_i_15__1/O
                         net (fo=8, routed)           0.623    10.312    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ap_CS_fsm_reg[2]
    SLICE_X30Y77         LUT4 (Prop_lut4_I1_O)        0.124    10.436 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0_i_8__1/O
                         net (fo=8, routed)           0.704    11.140    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/A2
    SLICE_X30Y75         RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.269    11.409 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_C/O
                         net (fo=1, routed)           0.000    11.409    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/OC
    SLICE_X30Y75         MUXF7 (Prop_muxf7_I1_O)      0.247    11.656 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/F7.B/O
                         net (fo=1, routed)           0.000    11.656    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/O0
    SLICE_X30Y75         MUXF8 (Prop_muxf8_I0_O)      0.098    11.754 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/F8/O
                         net (fo=1, routed)           0.409    12.163    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/q00[0]
    SLICE_X31Y77         LUT6 (Prop_lut6_I1_O)        0.319    12.482 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/q0[0]_i_1/O
                         net (fo=1, routed)           0.000    12.482    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/q0[0]_i_1_n_15
    SLICE_X31Y77         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.511    12.690    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/ap_clk
    SLICE_X31Y77         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]/C
                         clock pessimism              0.229    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X31Y77         FDRE (Setup_fdre_C_D)        0.032    12.797    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_compare_fu_194/state_U/bigint_math_bigint_compare_state_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                         -12.482    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 3.563ns (38.690%)  route 5.646ns (61.310%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.754     3.048    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ap_clk
    RAMB18_X3Y38         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     3.930 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/DOADO[5]
                         net (fo=18, routed)          1.393     5.323    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.447 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U/bigint_math_bigint_add_1_tempB_ram_U/prod_fu_331_p2__14_carry_i_1/O
                         net (fo=4, routed)           0.571     6.018    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U_n_50
    SLICE_X54Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.414 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry/CO[3]
                         net (fo=1, routed)           0.001     6.415    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry_n_15
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.738 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry__0/O[1]
                         net (fo=2, routed)           0.529     7.267    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_3[0]
    SLICE_X52Y101        LUT4 (Prop_lut4_I0_O)        0.306     7.573 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_9/O
                         net (fo=2, routed)           0.811     8.383    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_9_n_15
    SLICE_X54Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.507 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_1/O
                         net (fo=2, routed)           0.506     9.013    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/carry_reg_542_reg[2]_2[0]
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     9.137 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.137    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U_n_68
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.538 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.538    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__0_n_15
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.867 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__1/O[3]
                         net (fo=2, routed)           0.597    10.464    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/carry_fu_343_p4[6]
    SLICE_X54Y98         LUT4 (Prop_lut4_I0_O)        0.306    10.770 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_2/O
                         net (fo=1, routed)           0.591    11.361    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_2_n_15
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.485 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_1/O
                         net (fo=3, routed)           0.326    11.811    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_fu_359_p2
    SLICE_X57Y97         LUT2 (Prop_lut2_I1_O)        0.124    11.935 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_CS_fsm[12]_i_1__1/O
                         net (fo=9, routed)           0.323    12.258    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_NS_fsm[12]
    SLICE_X58Y97         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.538    12.717    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_clk
    SLICE_X58Y97         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[0]/C
                         clock pessimism              0.229    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X58Y97         FDRE (Setup_fdre_C_CE)      -0.169    12.623    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[0]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 3.563ns (38.690%)  route 5.646ns (61.310%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.754     3.048    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ap_clk
    RAMB18_X3Y38         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     3.930 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/DOADO[5]
                         net (fo=18, routed)          1.393     5.323    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.447 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U/bigint_math_bigint_add_1_tempB_ram_U/prod_fu_331_p2__14_carry_i_1/O
                         net (fo=4, routed)           0.571     6.018    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U_n_50
    SLICE_X54Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.414 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry/CO[3]
                         net (fo=1, routed)           0.001     6.415    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry_n_15
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.738 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry__0/O[1]
                         net (fo=2, routed)           0.529     7.267    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_3[0]
    SLICE_X52Y101        LUT4 (Prop_lut4_I0_O)        0.306     7.573 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_9/O
                         net (fo=2, routed)           0.811     8.383    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_9_n_15
    SLICE_X54Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.507 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_1/O
                         net (fo=2, routed)           0.506     9.013    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/carry_reg_542_reg[2]_2[0]
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     9.137 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.137    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U_n_68
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.538 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.538    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__0_n_15
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.867 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__1/O[3]
                         net (fo=2, routed)           0.597    10.464    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/carry_fu_343_p4[6]
    SLICE_X54Y98         LUT4 (Prop_lut4_I0_O)        0.306    10.770 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_2/O
                         net (fo=1, routed)           0.591    11.361    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_2_n_15
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.485 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_1/O
                         net (fo=3, routed)           0.326    11.811    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_fu_359_p2
    SLICE_X57Y97         LUT2 (Prop_lut2_I1_O)        0.124    11.935 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_CS_fsm[12]_i_1__1/O
                         net (fo=9, routed)           0.323    12.258    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_NS_fsm[12]
    SLICE_X58Y97         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.538    12.717    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_clk
    SLICE_X58Y97         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[1]/C
                         clock pessimism              0.229    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X58Y97         FDRE (Setup_fdre_C_CE)      -0.169    12.623    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[1]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 3.563ns (38.690%)  route 5.646ns (61.310%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.754     3.048    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ap_clk
    RAMB18_X3Y38         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     3.930 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/DOADO[5]
                         net (fo=18, routed)          1.393     5.323    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.447 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U/bigint_math_bigint_add_1_tempB_ram_U/prod_fu_331_p2__14_carry_i_1/O
                         net (fo=4, routed)           0.571     6.018    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U_n_50
    SLICE_X54Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.414 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry/CO[3]
                         net (fo=1, routed)           0.001     6.415    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry_n_15
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.738 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry__0/O[1]
                         net (fo=2, routed)           0.529     7.267    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_3[0]
    SLICE_X52Y101        LUT4 (Prop_lut4_I0_O)        0.306     7.573 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_9/O
                         net (fo=2, routed)           0.811     8.383    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_9_n_15
    SLICE_X54Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.507 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_1/O
                         net (fo=2, routed)           0.506     9.013    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/carry_reg_542_reg[2]_2[0]
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     9.137 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.137    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U_n_68
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.538 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.538    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__0_n_15
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.867 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__1/O[3]
                         net (fo=2, routed)           0.597    10.464    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/carry_fu_343_p4[6]
    SLICE_X54Y98         LUT4 (Prop_lut4_I0_O)        0.306    10.770 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_2/O
                         net (fo=1, routed)           0.591    11.361    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_2_n_15
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.485 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_1/O
                         net (fo=3, routed)           0.326    11.811    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_fu_359_p2
    SLICE_X57Y97         LUT2 (Prop_lut2_I1_O)        0.124    11.935 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_CS_fsm[12]_i_1__1/O
                         net (fo=9, routed)           0.323    12.258    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_NS_fsm[12]
    SLICE_X58Y97         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.538    12.717    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_clk
    SLICE_X58Y97         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[2]/C
                         clock pessimism              0.229    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X58Y97         FDRE (Setup_fdre_C_CE)      -0.169    12.623    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[2]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 3.563ns (38.690%)  route 5.646ns (61.310%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.754     3.048    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ap_clk
    RAMB18_X3Y38         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     3.930 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/DOADO[5]
                         net (fo=18, routed)          1.393     5.323    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.447 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U/bigint_math_bigint_add_1_tempB_ram_U/prod_fu_331_p2__14_carry_i_1/O
                         net (fo=4, routed)           0.571     6.018    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U_n_50
    SLICE_X54Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.414 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry/CO[3]
                         net (fo=1, routed)           0.001     6.415    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry_n_15
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.738 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry__0/O[1]
                         net (fo=2, routed)           0.529     7.267    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_3[0]
    SLICE_X52Y101        LUT4 (Prop_lut4_I0_O)        0.306     7.573 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_9/O
                         net (fo=2, routed)           0.811     8.383    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_9_n_15
    SLICE_X54Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.507 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_1/O
                         net (fo=2, routed)           0.506     9.013    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/carry_reg_542_reg[2]_2[0]
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     9.137 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.137    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U_n_68
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.538 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.538    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__0_n_15
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.867 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__1/O[3]
                         net (fo=2, routed)           0.597    10.464    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/carry_fu_343_p4[6]
    SLICE_X54Y98         LUT4 (Prop_lut4_I0_O)        0.306    10.770 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_2/O
                         net (fo=1, routed)           0.591    11.361    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_2_n_15
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.485 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_1/O
                         net (fo=3, routed)           0.326    11.811    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_fu_359_p2
    SLICE_X57Y97         LUT2 (Prop_lut2_I1_O)        0.124    11.935 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_CS_fsm[12]_i_1__1/O
                         net (fo=9, routed)           0.323    12.258    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_NS_fsm[12]
    SLICE_X58Y97         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.538    12.717    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_clk
    SLICE_X58Y97         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[3]/C
                         clock pessimism              0.229    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X58Y97         FDRE (Setup_fdre_C_CE)      -0.169    12.623    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[3]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 3.563ns (38.690%)  route 5.646ns (61.310%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.754     3.048    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ap_clk
    RAMB18_X3Y38         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     3.930 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/DOADO[5]
                         net (fo=18, routed)          1.393     5.323    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.447 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U/bigint_math_bigint_add_1_tempB_ram_U/prod_fu_331_p2__14_carry_i_1/O
                         net (fo=4, routed)           0.571     6.018    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U_n_50
    SLICE_X54Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.414 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry/CO[3]
                         net (fo=1, routed)           0.001     6.415    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry_n_15
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.738 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry__0/O[1]
                         net (fo=2, routed)           0.529     7.267    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_3[0]
    SLICE_X52Y101        LUT4 (Prop_lut4_I0_O)        0.306     7.573 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_9/O
                         net (fo=2, routed)           0.811     8.383    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_9_n_15
    SLICE_X54Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.507 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_1/O
                         net (fo=2, routed)           0.506     9.013    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/carry_reg_542_reg[2]_2[0]
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     9.137 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.137    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U_n_68
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.538 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.538    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__0_n_15
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.867 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__1/O[3]
                         net (fo=2, routed)           0.597    10.464    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/carry_fu_343_p4[6]
    SLICE_X54Y98         LUT4 (Prop_lut4_I0_O)        0.306    10.770 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_2/O
                         net (fo=1, routed)           0.591    11.361    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_2_n_15
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.485 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_1/O
                         net (fo=3, routed)           0.326    11.811    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_fu_359_p2
    SLICE_X57Y97         LUT2 (Prop_lut2_I1_O)        0.124    11.935 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_CS_fsm[12]_i_1__1/O
                         net (fo=9, routed)           0.323    12.258    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_NS_fsm[12]
    SLICE_X58Y97         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.538    12.717    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_clk
    SLICE_X58Y97         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[4]/C
                         clock pessimism              0.229    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X58Y97         FDRE (Setup_fdre_C_CE)      -0.169    12.623    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[4]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 3.563ns (38.690%)  route 5.646ns (61.310%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 12.717 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.754     3.048    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ap_clk
    RAMB18_X3Y38         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y38         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      0.882     3.930 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/DOADO[5]
                         net (fo=18, routed)          1.393     5.323    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_0[5]
    SLICE_X57Y99         LUT6 (Prop_lut6_I1_O)        0.124     5.447 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U/bigint_math_bigint_add_1_tempB_ram_U/prod_fu_331_p2__14_carry_i_1/O
                         net (fo=4, routed)           0.571     6.018    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempB_U_n_50
    SLICE_X54Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.414 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry/CO[3]
                         net (fo=1, routed)           0.001     6.415    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry_n_15
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.738 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__19_carry__0/O[1]
                         net (fo=2, routed)           0.529     7.267    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg_3[0]
    SLICE_X52Y101        LUT4 (Prop_lut4_I0_O)        0.306     7.573 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_9/O
                         net (fo=2, routed)           0.811     8.383    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_9_n_15
    SLICE_X54Y98         LUT4 (Prop_lut4_I0_O)        0.124     8.507 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_1/O
                         net (fo=2, routed)           0.506     9.013    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/carry_reg_542_reg[2]_2[0]
    SLICE_X55Y98         LUT5 (Prop_lut5_I0_O)        0.124     9.137 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U/bigint_math_bigint_add_1_tempB_ram_U/tmp_16_fu_338_p2__45_carry__0_i_5/O
                         net (fo=1, routed)           0.000     9.137    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tempA_U_n_68
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.538 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.538    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__0_n_15
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.867 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_16_fu_338_p2__45_carry__1/O[3]
                         net (fo=2, routed)           0.597    10.464    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/carry_fu_343_p4[6]
    SLICE_X54Y98         LUT4 (Prop_lut4_I0_O)        0.306    10.770 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_2/O
                         net (fo=1, routed)           0.591    11.361    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_2_n_15
    SLICE_X54Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.485 f  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_reg_548[0]_i_1/O
                         net (fo=3, routed)           0.326    11.811    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_18_fu_359_p2
    SLICE_X57Y97         LUT2 (Prop_lut2_I1_O)        0.124    11.935 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_CS_fsm[12]_i_1__1/O
                         net (fo=9, routed)           0.323    12.258    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_NS_fsm[12]
    SLICE_X58Y97         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        1.538    12.717    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_clk
    SLICE_X58Y97         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[5]/C
                         clock pessimism              0.229    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X58Y97         FDRE (Setup_fdre_C_CE)      -0.169    12.623    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_reg_552_reg[5]
  -------------------------------------------------------------------
                         required time                         12.623    
                         arrival time                         -12.258    
  -------------------------------------------------------------------
                         slack                                  0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_3_reg_580_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.236%)  route 0.391ns (67.764%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.580     0.916    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_clk
    SLICE_X61Y97         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_3_reg_580_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_3_reg_580_reg[3]/Q
                         net (fo=1, routed)           0.098     1.154    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/grp_bigint_math_bigint_zero_fu_217/sum_addr_3_reg_580_reg[7][1]
    SLICE_X60Y97         LUT6 (Prop_lut6_I2_O)        0.045     1.199 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/grp_bigint_math_bigint_zero_fu_217/ram_reg_i_6__14/O
                         net (fo=1, routed)           0.293     1.493    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_U/bigint_math_bigint_add_1_tempB_ram_U/ADDRARDADDR[3]
    RAMB18_X3Y40         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.973     1.339    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_U/bigint_math_bigint_add_1_tempB_ram_U/ap_clk
    RAMB18_X3Y40         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.035     1.304    
    RAMB18_X3Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.487    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_add_1_fu_138/b_addr_2_reg_419_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_add_1_fu_138/i_reg_141_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.760%)  route 0.220ns (57.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.548     0.884    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_add_1_fu_138/ap_clk
    SLICE_X50Y85         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_add_1_fu_138/b_addr_2_reg_419_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_add_1_fu_138/b_addr_2_reg_419_reg[7]/Q
                         net (fo=2, routed)           0.220     1.267    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_add_1_fu_138/b_addr_2_reg_419[7]
    SLICE_X49Y86         FDSE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_add_1_fu_138/i_reg_141_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.819     1.185    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_add_1_fu_138/ap_clk
    SLICE_X49Y86         FDSE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_add_1_fu_138/i_reg_141_reg[7]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X49Y86         FDSE (Hold_fdse_C_D)         0.070     1.220    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_add_1_fu_138/i_reg_141_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.555     0.891    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X39Y91         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[9]/Q
                         net (fo=1, routed)           0.110     1.142    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X38Y90         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.823     1.189    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y90         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X38Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.148ns (36.891%)  route 0.253ns (63.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.559     0.895    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[9]/Q
                         net (fo=4, routed)           0.253     1.296    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[47][9]
    SLICE_X36Y101        FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.911     1.277    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y101        FDRE                                         r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)        -0.001     1.241    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/reg_243_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_33_reg_585_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.250ns (66.712%)  route 0.125ns (33.288%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.660     0.996    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_clk
    SLICE_X59Y101        FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/reg_243_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/reg_243_reg[7]/Q
                         net (fo=2, routed)           0.125     1.262    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/reg_243[7]
    SLICE_X58Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.307 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_33_fu_448_p2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.307    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_33_fu_448_p2_carry__0_i_1_n_15
    SLICE_X58Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.371 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_33_fu_448_p2_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.371    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_33_fu_448_p2[7]
    SLICE_X58Y99         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_33_reg_585_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.848     1.214    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_clk
    SLICE_X58Y99         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_33_reg_585_reg[7]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.134     1.313    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/tmp_33_reg_585_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/ram_reg_i_36/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.204%)  route 0.244ns (59.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.552     0.888    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_clk
    SLICE_X50Y93         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y93         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_CS_fsm_reg[4]/Q
                         net (fo=17, routed)          0.244     1.296    xc7z020_i/bigint_math_0/grp_bigint_math_bigint_mul_1_fu_131_b_ce0
    SLICE_X44Y93         FDRE                                         r  xc7z020_i/bigint_math_0/ram_reg_i_36/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.824     1.190    xc7z020_i/bigint_math_0/ap_clk
    SLICE_X44Y93         FDRE                                         r  xc7z020_i/bigint_math_0/ram_reg_i_36/C
                         clock pessimism             -0.035     1.155    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.070     1.225    xc7z020_i/bigint_math_0/ram_reg_i_36
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.554     0.890    xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/ap_clk
    SLICE_X36Y88         FDRE                                         r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y88         FDRE (Prop_fdre_C_Q)         0.164     1.054 r  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/rdata_reg[8]/Q
                         net (fo=1, routed)           0.116     1.170    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X36Y90         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.823     1.189    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y90         SRLC32E                                      r  xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.907    
    SLICE_X36Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    xc7z020_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/i_2_reg_392_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.051%)  route 0.165ns (53.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.551     0.887    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/ap_clk
    SLICE_X48Y64         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/ap_CS_fsm_reg[4]/Q
                         net (fo=14, routed)          0.165     1.193    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/Q[0]
    SLICE_X51Y62         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/i_2_reg_392_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.816     1.182    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/ap_clk
    SLICE_X51Y62         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/i_2_reg_392_reg[0]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X51Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.108    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/i_2_reg_392_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/ap_CS_fsm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/i_2_reg_392_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.051%)  route 0.165ns (53.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.551     0.887    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/ap_clk
    SLICE_X48Y64         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/ap_CS_fsm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y64         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/ap_CS_fsm_reg[4]/Q
                         net (fo=14, routed)          0.165     1.193    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/Q[0]
    SLICE_X51Y62         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/i_2_reg_392_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.816     1.182    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/ap_clk
    SLICE_X51Y62         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/i_2_reg_392_reg[1]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X51Y62         FDRE (Hold_fdre_C_CE)       -0.039     1.108    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_add_fu_186/i_2_reg_392_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_3_reg_580_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.661ns  (logic 0.227ns (34.323%)  route 0.434ns (65.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.580     0.916    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/ap_clk
    SLICE_X63Y98         FDRE                                         r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_3_reg_580_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.128     1.044 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_addr_3_reg_580_reg[2]/Q
                         net (fo=1, routed)           0.140     1.184    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/grp_bigint_math_bigint_zero_fu_223/sum_addr_3_reg_580_reg[5][1]
    SLICE_X63Y98         LUT5 (Prop_lut5_I2_O)        0.099     1.283 r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/grp_bigint_math_bigint_zero_fu_223/ram_reg_i_7__14/O
                         net (fo=1, routed)           0.294     1.577    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_U/bigint_math_bigint_add_1_tempB_ram_U/ADDRARDADDR[2]
    RAMB18_X3Y40         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    xc7z020_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  xc7z020_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3198, routed)        0.973     1.339    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_U/bigint_math_bigint_add_1_tempB_ram_U/ap_clk
    RAMB18_X3Y40         RAMB18E1                                     r  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.035     1.304    
    RAMB18_X3Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.487    xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_mul_1_fu_131/sum_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xc7z020_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_a/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y17  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_a/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_b/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_b/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_c/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_d/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  xc7z020_i/bigint_math_0/inst/bigint_math_PERIPH_BUS_s_axi_U/int_d/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X4Y26  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_mul_fu_178/tempB_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y30  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/carry_U/bigint_math_bigint_add_1_tempB_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y81  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y81  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y81  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y81  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y71  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_sub_fu_170/grp_bigint_math_bigint_compare_fu_244/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y71  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_sub_fu_170/grp_bigint_math_bigint_compare_fu_244/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y71  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_sub_fu_170/grp_bigint_math_bigint_compare_fu_244/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y71  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_sub_fu_170/grp_bigint_math_bigint_compare_fu_244/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y81  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_sub_1_fu_162/grp_bigint_math_bigint_compare_fu_238/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y81  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_sub_1_fu_162/grp_bigint_math_bigint_compare_fu_238/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y82  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y72  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_sub_fu_170/grp_bigint_math_bigint_compare_fu_244/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y72  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_sub_fu_170/grp_bigint_math_bigint_compare_fu_244/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y72  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_sub_fu_170/grp_bigint_math_bigint_compare_fu_244/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y72  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_sub_fu_170/grp_bigint_math_bigint_compare_fu_244/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_1_1/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y82  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_sub_1_fu_162/grp_bigint_math_bigint_compare_fu_238/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y82  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_sub_1_fu_162/grp_bigint_math_bigint_compare_fu_238/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y82  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_sub_1_fu_162/grp_bigint_math_bigint_compare_fu_238/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X62Y82  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_div_fu_119/grp_bigint_math_bigint_sub_1_fu_162/grp_bigint_math_bigint_compare_fu_238/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X32Y82  xc7z020_i/bigint_math_0/inst/grp_bigint_math_bigint_compare_fu_145/state_U/bigint_math_bigint_compare_state_ram_U/ram_reg_0_255_0_0/RAMS64E_A/CLK



