

================================================================
== Vivado HLS Report for 'invShiftRows'
================================================================
* Date:           Mon Nov 11 23:25:48 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.644 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        9|      117| 90.000 ns | 1.170 us |    9|  117|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1         |        8|      116|  2 ~ 29  |          -|          -|      4|    no    |
        | + Loop 1.1      |        0|       27|         9|          -|          -| 0 ~ 3 |    no    |
        |  ++ Loop 1.1.1  |        6|        6|         2|          -|          -|      3|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     61|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    107|    -|
|Register         |        -|      -|      34|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      34|    168|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_141_p2         |     +    |      0|  0|  10|           2|           1|
    |i_fu_102_p2           |     +    |      0|  0|  12|           3|           1|
    |j_fu_153_p2           |     +    |      0|  0|  10|           2|           2|
    |icmp_ln516_fu_96_p2   |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln525_fu_136_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln528_fu_147_p2  |   icmp   |      0|  0|   8|           2|           1|
    |or_ln527_fu_125_p2    |    or    |      0|  0|   4|           4|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  61|          18|          13|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  38|          7|    1|          7|
    |i_0_i_reg_73    |   9|          2|    2|          4|
    |i_0_reg_62      |   9|          2|    3|          6|
    |j_0_i_reg_84    |   9|          2|    2|          4|
    |state_address0  |  27|          5|    4|         20|
    |state_d0        |  15|          3|    8|         24|
    +----------------+----+-----------+-----+-----------+
    |Total           | 107|         21|   20|         65|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  6|   0|    6|          0|
    |i_0_i_reg_73          |  2|   0|    2|          0|
    |i_0_reg_62            |  3|   0|    3|          0|
    |i_1_reg_211           |  2|   0|    2|          0|
    |i_reg_186             |  3|   0|    3|          0|
    |j_0_i_reg_84          |  2|   0|    2|          0|
    |j_reg_224             |  2|   0|    2|          0|
    |state_addr_1_reg_203  |  2|   0|    4|          2|
    |state_addr_reg_198    |  2|   0|    4|          2|
    |tmp_reg_216           |  8|   0|    8|          0|
    |trunc_ln517_reg_191   |  2|   0|    2|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 34|   0|   38|          4|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | invShiftRows | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | invShiftRows | return value |
|ap_start        |  in |    1| ap_ctrl_hs | invShiftRows | return value |
|ap_done         | out |    1| ap_ctrl_hs | invShiftRows | return value |
|ap_idle         | out |    1| ap_ctrl_hs | invShiftRows | return value |
|ap_ready        | out |    1| ap_ctrl_hs | invShiftRows | return value |
|state_address0  | out |    4|  ap_memory |     state    |     array    |
|state_ce0       | out |    1|  ap_memory |     state    |     array    |
|state_we0       | out |    1|  ap_memory |     state    |     array    |
|state_d0        | out |    8|  ap_memory |     state    |     array    |
|state_q0        |  in |    8|  ap_memory |     state    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

