### stm32f103c8t6

#### Clock configuration

##### HSI (High Speed Internal Clock)

```c++
// Enable HSI (== 0b1)
RCC->CR |= RCC_CR_HSION;
// Wait until HSI gets ready, CR(Clock Control Register)
while(!(RCC->CR & RCC_CR_HSIRDY));

// Select HSI as main system clock (== 0b00), CFGR(Clock Configuration Register)
RCC->CFGR &= ~RCC_CFGR_SW;
// Wait until main system clock set to HSI
while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI);
```

##### PLL (Phase-Locked Loops)

```c++
RCC->CR &= ~RCC_CR_PLLON;
while(RCC->CR & RCC_CR_PLLRDY);

// Set PLL muliplier to 4 (8Mhz * 4 == 32Mhz)
RCC->CFGR &= ~RCC_CFGR_PLLMULL;
RCC->CFGR |= RCC_CFGR_PLLMULL4;

RCC->CR |= RCC_CR_PLLON;
while(!(RCC->CR & RCC_CR_PLLRDY));

// Select PLL as main system clock (== 0b10)
RCC->CFGR &= ~RCC_CFGR_SW;
RCC->CFGR |= RCC_CFGR_SW_PLL;
// Wait until main system clock set to PLL
while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL);
```

##### TIM1 (Timer 1)

```c++
RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;

TIM1->CR1 |=  TIM_CR1_CEN;
TIM1->PSC = 32e3; // Divides <main-clock>/32000 == every 1ms
TIM1->ARR = 2000; // Reset every after reaching to 2000
```

