
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8776
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1024.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Classes/Embedded Systems/Final_Project/idk_man/top.v:7]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [E:/Classes/Embedded Systems/Final_Project/idk_man/debouncer.v:7]
INFO: [Synth 8-6157] synthesizing module 'clock_enable' [E:/Classes/Embedded Systems/Final_Project/idk_man/debouncer.v:21]
INFO: [Synth 8-6155] done synthesizing module 'clock_enable' (1#1) [E:/Classes/Embedded Systems/Final_Project/idk_man/debouncer.v:21]
INFO: [Synth 8-6157] synthesizing module 'my_dff_en' [E:/Classes/Embedded Systems/Final_Project/idk_man/debouncer.v:31]
INFO: [Synth 8-6155] done synthesizing module 'my_dff_en' (2#1) [E:/Classes/Embedded Systems/Final_Project/idk_man/debouncer.v:31]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (3#1) [E:/Classes/Embedded Systems/Final_Project/idk_man/debouncer.v:7]
INFO: [Synth 8-6157] synthesizing module 'int_log' [E:/Classes/Embedded Systems/Final_Project/idk_man/norm_logic/int_logic.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Classes/Embedded Systems/Final_Project/idk_man/norm_logic/int_logic.v:17]
WARNING: [Synth 8-567] referenced signal 'operation' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/idk_man/norm_logic/int_logic.v:15]
WARNING: [Synth 8-567] referenced signal 'opa_log' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/idk_man/norm_logic/int_logic.v:15]
WARNING: [Synth 8-567] referenced signal 'opb_log' should be on the sensitivity list [E:/Classes/Embedded Systems/Final_Project/idk_man/norm_logic/int_logic.v:15]
INFO: [Synth 8-6155] done synthesizing module 'int_log' (4#1) [E:/Classes/Embedded Systems/Final_Project/idk_man/norm_logic/int_logic.v:7]
INFO: [Synth 8-638] synthesizing module 'uart_out' [E:/Classes/Embedded Systems/Final_Project/idk_man/uart_out.vhd:31]
	Parameter DEBNC_CLOCKS bound to: 65536 - type: integer 
	Parameter PORT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'debouncer_2' declared at 'E:/Classes/Embedded Systems/Final_Project/idk_man/debouncer_2.vhd:42' bound to instance 'Inst_btn_debounce' of component 'debouncer_2' [E:/Classes/Embedded Systems/Final_Project/idk_man/uart_out.vhd:176]
INFO: [Synth 8-638] synthesizing module 'debouncer_2' [E:/Classes/Embedded Systems/Final_Project/idk_man/debouncer_2.vhd:50]
	Parameter DEBNC_CLOCKS bound to: 65536 - type: integer 
	Parameter PORT_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer_2' (5#1) [E:/Classes/Embedded Systems/Final_Project/idk_man/debouncer_2.vhd:50]
WARNING: [Synth 8-614] signal 'outA' is read in the process but is not in the sensitivity list [E:/Classes/Embedded Systems/Final_Project/idk_man/uart_out.vhd:260]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at 'E:/Classes/Embedded Systems/Final_Project/idk_man/UART_TX_CTRL.vhd:42' bound to instance 'Inst_UART_TX_CTRL' of component 'UART_TX_CTRL' [E:/Classes/Embedded Systems/Final_Project/idk_man/uart_out.vhd:358]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [E:/Classes/Embedded Systems/Final_Project/idk_man/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (6#1) [E:/Classes/Embedded Systems/Final_Project/idk_man/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'uart_out' (7#1) [E:/Classes/Embedded Systems/Final_Project/idk_man/uart_out.vhd:31]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Classes/Embedded Systems/Final_Project/idk_man/top.v:128]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Classes/Embedded Systems/Final_Project/idk_man/top.v:110]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [E:/Classes/Embedded Systems/Final_Project/idk_man/top.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1092.328 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Classes/Embedded Systems/Final_Project/idk_man/Basys3_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'en_IBUF'. [E:/Classes/Embedded Systems/Final_Project/idk_man/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Classes/Embedded Systems/Final_Project/idk_man/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Classes/Embedded Systems/Final_Project/idk_man/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Classes/Embedded Systems/Final_Project/idk_man/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1092.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1092.328 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'UART_TX_CTRL'
INFO: [Synth 8-802] inferred FSM for state register 'uartState_reg' in module 'uart_out'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'top'
WARNING: [Synth 8-327] inferring latch for variable 'out_temp_log_reg' [E:/Classes/Embedded Systems/Final_Project/idk_man/norm_logic/int_logic.v:19]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                load_bit |                               01 |                               01
                send_bit |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'sequential' in module 'UART_TX_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 rst_reg |                              000 |                              000
             ld_init_str |                              001 |                              001
               send_char |                              010 |                              010
                 rdy_low |                              011 |                              011
                wait_rdy |                              100 |                              100
                wait_btn |                              101 |                              101
              ld_btn_str |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uartState_reg' using encoding 'sequential' in module 'uart_out'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE2 |                              010 |                              011
                 iSTATE3 |                              011 |                              100
                 iSTATE4 |                              100 |                              101
                  iSTATE |                              101 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 234   
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   6 Input   16 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 185   
	  13 Input    8 Bit        Muxes := 141   
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 11    
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 27    
	   3 Input    1 Bit        Muxes := 9     
	  13 Input    1 Bit        Muxes := 10    
	   7 Input    1 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    39|
|3     |LUT1   |    11|
|4     |LUT2   |    39|
|5     |LUT3   |   115|
|6     |LUT4   |   166|
|7     |LUT5   |   439|
|8     |LUT6   |   272|
|9     |MUXF7  |   113|
|10    |MUXF8  |    52|
|11    |FDRE   |   611|
|12    |FDSE   |   235|
|13    |LD     |    16|
|14    |IBUF   |    18|
|15    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1092.328 ; gain = 67.551
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1092.328 ; gain = 67.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 1092.328 ; gain = 67.551
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1092.328 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 220 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'uart_out' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1092.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1092.328 ; gain = 67.551
INFO: [Common 17-1381] The checkpoint 'E:/Classes/Embedded Systems/Final_Project/Embedded_System_Final_Project/test_final_project/test_final_project.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  7 19:44:27 2020...
