
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore.v
# synth_design -part xc7z020clg484-3 -top td_fused_top_td_fused_tdf7_fmaps_memcore -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top td_fused_top_td_fused_tdf7_fmaps_memcore -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 271383 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 24.895 ; free physical = 246415 ; free virtual = 313519
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_td_fused_tdf7_fmaps_memcore' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore.v:15]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 6272 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'td_fused_top_td_fused_tdf7_fmaps_memcore_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore.v:53]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 6272 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_td_fused_tdf7_fmaps_memcore_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore.v:53]
INFO: [Synth 8-6155] done synthesizing module 'td_fused_top_td_fused_tdf7_fmaps_memcore' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore.v:15]
WARNING: [Synth 8-3331] design td_fused_top_td_fused_tdf7_fmaps_memcore has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.953 ; gain = 78.316 ; free physical = 246385 ; free virtual = 313489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1553.953 ; gain = 78.316 ; free physical = 246384 ; free virtual = 313488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1561.949 ; gain = 86.312 ; free physical = 246384 ; free virtual = 313488
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1569.953 ; gain = 94.316 ; free physical = 246377 ; free virtual = 313481
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	             392K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module td_fused_top_td_fused_tdf7_fmaps_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---RAMs : 
	             392K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design td_fused_top_td_fused_tdf7_fmaps_memcore has unconnected port reset
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1683.535 ; gain = 207.898 ; free physical = 246208 ; free virtual = 313314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|td_fused_top_td_fused_tdf7_fmaps_memcore_ram: | ram_reg    | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1683.539 ; gain = 207.902 ; free physical = 246208 ; free virtual = 313313
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|td_fused_top_td_fused_tdf7_fmaps_memcore_ram: | ram_reg    | 8 K x 64(READ_FIRST)   | W |   | 8 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+----------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U/ram_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.551 ; gain = 216.914 ; free physical = 246206 ; free virtual = 313312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.555 ; gain = 216.918 ; free physical = 246204 ; free virtual = 313310
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.555 ; gain = 216.918 ; free physical = 246204 ; free virtual = 313309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.555 ; gain = 216.918 ; free physical = 246204 ; free virtual = 313309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.555 ; gain = 216.918 ; free physical = 246203 ; free virtual = 313309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.555 ; gain = 216.918 ; free physical = 246203 ; free virtual = 313309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.555 ; gain = 216.918 ; free physical = 246202 ; free virtual = 313308
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |    16|
+------+---------+------+

Report Instance Areas: 
+------+-------------------------------------------------+---------------------------------------------+------+
|      |Instance                                         |Module                                       |Cells |
+------+-------------------------------------------------+---------------------------------------------+------+
|1     |top                                              |                                             |    16|
|2     |  td_fused_top_td_fused_tdf7_fmaps_memcore_ram_U |td_fused_top_td_fused_tdf7_fmaps_memcore_ram |    16|
+------+-------------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.555 ; gain = 216.918 ; free physical = 246202 ; free virtual = 313308
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.555 ; gain = 216.918 ; free physical = 246205 ; free virtual = 313310
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1692.559 ; gain = 216.918 ; free physical = 246205 ; free virtual = 313310
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1787.719 ; gain = 0.000 ; free physical = 246114 ; free virtual = 313220
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1787.719 ; gain = 312.180 ; free physical = 246168 ; free virtual = 313273
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2288.348 ; gain = 500.629 ; free physical = 245633 ; free virtual = 312780
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2288.348 ; gain = 0.000 ; free physical = 245631 ; free virtual = 312778
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2312.355 ; gain = 0.000 ; free physical = 245621 ; free virtual = 312768
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2436.621 ; gain = 23.004 ; free physical = 245467 ; free virtual = 312614

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2ff34249

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.621 ; gain = 0.000 ; free physical = 245466 ; free virtual = 312613

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b8d7c3fe

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2447.605 ; gain = 0.004 ; free physical = 245524 ; free virtual = 312671
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b8d7c3fe

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2447.605 ; gain = 0.004 ; free physical = 245524 ; free virtual = 312671
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 735e8b6a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2447.605 ; gain = 0.004 ; free physical = 245538 ; free virtual = 312685
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 735e8b6a

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2447.605 ; gain = 0.004 ; free physical = 245538 ; free virtual = 312685
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 2f5a31e7

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2447.605 ; gain = 0.004 ; free physical = 245550 ; free virtual = 312696
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2f5a31e7

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2447.605 ; gain = 0.004 ; free physical = 245550 ; free virtual = 312696
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2447.605 ; gain = 0.000 ; free physical = 245550 ; free virtual = 312696
Ending Logic Optimization Task | Checksum: 2f5a31e7

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2447.605 ; gain = 0.004 ; free physical = 245550 ; free virtual = 312696

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: fd3c6736

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2651.672 ; gain = 0.000 ; free physical = 245539 ; free virtual = 312686
Ending Power Optimization Task | Checksum: fd3c6736

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2651.672 ; gain = 204.066 ; free physical = 245542 ; free virtual = 312689

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: fd3c6736

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.672 ; gain = 0.000 ; free physical = 245542 ; free virtual = 312689

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.672 ; gain = 0.000 ; free physical = 245542 ; free virtual = 312689
Ending Netlist Obfuscation Task | Checksum: 87d28937

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2651.672 ; gain = 0.000 ; free physical = 245542 ; free virtual = 312689
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2651.672 ; gain = 238.055 ; free physical = 245542 ; free virtual = 312689
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 87d28937
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module td_fused_top_td_fused_tdf7_fmaps_memcore ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 1984 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2651.672 ; gain = 0.000 ; free physical = 245497 ; free virtual = 312644
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2651.672 ; gain = 0.000 ; free physical = 245493 ; free virtual = 312639
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2651.672 ; gain = 0.000 ; free physical = 245485 ; free virtual = 312632
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 112 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2716.742 ; gain = 65.070 ; free physical = 245489 ; free virtual = 312636
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2716.742 ; gain = 65.070 ; free physical = 245488 ; free virtual = 312635

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245473 ; free virtual = 312619


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design td_fused_top_td_fused_tdf7_fmaps_memcore ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 16 accepted clusters 16

Number of Slice Registers augmented: 0 newly gated: 0 Total: 0
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 32
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/16 Clusters dropped: 0/16 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: ec99e05a

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245400 ; free virtual = 312546
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: ec99e05a
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.742 ; gain = 65.070 ; free physical = 245486 ; free virtual = 312633
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 927856 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: aebbe2bb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245480 ; free virtual = 312627
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: aebbe2bb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245480 ; free virtual = 312626
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 584061c4

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245478 ; free virtual = 312624
INFO: [Opt 31-389] Phase Remap created 16 cells and removed 32 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: e77880e9

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245478 ; free virtual = 312624
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |              16  |              32  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d4d2574e

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245477 ; free virtual = 312624

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245477 ; free virtual = 312624
Ending Netlist Obfuscation Task | Checksum: d4d2574e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245477 ; free virtual = 312624
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245441 ; free virtual = 312588
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245441 ; free virtual = 312588
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245438 ; free virtual = 312585

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 00000000

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245399 ; free virtual = 312545

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 6f78a812

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245383 ; free virtual = 312530

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 6f78a812

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245383 ; free virtual = 312530
Phase 1 Placer Initialization | Checksum: 6f78a812

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245383 ; free virtual = 312530

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 6f78a812

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245381 ; free virtual = 312528
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 133b2525a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245271 ; free virtual = 312418

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 133b2525a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245267 ; free virtual = 312413

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11ea971a8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245258 ; free virtual = 312404

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19364e939

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245252 ; free virtual = 312398

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19364e939

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245248 ; free virtual = 312395

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 173c7d378

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245152 ; free virtual = 312299

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 173c7d378

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245149 ; free virtual = 312296

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 173c7d378

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245145 ; free virtual = 312292
Phase 3 Detail Placement | Checksum: 173c7d378

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245143 ; free virtual = 312290

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 173c7d378

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245139 ; free virtual = 312285

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 173c7d378

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245133 ; free virtual = 312280

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 173c7d378

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245131 ; free virtual = 312277

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245129 ; free virtual = 312276
Phase 4.4 Final Placement Cleanup | Checksum: 173c7d378

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245127 ; free virtual = 312274
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 173c7d378

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245125 ; free virtual = 312271
Ending Placer Task | Checksum: ba021922

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245131 ; free virtual = 312277
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245130 ; free virtual = 312277
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245124 ; free virtual = 312271

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 182ae7b34

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245108 ; free virtual = 312254
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 182ae7b34

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245113 ; free virtual = 312260

Phase 3 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Placement Based Optimization | Checksum: 182ae7b34

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245112 ; free virtual = 312259

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245112 ; free virtual = 312258
Phase 4 Rewire | Checksum: 182ae7b34

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245112 ; free virtual = 312258

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: 182ae7b34

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245114 ; free virtual = 312260

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 182ae7b34

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245112 ; free virtual = 312259

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 182ae7b34

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245110 ; free virtual = 312257

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 182ae7b34

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245109 ; free virtual = 312256

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 182ae7b34

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245108 ; free virtual = 312255

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: 182ae7b34

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245107 ; free virtual = 312254

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 182ae7b34

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245107 ; free virtual = 312253

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 182ae7b34

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245106 ; free virtual = 312253
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245106 ; free virtual = 312253
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245107 ; free virtual = 312253
Ending Physical Synthesis Task | Checksum: 182ae7b34

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245107 ; free virtual = 312253
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245121 ; free virtual = 312268
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245107 ; free virtual = 312253
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 245110 ; free virtual = 312258
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ba021922 ConstDB: 0 ShapeSum: 0 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "address1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "address0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "address0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "d1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ce0" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ce0". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ce1" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ce1". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d1[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d1[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "we1" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "we1". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: fde36768

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244784 ; free virtual = 311931
Post Restoration Checksum: NetGraph: 22ea513d NumContArr: daf9162b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: fde36768

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244757 ; free virtual = 311905

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: fde36768

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244722 ; free virtual = 311870

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: fde36768

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244723 ; free virtual = 311870
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f8b6d4b9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244723 ; free virtual = 311871
Phase 2 Router Initialization | Checksum: f8b6d4b9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244723 ; free virtual = 311870

Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 5c85f5bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244724 ; free virtual = 311872

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 5c85f5bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244724 ; free virtual = 311871
Phase 4 Rip-up And Reroute | Checksum: 5c85f5bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244724 ; free virtual = 311871

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 5c85f5bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244723 ; free virtual = 311870

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 5c85f5bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244723 ; free virtual = 311870
Phase 5 Delay and Skew Optimization | Checksum: 5c85f5bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244723 ; free virtual = 311870

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 5c85f5bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244721 ; free virtual = 311868
Phase 6.1 Hold Fix Iter | Checksum: 5c85f5bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244721 ; free virtual = 311868
Phase 6 Post Hold Fix | Checksum: 5c85f5bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244720 ; free virtual = 311867

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0.00135227 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 5c85f5bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244715 ; free virtual = 311863

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 5c85f5bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244715 ; free virtual = 311862

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 5c85f5bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244714 ; free virtual = 311862

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 5c85f5bc

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244714 ; free virtual = 311861
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244746 ; free virtual = 311893

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 94 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244746 ; free virtual = 311893
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244745 ; free virtual = 311893
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244748 ; free virtual = 311897
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.742 ; gain = 0.000 ; free physical = 244741 ; free virtual = 311890
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_td_fused_tdf7_fmaps_memcore/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2863.582 ; gain = 0.000 ; free physical = 245845 ; free virtual = 312942
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 07:14:30 2022...
