$comment
	File created using the following command:
		vcd file lab3.msim.vcd -direction
$end
$date
	Fri Mar 08 18:40:06 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module extra_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " clr $end
$var wire 1 # count [3] $end
$var wire 1 $ count [2] $end
$var wire 1 % count [1] $end
$var wire 1 & count [0] $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . clk~combout $end
$var wire 1 / clr~combout $end
$var wire 1 0 count[0]~reg0_regout $end
$var wire 1 1 count[1]~reg0_regout $end
$var wire 1 2 count[2]~reg0_regout $end
$var wire 1 3 Add0~0_combout $end
$var wire 1 4 count[3]~reg0_regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0&
0%
0$
0#
x'
0(
1)
x*
1+
1,
1-
0.
0/
00
01
02
03
04
$end
#25000
1!
1.
0'
10
1&
#50000
0!
0.
1'
#75000
1!
1.
0'
11
00
1%
0&
#100000
0!
0.
1'
#125000
1!
1.
0'
10
13
1&
#150000
0!
0.
1'
#175000
1!
1.
0'
12
01
00
03
1$
0%
0&
#200000
0!
0.
1'
#225000
1!
1.
0'
10
1&
#250000
0!
0.
1'
#275000
1!
1.
0'
11
00
1%
0&
#300000
0!
0.
1'
#325000
1!
1.
0'
10
13
1&
#350000
0!
0.
1'
#375000
1!
1.
0'
14
02
01
00
03
1#
0$
0%
0&
#400000
0!
0.
1'
#425000
1!
1.
0'
10
1&
#450000
0!
0.
1'
#475000
1!
1.
0'
11
00
1%
0&
#500000
0!
0.
1'
#540000
1"
1/
0'
#560000
1!
1.
1'
04
01
0#
0%
#580000
0!
0.
0'
#600000
0"
0/
1'
#625000
1!
1.
0'
10
1&
#650000
0!
0.
1'
#675000
1!
1.
0'
11
00
1%
0&
#700000
0!
0.
1'
#725000
1!
1.
0'
10
13
1&
#750000
0!
0.
1'
#775000
1!
1.
0'
12
01
00
03
1$
0%
0&
#800000
0!
0.
1'
#825000
1!
1.
0'
10
1&
#850000
0!
0.
1'
#875000
1!
1.
0'
11
00
1%
0&
#900000
0!
0.
1'
#925000
1!
1.
0'
10
13
1&
#950000
0!
0.
1'
#975000
1!
1.
0'
14
02
01
00
03
1#
0$
0%
0&
#980000
0!
0.
1'
#1000000
