LIBRARY IEEE;
use IEEE.std_logic_1164.all;

ENTITY KeyScan IS
PORT(	
	Lin : in STD_LOGIC_VECTOR(3 downto 0);
	Clk: in std_logic;
	Kscan: in std_logic;
	Clk: in std_logic;
	Reset: in std_logic;
	
	Col : out STD_LOGIC_VECTOR(3 downto 0);
	Kpress: out std_logic;
	K : out STD_LOGIC_VECTOR(3 downto 0);

END KeyScan;

architecture structural of KeyScan is

component Cont
PORT(
	DataIn : in STD_LOGIC_VECTOR(3 downto 0);
	Clk_cont: in std_logic;
	CE_cont: in std_logic;
	PL: in std_logic;
	RESET: in std_logic;
	CQ: out STD_LOGIC_VECTOR(3 downto 0));
	
End component;


component Decoder
PORT(
	S_dec: in STD_LOGIC_VECTOR(1 downto 0);
	D_dec: out STD_LOGIC_VECTOR(2 downto 0)
	);
	
end component;
	

component Mux_ks
PORT(
	M0_kr,  M1_kr, M2_kr, M3_kr: in STD_LOGIC_VECTOR(3 downto 0);
	S_kr: in std_logic_vector(1 downto 0);
	Y: out std_logic_vector(3 downto 0)
	);
END component;

--zona de sinais

begin

--zona de portmaps 


end structural;