

================================================================
== Vitis HLS Report for 'ms_mergesort'
================================================================
* Date:           Tue Jan 16 02:18:14 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        sort_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.465 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_merge_1_fu_124  |merge_1  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mergesort_label1   |        ?|        ?|         ?|          -|          -|    11|        no|
        | + mergesort_label2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|     523|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        4|     -|      904|    1553|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     161|    -|
|Register         |        -|     -|      199|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        4|     0|     1103|    2237|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1968|  1968|  1045440|  522720|  128|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |       ~0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------+---------+----+-----+------+-----+
    |      Instance      |  Module | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------+---------+---------+----+-----+------+-----+
    |grp_merge_1_fu_124  |merge_1  |        4|   0|  904|  1553|    0|
    +--------------------+---------+---------+----+-----+------+-----+
    |Total               |         |        4|   0|  904|  1553|    0|
    +--------------------+---------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |add_ln101_fu_182_p2              |         +|   0|  0|   32|          32|          32|
    |add_ln13_1_fu_250_p2             |         +|   0|  0|   39|          32|           2|
    |add_ln13_fu_216_p2               |         +|   0|  0|   39|          32|           1|
    |i_fu_278_p2                      |         +|   0|  0|   39|          32|          32|
    |mid_fu_188_p2                    |         +|   0|  0|   32|          32|           2|
    |to_fu_222_p2                     |         +|   0|  0|   39|          32|          32|
    |icmp_ln113_fu_272_p2             |      icmp|   0|  0|   15|          21|           1|
    |icmp_ln92_fu_154_p2              |      icmp|   0|  0|   15|          21|           1|
    |icmp_ln99_fu_176_p2              |      icmp|   0|  0|   15|          21|           1|
    |ap_block_state5_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |checkdata_d1                     |        or|   0|  0|  128|         128|           4|
    |or_ln12_1_fu_243_p2              |        or|   0|  0|  128|         128|           5|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0|  523|         512|         114|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_ce0                    |   9|          2|    1|          2|
    |a_we0                    |   9|          2|    1|          2|
    |ap_NS_fsm                |  37|          7|    1|          7|
    |checkdata_address0       |  14|          3|   21|         63|
    |checkdata_ce0            |  14|          3|    1|          3|
    |checkdata_d0             |  14|          3|  128|        384|
    |checkdata_we0            |  14|          3|   16|         48|
    |checkdata_we1            |   9|          2|   16|         32|
    |global_time_1            |   9|          2|   32|         64|
    |grp_merge_1_fu_124_stop  |  14|          3|   32|         96|
    |i_2_reg_112              |   9|          2|   32|         64|
    |m_reg_100                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 161|         34|  313|        829|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |global_time_1                    |  32|   0|   32|          0|
    |grp_merge_1_fu_124_ap_start_reg  |   1|   0|    1|          0|
    |i_2_reg_112                      |  32|   0|   32|          0|
    |icmp_ln113_reg_305               |   1|   0|    1|          0|
    |m_1_reg_286                      |  31|   0|   32|          1|
    |m_reg_100                        |  32|   0|   32|          0|
    |mid_reg_295                      |  32|   0|   32|          0|
    |to_reg_300                       |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 199|   0|  200|          1|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|          ms_mergesort|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|          ms_mergesort|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|          ms_mergesort|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|          ms_mergesort|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|          ms_mergesort|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|          ms_mergesort|  return value|
|a_address0                   |  out|   11|   ap_memory|                     a|         array|
|a_ce0                        |  out|    1|   ap_memory|                     a|         array|
|a_we0                        |  out|    1|   ap_memory|                     a|         array|
|a_d0                         |  out|   32|   ap_memory|                     a|         array|
|a_q0                         |   in|   32|   ap_memory|                     a|         array|
|checkdata_address0           |  out|   21|   ap_memory|             checkdata|         array|
|checkdata_ce0                |  out|    1|   ap_memory|             checkdata|         array|
|checkdata_we0                |  out|   16|   ap_memory|             checkdata|         array|
|checkdata_d0                 |  out|  128|   ap_memory|             checkdata|         array|
|checkdata_address1           |  out|   21|   ap_memory|             checkdata|         array|
|checkdata_ce1                |  out|    1|   ap_memory|             checkdata|         array|
|checkdata_we1                |  out|   16|   ap_memory|             checkdata|         array|
|checkdata_d1                 |  out|  128|   ap_memory|             checkdata|         array|
|hercules_buffer_size         |  out|   32|      ap_vld|  hercules_buffer_size|       pointer|
|hercules_buffer_size_ap_vld  |  out|    1|      ap_vld|  hercules_buffer_size|       pointer|
+-----------------------------+-----+-----+------------+----------------------+--------------+

