Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\rfranca\Development\GitHub\SimuCam_Development_TR4_Board\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project.qsys --block-symbol-file --output-directory=C:\Users\rfranca\Development\GitHub\SimuCam_Development_TR4_Board\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project --family="Stratix IV" --part=EP4SGX530KH40C2
Progress: Loading Qsys_Project/MebX_Qsys_Project.qsys
Progress: Reading input file
Progress: Adding Memory_Filler [Memory_Filler 1.0]
Progress: Parameterizing module Memory_Filler
Progress: Adding board_led [altera_avalon_pio 18.1]
Progress: Parameterizing module board_led
Progress: Adding button [altera_avalon_pio 18.1]
Progress: Parameterizing module button
Progress: Adding clk_100 [clock_source 18.1]
Progress: Parameterizing module clk_100
Progress: Adding clk_200 [clock_source 18.1]
Progress: Parameterizing module clk_200
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_afi_50 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module clock_bridge_afi_50
Progress: Adding csense_adc_fo [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_adc_fo
Progress: Adding csense_cs_n [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_cs_n
Progress: Adding csense_sck [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sck
Progress: Adding csense_sdi [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sdi
Progress: Adding csense_sdo [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sdo
Progress: Adding ddr2_address_span_extender [altera_address_span_extender 18.1]
Progress: Parameterizing module ddr2_address_span_extender
Progress: Adding ext_flash [altera_generic_tristate_controller 18.1]
Progress: Parameterizing module ext_flash
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding m0_ddr3_i2c_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module m0_ddr3_i2c_scl
Progress: Adding m0_ddr3_i2c_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module m0_ddr3_i2c_sda
Progress: Adding m0_ddr3_memory [altera_mem_if_ddr3_emif 18.1]
Progress: Parameterizing module m0_ddr3_memory
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding rst_controller [rst_controller 1.6]
Progress: Parameterizing module rst_controller
Progress: Adding sd_card_wp_n [altera_avalon_pio 18.1]
Progress: Parameterizing module sd_card_wp_n
Progress: Adding slide_sw [altera_avalon_pio 18.1]
Progress: Parameterizing module slide_sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding temp_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module temp_scl
Progress: Adding temp_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module temp_sda
Progress: Adding timer_1ms [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1ms
Progress: Adding timer_1us [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1us
Progress: Adding tristate_conduit_bridge_0 [altera_tristate_conduit_bridge 18.1]
Progress: Parameterizing module tristate_conduit_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MebX_Qsys_Project.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.csense_sdo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: MebX_Qsys_Project.ext_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: MebX_Qsys_Project.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MebX_Qsys_Project.m0_ddr3_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.m0_ddr3_memory: Auto interface leveling mode set to 'Leveling'
Warning: MebX_Qsys_Project.m0_ddr3_memory.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: MebX_Qsys_Project.sd_card_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.slide_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MebX_Qsys_Project.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: MebX_Qsys_Project.temp_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: MebX_Qsys_Project.clk_100.clk/Memory_Filler.clock_sink: Memory_Filler.clock_sink requires 100000000Hz, but source has frequency of 200000000Hz
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\rfranca\Development\GitHub\SimuCam_Development_TR4_Board\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project.qsys --synthesis=VHDL --output-directory=C:\Users\rfranca\Development\GitHub\SimuCam_Development_TR4_Board\G3U_HW_V02_2GB\Qsys_Project\MebX_Qsys_Project\synthesis --family="Stratix IV" --part=EP4SGX530KH40C2
Progress: Loading Qsys_Project/MebX_Qsys_Project.qsys
Progress: Reading input file
Progress: Adding Memory_Filler [Memory_Filler 1.0]
Progress: Parameterizing module Memory_Filler
Progress: Adding board_led [altera_avalon_pio 18.1]
Progress: Parameterizing module board_led
Progress: Adding button [altera_avalon_pio 18.1]
Progress: Parameterizing module button
Progress: Adding clk_100 [clock_source 18.1]
Progress: Parameterizing module clk_100
Progress: Adding clk_200 [clock_source 18.1]
Progress: Parameterizing module clk_200
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_afi_50 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module clock_bridge_afi_50
Progress: Adding csense_adc_fo [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_adc_fo
Progress: Adding csense_cs_n [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_cs_n
Progress: Adding csense_sck [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sck
Progress: Adding csense_sdi [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sdi
Progress: Adding csense_sdo [altera_avalon_pio 18.1]
Progress: Parameterizing module csense_sdo
Progress: Adding ddr2_address_span_extender [altera_address_span_extender 18.1]
Progress: Parameterizing module ddr2_address_span_extender
Progress: Adding ext_flash [altera_generic_tristate_controller 18.1]
Progress: Parameterizing module ext_flash
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding m0_ddr3_i2c_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module m0_ddr3_i2c_scl
Progress: Adding m0_ddr3_i2c_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module m0_ddr3_i2c_sda
Progress: Adding m0_ddr3_memory [altera_mem_if_ddr3_emif 18.1]
Progress: Parameterizing module m0_ddr3_memory
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding rst_controller [rst_controller 1.6]
Progress: Parameterizing module rst_controller
Progress: Adding sd_card_wp_n [altera_avalon_pio 18.1]
Progress: Parameterizing module sd_card_wp_n
Progress: Adding slide_sw [altera_avalon_pio 18.1]
Progress: Parameterizing module slide_sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding temp_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module temp_scl
Progress: Adding temp_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module temp_sda
Progress: Adding timer_1ms [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1ms
Progress: Adding timer_1us [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_1us
Progress: Adding tristate_conduit_bridge_0 [altera_tristate_conduit_bridge 18.1]
Progress: Parameterizing module tristate_conduit_bridge_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MebX_Qsys_Project.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.csense_sdo: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: MebX_Qsys_Project.ext_flash: Properties (isFlash,isMemoryDevice,isNonVolatileStorage) have been set on interface uas - in composed mode these are ignored
Info: MebX_Qsys_Project.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: MebX_Qsys_Project.m0_ddr3_i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.m0_ddr3_memory: Auto interface leveling mode set to 'Leveling'
Warning: MebX_Qsys_Project.m0_ddr3_memory.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: MebX_Qsys_Project.sd_card_wp_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.slide_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: MebX_Qsys_Project.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MebX_Qsys_Project.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: MebX_Qsys_Project.temp_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: MebX_Qsys_Project.clk_100.clk/Memory_Filler.clock_sink: Memory_Filler.clock_sink requires 100000000Hz, but source has frequency of 200000000Hz
Info: MebX_Qsys_Project: Generating MebX_Qsys_Project "MebX_Qsys_Project" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Info: Memory_Filler: "MebX_Qsys_Project" instantiated Memory_Filler "Memory_Filler"
Info: board_led: Starting RTL generation for module 'MebX_Qsys_Project_board_led'
Info: board_led:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_board_led --dir=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0003_board_led_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0003_board_led_gen//MebX_Qsys_Project_board_led_component_configuration.pl  --do_build_sim=0  ]
Info: board_led: Done RTL generation for module 'MebX_Qsys_Project_board_led'
Info: board_led: "MebX_Qsys_Project" instantiated altera_avalon_pio "board_led"
Info: button: Starting RTL generation for module 'MebX_Qsys_Project_button'
Info: button:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_button --dir=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0004_button_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0004_button_gen//MebX_Qsys_Project_button_component_configuration.pl  --do_build_sim=0  ]
Info: button: Done RTL generation for module 'MebX_Qsys_Project_button'
Info: button: "MebX_Qsys_Project" instantiated altera_avalon_pio "button"
Info: clock_bridge_afi_50: "MebX_Qsys_Project" instantiated altera_avalon_mm_clock_crossing_bridge "clock_bridge_afi_50"
Info: csense_adc_fo: Starting RTL generation for module 'MebX_Qsys_Project_csense_adc_fo'
Info: csense_adc_fo:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_csense_adc_fo --dir=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0006_csense_adc_fo_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0006_csense_adc_fo_gen//MebX_Qsys_Project_csense_adc_fo_component_configuration.pl  --do_build_sim=0  ]
Info: csense_adc_fo: Done RTL generation for module 'MebX_Qsys_Project_csense_adc_fo'
Info: csense_adc_fo: "MebX_Qsys_Project" instantiated altera_avalon_pio "csense_adc_fo"
Info: csense_cs_n: Starting RTL generation for module 'MebX_Qsys_Project_csense_cs_n'
Info: csense_cs_n:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_csense_cs_n --dir=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0007_csense_cs_n_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0007_csense_cs_n_gen//MebX_Qsys_Project_csense_cs_n_component_configuration.pl  --do_build_sim=0  ]
Info: csense_cs_n: Done RTL generation for module 'MebX_Qsys_Project_csense_cs_n'
Info: csense_cs_n: "MebX_Qsys_Project" instantiated altera_avalon_pio "csense_cs_n"
Info: csense_sdo: Starting RTL generation for module 'MebX_Qsys_Project_csense_sdo'
Info: csense_sdo:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_csense_sdo --dir=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0008_csense_sdo_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0008_csense_sdo_gen//MebX_Qsys_Project_csense_sdo_component_configuration.pl  --do_build_sim=0  ]
Info: csense_sdo: Done RTL generation for module 'MebX_Qsys_Project_csense_sdo'
Info: csense_sdo: "MebX_Qsys_Project" instantiated altera_avalon_pio "csense_sdo"
Info: ddr2_address_span_extender: "MebX_Qsys_Project" instantiated altera_address_span_extender "ddr2_address_span_extender"
Info: ext_flash: "MebX_Qsys_Project" instantiated altera_generic_tristate_controller "ext_flash"
Info: jtag_uart: Starting RTL generation for module 'MebX_Qsys_Project_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MebX_Qsys_Project_jtag_uart --dir=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0010_jtag_uart_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0010_jtag_uart_gen//MebX_Qsys_Project_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'MebX_Qsys_Project_jtag_uart'
Info: jtag_uart: "MebX_Qsys_Project" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: m0_ddr3_i2c_sda: Starting RTL generation for module 'MebX_Qsys_Project_m0_ddr3_i2c_sda'
Info: m0_ddr3_i2c_sda:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MebX_Qsys_Project_m0_ddr3_i2c_sda --dir=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0011_m0_ddr3_i2c_sda_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0011_m0_ddr3_i2c_sda_gen//MebX_Qsys_Project_m0_ddr3_i2c_sda_component_configuration.pl  --do_build_sim=0  ]
Info: m0_ddr3_i2c_sda: Done RTL generation for module 'MebX_Qsys_Project_m0_ddr3_i2c_sda'
Info: m0_ddr3_i2c_sda: "MebX_Qsys_Project" instantiated altera_avalon_pio "m0_ddr3_i2c_sda"
Info: m0_ddr3_memory: "MebX_Qsys_Project" instantiated altera_mem_if_ddr3_emif "m0_ddr3_memory"
Info: nios2_gen2_0: "MebX_Qsys_Project" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory: Starting RTL generation for module 'MebX_Qsys_Project_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MebX_Qsys_Project_onchip_memory --dir=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0012_onchip_memory_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0012_onchip_memory_gen//MebX_Qsys_Project_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'MebX_Qsys_Project_onchip_memory'
Info: onchip_memory: "MebX_Qsys_Project" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: rst_controller: "MebX_Qsys_Project" instantiated rst_controller "rst_controller"
Info: sysid_qsys: "MebX_Qsys_Project" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer_1ms: Starting RTL generation for module 'MebX_Qsys_Project_timer_1ms'
Info: timer_1ms:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MebX_Qsys_Project_timer_1ms --dir=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0015_timer_1ms_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0015_timer_1ms_gen//MebX_Qsys_Project_timer_1ms_component_configuration.pl  --do_build_sim=0  ]
Info: timer_1ms: Done RTL generation for module 'MebX_Qsys_Project_timer_1ms'
Info: timer_1ms: "MebX_Qsys_Project" instantiated altera_avalon_timer "timer_1ms"
Info: timer_1us: Starting RTL generation for module 'MebX_Qsys_Project_timer_1us'
Info: timer_1us:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=MebX_Qsys_Project_timer_1us --dir=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0016_timer_1us_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0016_timer_1us_gen//MebX_Qsys_Project_timer_1us_component_configuration.pl  --do_build_sim=0  ]
Info: timer_1us: Done RTL generation for module 'MebX_Qsys_Project_timer_1us'
Info: timer_1us: "MebX_Qsys_Project" instantiated altera_avalon_timer "timer_1us"
Info: tristate_conduit_bridge_0: "MebX_Qsys_Project" instantiated altera_tristate_conduit_bridge "tristate_conduit_bridge_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "MebX_Qsys_Project" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "MebX_Qsys_Project" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "MebX_Qsys_Project" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller_001: "MebX_Qsys_Project" instantiated altera_reset_controller "rst_controller_001"
Info: tdt: "ext_flash" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "ext_flash" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "ext_flash" instantiated altera_tristate_controller_aggregator "tda"
Info: pll0: "m0_ddr3_memory" instantiated altera_mem_if_ddr3_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating MebX_Qsys_Project_m0_ddr3_memory_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the MebX_Qsys_Project_m0_ddr3_memory_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "m0_ddr3_memory" instantiated altera_mem_if_ddr3_phy_core "p0"
Info: m0: "m0_ddr3_memory" instantiated altera_mem_if_ddr3_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "m0_ddr3_memory" instantiated altera_mem_if_ddr3_qseq "s0"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_slave_translator.sv
Info: c0: "m0_ddr3_memory" instantiated altera_mem_if_nextgen_ddr3_controller "c0"
Info: oct0: "m0_ddr3_memory" instantiated altera_mem_if_oct "oct0"
Info: dll0: "m0_ddr3_memory" instantiated altera_mem_if_dll "dll0"
Info: cpu: Starting RTL generation for module 'MebX_Qsys_Project_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MebX_Qsys_Project_nios2_gen2_0_cpu --dir=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0030_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/rfranca/AppData/Local/Temp/alt9898_4758173565769314386.dir/0030_cpu_gen//MebX_Qsys_Project_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.06.24 01:14:33 (*) Starting Nios II generation
Info: cpu: # 2024.06.24 01:14:33 (*)   Checking for plaintext license.
Info: cpu: # 2024.06.24 01:14:42 (*)   Plaintext license not found.
Info: cpu: # 2024.06.24 01:14:42 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2024.06.24 01:14:53 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2024.06.24 01:14:53 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.06.24 01:14:53 (*)   Creating all objects for CPU
Info: cpu: # 2024.06.24 01:14:53 (*)     Testbench
Info: cpu: # 2024.06.24 01:14:53 (*)     Instruction decoding
Info: cpu: # 2024.06.24 01:14:53 (*)       Instruction fields
Info: cpu: # 2024.06.24 01:14:53 (*)       Instruction decodes
Info: cpu: # 2024.06.24 01:14:54 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2024.06.24 01:14:54 (*)       Instruction controls
Info: cpu: # 2024.06.24 01:14:54 (*)     Pipeline frontend
Info: cpu: # 2024.06.24 01:14:54 (*)     Pipeline backend
Info: cpu: # 2024.06.24 01:14:56 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.06.24 01:14:58 (*)   Creating encrypted RTL
Info: cpu: # 2024.06.24 01:14:59 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'MebX_Qsys_Project_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: Memory_Filler_avalon_master_data_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Memory_Filler_avalon_master_data_translator"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_master_translator.sv
Info: Memory_Filler_avalon_master_data_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Memory_Filler_avalon_master_data_agent"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_master_agent.sv
Info: m0_ddr3_memory_avl_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "m0_ddr3_memory_avl_agent"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: m0_ddr3_memory_avl_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "m0_ddr3_memory_avl_agent_rsp_fifo"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: m0_ddr3_memory_avl_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "m0_ddr3_memory_avl_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ddr2_address_span_extender_expanded_master_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ddr2_address_span_extender_expanded_master_rsp_width_adapter"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_1" instantiated altera_merlin_router "router_006"
Info: router_009: "mm_interconnect_1" instantiated altera_merlin_router "router_009"
Info: nios2_gen2_0_instruction_master_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_instruction_master_limiter"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_004: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_004: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_002: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info: avalon_st_adapter_007: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/rfranca/Development/GitHub/SimuCam_Development_TR4_Board/G3U_HW_V02_2GB/Qsys_Project/MebX_Qsys_Project/synthesis/submodules/altera_merlin_arbitrator.sv
Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr3_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: MebX_Qsys_Project: Done "MebX_Qsys_Project" with 82 modules, 253 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
