//
// File created by:  xrun
// Do not modify this file
//
-64bit
-gui
-access
r
src/alu_control_unit.v
src/control_unit.v
src/fake_control_alu.v
src/fake_control.v
src/ins_fetch.v
src/pc_inc.v
src/processor.v
src/register_file.v
src/register.v
src/sign_ext.v
test/ins_fetch_tb.v
test/processor_tb.v
extralib/and/gac_and_gate_32.v
extralib/and/gac_and_gate_6in.v
extralib/and/gac_and_gate.v
extralib/dec/gac_dec_5.v
extralib/dff/gac_dffr_a.v
extralib/dff/gac_dffr.v
extralib/dff/gac_dff.v
extralib/ece361_alu_verilog/adder_32.v
extralib/ece361_alu_verilog/ALUCU.v
extralib/ece361_alu_verilog/alu_tb.v
extralib/ece361_alu_verilog/ALU.v
extralib/ece361_alu_verilog/and_gate_32.v
extralib/ece361_alu_verilog/and_gate_n.v
extralib/ece361_alu_verilog/and_gate.v
extralib/ece361_alu_verilog/dec_n.v
extralib/ece361_alu_verilog/full_adder_1bit.v
extralib/ece361_alu_verilog/full_adder_32bit.v
extralib/ece361_alu_verilog/Full_adder.v
extralib/ece361_alu_verilog/mux_32to1.v
extralib/ece361_alu_verilog/mux_32.v
extralib/ece361_alu_verilog/mux8_1_1bit.v
extralib/ece361_alu_verilog/mux8_1_32bit.v
extralib/ece361_alu_verilog/mux_n.v
extralib/ece361_alu_verilog/mux.v
extralib/ece361_alu_verilog/nand_gate_32.v
extralib/ece361_alu_verilog/nand_gate_n.v
extralib/ece361_alu_verilog/nand_gate.v
extralib/ece361_alu_verilog/nor_32bit.v
extralib/ece361_alu_verilog/nor_gate_32.v
extralib/ece361_alu_verilog/nor_gate_n.v
extralib/ece361_alu_verilog/nor_gate.v
extralib/ece361_alu_verilog/not_gate_32.v
extralib/ece361_alu_verilog/not_gate_n.v
extralib/ece361_alu_verilog/not_gate.v
extralib/ece361_alu_verilog/or_gate_32.v
extralib/ece361_alu_verilog/or_gate_n.v
extralib/ece361_alu_verilog/or_gate.v
extralib/ece361_alu_verilog/sll_32bit.v
extralib/ece361_alu_verilog/SLT_signed.v
extralib/ece361_alu_verilog/SLT.v
extralib/ece361_alu_verilog/SUB_32bit.v
extralib/ece361_alu_verilog/xnor_gate_32.v
extralib/ece361_alu_verilog/xnor_gate_n.v
extralib/ece361_alu_verilog/xnor_gate.v
extralib/ece361_alu_verilog/xor_gate_32.v
extralib/ece361_alu_verilog/xor_gate_n.v
extralib/ece361_alu_verilog/xor_gate.v
extralib/mux/gac_mux_32t1_32.v
extralib/mux/gac_mux_32.v
extralib/mux/gac_mux_5.v
extralib/mux/gac_mux_8t1_32.v
extralib/mux/gac_mux_8t1.v
extralib/mux/gac_mux.v
extralib/nand/gac_nand_gate_32.v
extralib/nand/gac_nand_gate.v
extralib/nor/gac_nor_gate_32.v
extralib/nor/gac_nor_gate.v
extralib/not/gac_not_gate_32.v
extralib/not/gac_not_gate_6_BHV.v
extralib/not/gac_not_gate.v
extralib/or/gac_or_gate_32.v
extralib/or/gac_or_gate.v
extralib/xnor/gac_xnor_gate_32.v
extralib/xnor/gac_xnor_gate.v
extralib/xor/gac_xor_gate_32.v
extralib/xor/gac_xor_gate.v
