# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 12
attribute \top 1
attribute \src "dut.sv:1.1-20.10"
module \simple_memory_noreset
  attribute \src "dut.sv:2.24-2.27"
  wire input 1 \clk
  attribute \src "dut.sv:3.24-3.26"
  wire input 2 \we
  attribute \src "dut.sv:4.24-4.28"
  wire width 4 input 3 \addr
  attribute \src "dut.sv:5.24-5.31"
  wire width 8 input 4 \data_in
  attribute \src "dut.sv:6.24-6.32"
  wire width 8 output 5 \data_out
  wire width 4 $memwr$\memory$addr$2
  wire width 8 $memwr$\memory$data$3
  wire $memwr$\memory$en$4
  wire width 8 \memrd_memory_DATA
  attribute \src "dut.sv:10.17-10.23"
  memory width 8 size 16 \memory
  attribute \src "dut.sv:17.28-17.32"
  cell $memrd \memrd_memory
    parameter \MEMID "\\memory"
    parameter \ABITS 4
    parameter \WIDTH 8
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \TRANSPARENT 0
    connect \CLK 1'x
    connect \EN 1'1
    connect \ADDR \addr
    connect \DATA \memrd_memory_DATA
  end
  attribute \src "dut.sv:14.9-16.12"
  cell $mux $procmux$5
    parameter \WIDTH 8
    connect \A 8'x
    connect \B \data_in
    connect \S \we
    connect \Y $memwr$\memory$data$3
  end
  attribute \src "dut.sv:14.9-16.12"
  cell $mux $procmux$7
    parameter \WIDTH 4
    connect \A 4'x
    connect \B \addr
    connect \S \we
    connect \Y $memwr$\memory$addr$2
  end
  attribute \src "dut.sv:14.9-16.12"
  cell $mux $procmux$9
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \we
    connect \Y $memwr$\memory$en$4
  end
  cell $memwr_v2 $auto$proc_memwr.cc:45:proc_memwr$11
    parameter \MEMID "\\memory"
    parameter \ABITS 4
    parameter \WIDTH 8
    parameter \PORTID 0
    parameter \PRIORITY_MASK 0'x
    parameter \CLK_ENABLE 1'1
    parameter \CLK_POLARITY 1'1
    connect \ADDR $memwr$\memory$addr$2
    connect \DATA $memwr$\memory$data$3
    connect \EN { $memwr$\memory$en$4 $memwr$\memory$en$4 $memwr$\memory$en$4 $memwr$\memory$en$4 $memwr$\memory$en$4 $memwr$\memory$en$4 $memwr$\memory$en$4 $memwr$\memory$en$4 }
    connect \CLK \clk
  end
  connect \data_out \memrd_memory_DATA
end
