// Seed: 2296528874
module module_0 (
    output wire id_0,
    output tri0 id_1,
    output supply1 id_2
    , id_6,
    input tri id_3,
    output tri0 id_4
);
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_13 = 32'd26,
    parameter id_15 = 32'd63,
    parameter id_17 = 32'd77,
    parameter id_4  = 32'd96,
    parameter id_5  = 32'd81,
    parameter id_7  = 32'd65
) (
    input supply1 id_0,
    output wor id_1,
    output tri id_2,
    input wand id_3,
    input wire _id_4,
    input supply1 _id_5,
    input supply1 id_6,
    input supply0 _id_7,
    output supply1 id_8,
    output wire id_9,
    input tri id_10,
    input tri1 id_11,
    output wire id_12,
    input wire _id_13,
    input wire id_14,
    output supply1 _id_15,
    input tri0 id_16,
    output tri1 _id_17
);
  logic [id_13 : id_7  ^  id_17  ^  id_15  ^  (  id_5  )  ^  1  ^  1 'd0 *  1  -  1  ^  id_4] id_19;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_8,
      id_16,
      id_8
  );
  assign modCall_1.id_2 = 0;
  always @* id_19 = -1;
endmodule
