{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537616629220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537616629223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 22 19:43:48 2018 " "Processing started: Sat Sep 22 19:43:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537616629223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537616629223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft -c fft " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft -c fft" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537616629223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1537616630357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_w/fft_s1/fft_20180922/rtl/fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_w/fft_s1/fft_20180922/rtl/fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "../rtl/fft.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/fft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537616630544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537616630544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_w/fft_s1/fft_20180922/testbench/fft_mult_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_w/fft_s1/fft_20180922/testbench/fft_mult_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_mult_tb " "Found entity 1: fft_mult_tb" {  } { { "../testbench/fft_mult_tb.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/testbench/fft_mult_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537616630554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537616630554 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "butterfly_ra2.v(59) " "Verilog HDL information at butterfly_ra2.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/butterfly_ra2.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/butterfly_ra2.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1537616630565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_w/fft_s1/fft_20180922/rtl/butterfly_ra2.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_w/fft_s1/fft_20180922/rtl/butterfly_ra2.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly_ra2 " "Found entity 1: butterfly_ra2" {  } { { "../rtl/butterfly_ra2.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/butterfly_ra2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537616630567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537616630567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_w/fft_s1/fft_20180922/testbench/butterfly_ra2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_w/fft_s1/fft_20180922/testbench/butterfly_ra2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly_ra2_tb " "Found entity 1: butterfly_ra2_tb" {  } { { "../testbench/butterfly_ra2_tb.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/testbench/butterfly_ra2_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537616630578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537616630578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_w/fft_s1/fft_20180922/ip/ram128.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_w/fft_s1/fft_20180922/ip/ram128.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram128 " "Found entity 1: ram128" {  } { { "../ip/ram128.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/ip/ram128.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537616630590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537616630590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_w/fft_s1/fft_20180922/rtl/butterfly_ra2_seri.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_w/fft_s1/fft_20180922/rtl/butterfly_ra2_seri.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly_ra2_seri " "Found entity 1: butterfly_ra2_seri" {  } { { "../rtl/butterfly_ra2_seri.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/butterfly_ra2_seri.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537616630603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537616630603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_w/fft_s1/fft_20180922/testbench/butterfly_ra2_seri_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_w/fft_s1/fft_20180922/testbench/butterfly_ra2_seri_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly_ra2_seri_tb " "Found entity 1: butterfly_ra2_seri_tb" {  } { { "../testbench/butterfly_ra2_seri_tb.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/testbench/butterfly_ra2_seri_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537616630612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537616630612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_w/fft_s1/fft_20180922/testbench/address_gererate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_w/fft_s1/fft_20180922/testbench/address_gererate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_gererate_tb " "Found entity 1: address_gererate_tb" {  } { { "../testbench/address_gererate_tb.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/testbench/address_gererate_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537616630622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537616630622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_w/fft_s1/fft_20180922/testbench/fft_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_w/fft_s1/fft_20180922/testbench/fft_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_tb " "Found entity 1: fft_tb" {  } { { "../testbench/fft_tb.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/testbench/fft_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537616630632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537616630632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpwg_work/fpga_w/fft_s1/fft_20180922/ip/wnp.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpwg_work/fpga_w/fft_s1/fft_20180922/ip/wnp.v" { { "Info" "ISGN_ENTITY_NAME" "1 wnp " "Found entity 1: wnp" {  } { { "../ip/wnp.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/ip/wnp.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537616630643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537616630643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fft " "Elaborating entity \"fft\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1537616630885 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fft.v(128) " "Verilog HDL Case Statement information at fft.v(128): all case item expressions in this case statement are onehot" {  } { { "../rtl/fft.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/fft.v" 128 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1537616630895 "|fft"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram128 ram128:ram_rel " "Elaborating entity \"ram128\" for hierarchy \"ram128:ram_rel\"" {  } { { "../rtl/fft.v" "ram_rel" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/fft.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram128:ram_rel\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram128:ram_rel\|altsyncram:altsyncram_component\"" {  } { { "../ip/ram128.v" "altsyncram_component" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/ip/ram128.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram128:ram_rel\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram128:ram_rel\|altsyncram:altsyncram_component\"" {  } { { "../ip/ram128.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/ip/ram128.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616631405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram128:ram_rel\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram128:ram_rel\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631406 ""}  } { { "../ip/ram128.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/ip/ram128.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537616631406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j6g1 " "Found entity 1: altsyncram_j6g1" {  } { { "db/altsyncram_j6g1.tdf" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/proj/db/altsyncram_j6g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537616631577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537616631577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j6g1 ram128:ram_rel\|altsyncram:altsyncram_component\|altsyncram_j6g1:auto_generated " "Elaborating entity \"altsyncram_j6g1\" for hierarchy \"ram128:ram_rel\|altsyncram:altsyncram_component\|altsyncram_j6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/majorsoft/soft/quartus13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wnp wnp:wnp_tab " "Elaborating entity \"wnp\" for hierarchy \"wnp:wnp_tab\"" {  } { { "../rtl/fft.v" "wnp_tab" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/fft.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wnp:wnp_tab\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wnp:wnp_tab\|altsyncram:altsyncram_component\"" {  } { { "../ip/wnp.v" "altsyncram_component" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/ip/wnp.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wnp:wnp_tab\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wnp:wnp_tab\|altsyncram:altsyncram_component\"" {  } { { "../ip/wnp.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/ip/wnp.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616631842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wnp:wnp_tab\|altsyncram:altsyncram_component " "Instantiated megafunction \"wnp:wnp_tab\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file wnp64relimg88.mif " "Parameter \"init_file\" = \"wnp64relimg88.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631842 ""}  } { { "../ip/wnp.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/ip/wnp.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537616631842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ufa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ufa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ufa1 " "Found entity 1: altsyncram_ufa1" {  } { { "db/altsyncram_ufa1.tdf" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/proj/db/altsyncram_ufa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537616631987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537616631987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ufa1 wnp:wnp_tab\|altsyncram:altsyncram_component\|altsyncram_ufa1:auto_generated " "Elaborating entity \"altsyncram_ufa1\" for hierarchy \"wnp:wnp_tab\|altsyncram:altsyncram_component\|altsyncram_ufa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/majorsoft/soft/quartus13/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616631992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly_ra2_seri butterfly_ra2_seri:bfcalc " "Elaborating entity \"butterfly_ra2_seri\" for hierarchy \"butterfly_ra2_seri:bfcalc\"" {  } { { "../rtl/fft.v" "bfcalc" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/fft.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616632084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly_ra2 butterfly_ra2_seri:bfcalc\|butterfly_ra2:bflab1 " "Elaborating entity \"butterfly_ra2\" for hierarchy \"butterfly_ra2_seri:bfcalc\|butterfly_ra2:bflab1\"" {  } { { "../rtl/butterfly_ra2_seri.v" "bflab1" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/butterfly_ra2_seri.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616632141 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly_ra2_seri:bfcalc\|butterfly_ra2:bflab1\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly_ra2_seri:bfcalc\|butterfly_ra2:bflab1\|Mult3\"" {  } { { "../rtl/butterfly_ra2.v" "Mult3" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/butterfly_ra2.v" 97 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616633395 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly_ra2_seri:bfcalc\|butterfly_ra2:bflab1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly_ra2_seri:bfcalc\|butterfly_ra2:bflab1\|Mult2\"" {  } { { "../rtl/butterfly_ra2.v" "Mult2" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/butterfly_ra2.v" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616633395 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly_ra2_seri:bfcalc\|butterfly_ra2:bflab1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly_ra2_seri:bfcalc\|butterfly_ra2:bflab1\|Mult1\"" {  } { { "../rtl/butterfly_ra2.v" "Mult1" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/butterfly_ra2.v" 95 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616633395 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "butterfly_ra2_seri:bfcalc\|butterfly_ra2:bflab1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"butterfly_ra2_seri:bfcalc\|butterfly_ra2:bflab1\|Mult0\"" {  } { { "../rtl/butterfly_ra2.v" "Mult0" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/butterfly_ra2.v" 94 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616633395 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1537616633395 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly_ra2_seri:bfcalc\|butterfly_ra2:bflab1\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"butterfly_ra2_seri:bfcalc\|butterfly_ra2:bflab1\|lpm_mult:Mult3\"" {  } { { "../rtl/butterfly_ra2.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/butterfly_ra2.v" 97 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616633655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly_ra2_seri:bfcalc\|butterfly_ra2:bflab1\|lpm_mult:Mult3 " "Instantiated megafunction \"butterfly_ra2_seri:bfcalc\|butterfly_ra2:bflab1\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616633656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616633656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616633656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616633656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616633656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616633656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616633656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616633656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537616633656 ""}  } { { "../rtl/butterfly_ra2.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/butterfly_ra2.v" 97 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537616633656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_73t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_73t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_73t " "Found entity 1: mult_73t" {  } { { "db/mult_73t.tdf" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/proj/db/mult_73t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537616633823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537616633823 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1537616635206 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1537616635702 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/proj/output_files/fft.map.smsg " "Generated suppressed messages file G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/proj/output_files/fft.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1537616635954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1537616636548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616636548 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data1\[0\] " "No output dependent on input pin \"data1\[0\]\"" {  } { { "../rtl/fft.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/fft.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616637130 "|fft|data1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data1\[1\] " "No output dependent on input pin \"data1\[1\]\"" {  } { { "../rtl/fft.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/fft.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616637130 "|fft|data1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data1\[2\] " "No output dependent on input pin \"data1\[2\]\"" {  } { { "../rtl/fft.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/fft.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616637130 "|fft|data1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data1\[3\] " "No output dependent on input pin \"data1\[3\]\"" {  } { { "../rtl/fft.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/fft.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616637130 "|fft|data1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data1\[4\] " "No output dependent on input pin \"data1\[4\]\"" {  } { { "../rtl/fft.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/fft.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616637130 "|fft|data1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data1\[5\] " "No output dependent on input pin \"data1\[5\]\"" {  } { { "../rtl/fft.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/fft.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616637130 "|fft|data1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data1\[6\] " "No output dependent on input pin \"data1\[6\]\"" {  } { { "../rtl/fft.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/fft.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616637130 "|fft|data1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data1\[7\] " "No output dependent on input pin \"data1\[7\]\"" {  } { { "../rtl/fft.v" "" { Text "G:/FPWG_WORK/FPGA_W/FFT_S1/FFT_20180922/rtl/fft.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537616637130 "|fft|data1[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1537616637130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "468 " "Implemented 468 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1537616637135 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1537616637135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "404 " "Implemented 404 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1537616637135 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1537616637135 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1537616637135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1537616637135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537616637210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 22 19:43:57 2018 " "Processing ended: Sat Sep 22 19:43:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537616637210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537616637210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537616637210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537616637210 ""}
