{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 15:03:28 2018 " "Info: Processing started: Tue May 22 15:03:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPR1 -c CPR1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPR1 -c CPR1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "T1 CPR1 14.291 ns Longest " "Info: Longest tpd from source pin \"T1\" to destination pin \"CPR1\" is 14.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns T1 1 PIN PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_115; Fanout = 1; PIN Node = 'T1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { T1 } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPR1/CPR1.bdf" { { 112 80 248 128 "T1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.483 ns) + CELL(0.322 ns) 7.729 ns inst4~71 2 COMB LCCOMB_X1_Y9_N2 1 " "Info: 2: + IC(6.483 ns) + CELL(0.322 ns) = 7.729 ns; Loc. = LCCOMB_X1_Y9_N2; Fanout = 1; COMB Node = 'inst4~71'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.805 ns" { T1 inst4~71 } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPR1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.521 ns) 8.541 ns inst4~72 3 COMB LCCOMB_X1_Y9_N28 1 " "Info: 3: + IC(0.291 ns) + CELL(0.521 ns) = 8.541 ns; Loc. = LCCOMB_X1_Y9_N28; Fanout = 1; COMB Node = 'inst4~72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { inst4~71 inst4~72 } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPR1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.178 ns) 9.005 ns inst4~73 4 COMB LCCOMB_X1_Y9_N6 1 " "Info: 4: + IC(0.286 ns) + CELL(0.178 ns) = 9.005 ns; Loc. = LCCOMB_X1_Y9_N6; Fanout = 1; COMB Node = 'inst4~73'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { inst4~72 inst4~73 } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPR1/CPR1.bdf" { { 224 696 760 272 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(3.056 ns) 14.291 ns CPR1 5 PIN PIN_193 0 " "Info: 5: + IC(2.230 ns) + CELL(3.056 ns) = 14.291 ns; Loc. = PIN_193; Fanout = 0; PIN Node = 'CPR1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.286 ns" { inst4~73 CPR1 } "NODE_NAME" } } { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPR1/CPR1.bdf" { { 240 768 944 256 "CPR1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.001 ns ( 34.99 % ) " "Info: Total cell delay = 5.001 ns ( 34.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.290 ns ( 65.01 % ) " "Info: Total interconnect delay = 9.290 ns ( 65.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.291 ns" { T1 inst4~71 inst4~72 inst4~73 CPR1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.291 ns" { T1 {} T1~combout {} inst4~71 {} inst4~72 {} inst4~73 {} CPR1 {} } { 0.000ns 0.000ns 6.483ns 0.291ns 0.286ns 2.230ns } { 0.000ns 0.924ns 0.322ns 0.521ns 0.178ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 15:03:28 2018 " "Info: Processing ended: Tue May 22 15:03:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
