âš™ï¸ 3-Stage Pipelined ALU Processor â€“ Verilog Implementation
This project implements a 3-stage pipelined ALU processor in Verilog HDL, designed for executing 16-bit Thumb-style instructions. The pipeline enhances instruction throughput and modularity, ideal for FPGA and academic applications.

âœ… Key Features
ğŸ§± Pipeline Stages:

IF (Instruction Fetch)

ID (Instruction Decode)

EX-WB (Execute / Write-Back)

ğŸ§® Supported Instructions:

ADD, SUB, AND, OR â€“ basic ALU operations

MUL â€“ via Booth's Algorithm

DIV â€“ via Restoring Division

ğŸ’¾ Instruction Format:

16-bit Thumb-style instruction set

Modular decoding logic and register file design

ğŸ“Š Pipeline Registers:

IF-ID, ID-EX, EX-WB buffers for inter-stage data/control separation

ğŸ” Simulation:

Developed and verified in Vivado Design Suite

Waveform analysis for RTL verification

ğŸ§  FPGA Target:

Designed with Spartan-6 compatibility in mind

â¡ï¸ To see simulation output, timing summary, and RTL design, please follow the report.