[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ModPortHighConn/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv:2:1: No timescale set for "moduleA".
[WRN:PA0205] ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv:5:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv:2:1: Compile module "work@moduleA".
[INF:CP0303] ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv:5:1: Compile module "work@top".
[NTE:CP0309] ${SURELOG_DIR}/tests/ModPortHighConn/dut.sv:2:23: Implicit port type (wire) for "port0",
there are 1 more instances of this message.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                             10
Constant                                              14
Design                                                 1
Identifier                                             2
LogicTypespec                                          2
Module                                                 2
ModuleTypespec                                         2
Net                                                    4
Operation                                              2
Port                                                  10
Range                                                  2
RefModule                                              4
RefTypespec                                            2
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ModPortHighConn/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@moduleA)
    |vpiParent:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiName:work@moduleA
  |vpiImportTypespec:
  \_Net: (work@moduleA.port0), line:2:23, endln:2:28
    |vpiParent:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiName:port0
    |vpiFullName:work@moduleA.port0
  |vpiImportTypespec:
  \_Net: (work@moduleA.port1), line:2:30, endln:2:35
    |vpiParent:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiName:port1
    |vpiFullName:work@moduleA.port1
  |vpiDefName:work@moduleA
  |vpiNet:
  \_Net: (work@moduleA.port0), line:2:23, endln:2:28
  |vpiNet:
  \_Net: (work@moduleA.port1), line:2:30, endln:2:35
  |vpiPort:
  \_Port: (port0), line:2:23, endln:2:28
    |vpiParent:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiName:port0
    |vpiDirection:3
  |vpiPort:
  \_Port: (port1), line:2:30, endln:2:35
    |vpiParent:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiName:port1
    |vpiDirection:3
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (moduleA)
    |vpiParent:
    \_Design: (unnamed)
    |vpiName:moduleA
    |vpiModule:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
  |vpiTypedef:
  \_LogicTypespec: , line:6:5, endln:6:9
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiRange:
    \_Range: , line:6:10, endln:6:15
      |vpiParent:
      \_LogicTypespec: , line:6:5, endln:6:9
      |vpiLeftRange:
      \_Constant: , line:6:11, endln:6:12
        |vpiParent:
        \_Range: , line:6:10, endln:6:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:13, endln:6:14
        |vpiParent:
        \_Range: , line:6:10, endln:6:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:5, endln:6:9
  |vpiImportTypespec:
  \_Net: (work@top.topA), line:6:16, endln:6:20
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.topA), line:6:5, endln:6:9
      |vpiParent:
      \_Net: (work@top.topA), line:6:16, endln:6:20
      |vpiFullName:work@top.topA
      |vpiActual:
      \_LogicTypespec: , line:6:5, endln:6:9
    |vpiName:topA
    |vpiFullName:work@top.topA
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@top.topB), line:6:22, endln:6:26
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.topB), line:6:5, endln:6:9
      |vpiParent:
      \_Net: (work@top.topB), line:6:22, endln:6:26
      |vpiFullName:work@top.topB
      |vpiActual:
      \_LogicTypespec: , line:6:5, endln:6:9
    |vpiName:topB
    |vpiFullName:work@top.topB
    |vpiNetType:1
  |vpiDefName:work@top
  |vpiNet:
  \_Net: (work@top.topA), line:6:16, endln:6:20
  |vpiNet:
  \_Net: (work@top.topB), line:6:22, endln:6:26
  |vpiRefModule:
  \_RefModule: work@moduleA (instanceA), line:7:5, endln:7:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiName:instanceA
    |vpiDefName:work@moduleA
    |vpiActual:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiPort:
    \_Port: (port0), line:7:24, endln:7:29
      |vpiParent:
      \_RefModule: work@moduleA (instanceA), line:7:5, endln:7:12
      |vpiName:port0
      |vpiHighConn:
      \_BitSelect: (work@top.instanceA.topA), line:7:34, endln:7:37
        |vpiParent:
        \_Port: (port0), line:7:24, endln:7:29
        |vpiName:topA
        |vpiFullName:work@top.instanceA.topA
        |vpiActual:
        \_Net: (work@top.topA), line:6:16, endln:6:20
        |vpiIndex:
        \_Constant: , line:7:35, endln:7:36
          |vpiParent:
          \_BitSelect: (work@top.instanceA.topA), line:7:34, endln:7:37
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPort:
    \_Port: (port1), line:7:41, endln:7:46
      |vpiParent:
      \_RefModule: work@moduleA (instanceA), line:7:5, endln:7:12
      |vpiName:port1
      |vpiHighConn:
      \_BitSelect: (work@top.instanceA.topB), line:7:51, endln:7:54
        |vpiParent:
        \_Port: (port1), line:7:41, endln:7:46
        |vpiName:topB
        |vpiFullName:work@top.instanceA.topB
        |vpiActual:
        \_Net: (work@top.topB), line:6:22, endln:6:26
        |vpiIndex:
        \_Constant: , line:7:52, endln:7:53
          |vpiParent:
          \_BitSelect: (work@top.instanceA.topB), line:7:51, endln:7:54
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiRefModule:
  \_RefModule: work@moduleA (instanceB), line:8:5, endln:8:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiName:instanceB
    |vpiDefName:work@moduleA
    |vpiActual:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiPort:
    \_Port: , line:8:23, endln:8:30
      |vpiParent:
      \_RefModule: work@moduleA (instanceB), line:8:5, endln:8:12
      |vpiHighConn:
      \_BitSelect: (work@top.instanceB.topA), line:8:27, endln:8:30
        |vpiParent:
        \_Port: , line:8:23, endln:8:30
        |vpiName:topA
        |vpiFullName:work@top.instanceB.topA
        |vpiActual:
        \_Net: (work@top.topA), line:6:16, endln:6:20
        |vpiIndex:
        \_Constant: , line:8:28, endln:8:29
          |vpiParent:
          \_BitSelect: (work@top.instanceB.topA), line:8:27, endln:8:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiPort:
    \_Port: , line:8:32, endln:8:39
      |vpiParent:
      \_RefModule: work@moduleA (instanceB), line:8:5, endln:8:12
      |vpiHighConn:
      \_BitSelect: (work@top.instanceB.topB), line:8:36, endln:8:39
        |vpiParent:
        \_Port: , line:8:32, endln:8:39
        |vpiName:topB
        |vpiFullName:work@top.instanceB.topB
        |vpiActual:
        \_Net: (work@top.topB), line:6:22, endln:6:26
        |vpiIndex:
        \_Constant: , line:8:37, endln:8:38
          |vpiParent:
          \_BitSelect: (work@top.instanceB.topB), line:8:36, endln:8:39
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiRefModule:
  \_RefModule: work@moduleA (instanceC), line:9:5, endln:9:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiName:instanceC
    |vpiDefName:work@moduleA
    |vpiActual:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiPort:
    \_Port: , line:9:23, endln:9:30
      |vpiParent:
      \_RefModule: work@moduleA (instanceC), line:9:5, endln:9:12
      |vpiHighConn:
      \_BitSelect: (work@top.instanceC.topA), line:9:27, endln:9:30
        |vpiParent:
        \_Port: , line:9:23, endln:9:30
        |vpiName:topA
        |vpiFullName:work@top.instanceC.topA
        |vpiActual:
        \_Net: (work@top.topA), line:6:16, endln:6:20
        |vpiIndex:
        \_Constant: , line:9:28, endln:9:29
          |vpiParent:
          \_BitSelect: (work@top.instanceC.topA), line:9:27, endln:9:30
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiPort:
    \_Port: , line:9:32, endln:9:48
      |vpiParent:
      \_RefModule: work@moduleA (instanceC), line:9:5, endln:9:12
      |vpiHighConn:
      \_Operation: , line:9:32, endln:9:48
        |vpiParent:
        \_Port: , line:9:32, endln:9:48
        |vpiOpType:27
        |vpiOperand:
        \_BitSelect: (work@top.instanceC.topB), line:9:36, endln:9:39
          |vpiParent:
          \_Operation: , line:9:32, endln:9:48
          |vpiName:topB
          |vpiFullName:work@top.instanceC.topB
          |vpiActual:
          \_Net: (work@top.topB), line:6:22, endln:6:26
          |vpiIndex:
          \_Constant: , line:9:37, endln:9:38
            |vpiParent:
            \_BitSelect: (work@top.instanceC.topB), line:9:36, endln:9:39
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiOperand:
        \_BitSelect: (work@top.instanceC.topB), line:9:45, endln:9:48
          |vpiParent:
          \_Operation: , line:9:32, endln:9:48
          |vpiName:topB
          |vpiFullName:work@top.instanceC.topB
          |vpiActual:
          \_Net: (work@top.topB), line:6:22, endln:6:26
          |vpiIndex:
          \_Constant: , line:9:46, endln:9:47
            |vpiParent:
            \_BitSelect: (work@top.instanceC.topB), line:9:45, endln:9:48
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
  |vpiRefModule:
  \_RefModule: work@moduleA (instanceD), line:10:5, endln:10:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
    |vpiName:instanceD
    |vpiDefName:work@moduleA
    |vpiActual:
    \_Module: work@moduleA (work@moduleA), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:2:1, endln:3:10
    |vpiPort:
    \_Port: , line:10:23, endln:10:39
      |vpiParent:
      \_RefModule: work@moduleA (instanceD), line:10:5, endln:10:12
      |vpiHighConn:
      \_Operation: , line:10:23, endln:10:39
        |vpiParent:
        \_Port: , line:10:23, endln:10:39
        |vpiOpType:27
        |vpiOperand:
        \_BitSelect: (work@top.instanceD.topA), line:10:27, endln:10:30
          |vpiParent:
          \_Operation: , line:10:23, endln:10:39
          |vpiName:topA
          |vpiFullName:work@top.instanceD.topA
          |vpiActual:
          \_Net: (work@top.topA), line:6:16, endln:6:20
          |vpiIndex:
          \_Constant: , line:10:28, endln:10:29
            |vpiParent:
            \_BitSelect: (work@top.instanceD.topA), line:10:27, endln:10:30
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiOperand:
        \_BitSelect: (work@top.instanceD.topA), line:10:36, endln:10:39
          |vpiParent:
          \_Operation: , line:10:23, endln:10:39
          |vpiName:topA
          |vpiFullName:work@top.instanceD.topA
          |vpiActual:
          \_Net: (work@top.topA), line:6:16, endln:6:20
          |vpiIndex:
          \_Constant: , line:10:37, endln:10:38
            |vpiParent:
            \_BitSelect: (work@top.instanceD.topA), line:10:36, endln:10:39
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiPort:
    \_Port: (topB), line:10:41, endln:10:48
      |vpiParent:
      \_RefModule: work@moduleA (instanceD), line:10:5, endln:10:12
      |vpiName:topB
      |vpiHighConn:
      \_BitSelect: (work@top.instanceD.topB), line:10:45, endln:10:48
        |vpiParent:
        \_Port: (topB), line:10:41, endln:10:48
        |vpiName:topB
        |vpiFullName:work@top.instanceD.topB
        |vpiActual:
        \_Net: (work@top.topB), line:6:22, endln:6:26
        |vpiIndex:
        \_Constant: , line:10:46, endln:10:47
          |vpiParent:
          \_BitSelect: (work@top.instanceD.topB), line:10:45, endln:10:48
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
|vpiTypedef:
\_ModuleTypespec: (moduleA)
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ModPortHighConn/dut.sv, line:5:1, endln:11:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 1
