iram.v,verilog,xil_defaultlib,../../../../pipelined.gen/sources_1/ip/iram/sim/iram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
