#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs 'assertion-sequence.sv' '-sverilog' '-kdb' '-debug_access+all' '-cm' 'line+cond+tgl+fsm+branch+assert' 2>&1
