// Seed: 3375824599
module module_0 (
    input  uwire id_0,
    output wor   id_1
    , id_5,
    input  uwire id_2,
    output uwire id_3
);
  wire id_6;
  module_2 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output supply0 id_2,
    output wire id_3,
    output wor id_4,
    input wire id_5
);
  assign id_4 = id_5 - 1;
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_5,
      id_2
  );
  assign modCall_1.type_2 = 0;
  wire id_8;
  assign id_3 = id_0;
  wire id_9;
endmodule
module module_2 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input wand id_3,
    input tri id_4,
    input wor id_5
);
  wire id_7;
endmodule
