$comment
	File created using the following command:
		vcd file contador_divfreq.msim.vcd -direction
$end
$date
	Tue Apr 10 13:13:42 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module contador_divfreq_vlg_vec_tst $end
$var reg 1 ! cin $end
$var reg 1 " clock_fpga $end
$var wire 1 # cout $end
$var wire 1 $ q [2] $end
$var wire 1 % q [1] $end
$var wire 1 & q [0] $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - clock_fpga~input_o $end
$var wire 1 . clock_fpga~inputclkctrl_outclk $end
$var wire 1 / cout~output_o $end
$var wire 1 0 q[0]~output_o $end
$var wire 1 1 q[1]~output_o $end
$var wire 1 2 q[2]~output_o $end
$var wire 1 3 cin~input_o $end
$var wire 1 4 b2v_inst|LPM_COUNTER_component|auto_generated|trigger_mux_w[1]~1_combout $end
$var wire 1 5 b2v_inst|LPM_COUNTER_component|auto_generated|trigger_mux_w[2]~0_combout $end
$var wire 1 6 b2v_inst|LPM_COUNTER_component|auto_generated|trigger_mux_w[0]~2_combout $end
$var wire 1 7 b2v_inst|LPM_COUNTER_component|auto_generated|cout_actual~0_combout $end
$var wire 1 8 b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 9 b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 : b2v_inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
x"
0#
0&
0%
0$
0'
1(
x)
1*
1+
1,
x-
x.
0/
00
01
02
13
04
05
16
07
0:
09
08
$end
#990000
0!
03
06
#1000000
