# Reading D:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do ej2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+F:/project {F:/project/ej2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:34:13 on Apr 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+F:/project" F:/project/ej2.sv 
# -- Compiling module ej2
# 
# Top level modules:
# 	ej2
# End time: 01:34:13 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# ERROR: No extended dataflow license exists
vlog -reportprogress 300 -work work F:/project/test1_ej2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:24 on Apr 13,2023
# vlog -reportprogress 300 -work work F:/project/test1_ej2.sv 
# -- Compiling module test1_ej2
# 
# Top level modules:
# 	test1_ej2
# End time: 01:35:24 on Apr 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work F:/project/test1_ej2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:35:25 on Apr 13,2023
# vlog -reportprogress 300 -work work F:/project/test1_ej2.sv 
# -- Compiling module test1_ej2
# 
# Top level modules:
# 	test1_ej2
# End time: 01:35:26 on Apr 13,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.test1_ej2
# vsim work.test1_ej2 
# Start time: 01:35:29 on Apr 13,2023
# Loading sv_std.std
# Loading work.test1_ej2
# Loading work.ej2
add wave sim:/test1_ej2/*
run
# End time: 01:37:01 on Apr 13,2023, Elapsed time: 0:01:32
# Errors: 0, Warnings: 0
