verilog xil_defaultlib --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/ec67/hdl" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/8c62/hdl" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ip/designLS_processing_system7_0_0" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/1ddd/hdl/verilog" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/b2d0/hdl/verilog" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/1b7e/hdl/verilog" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/122e/hdl/verilog" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/6887/hdl/verilog" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/9623/hdl/verilog" \
"../../../bd/designLS/ip/designLS_processing_system7_0_0/sim/designLS_processing_system7_0_0.v" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/sim/bd_edf3.v" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_0/sim/bd_edf3_one_0.v" \

sv xil_defaultlib --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/ec67/hdl" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/8c62/hdl" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ip/designLS_processing_system7_0_0" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/1ddd/hdl/verilog" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/b2d0/hdl/verilog" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/1b7e/hdl/verilog" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/122e/hdl/verilog" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/6887/hdl/verilog" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/9623/hdl/verilog" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_2/sim/bd_edf3_arsw_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_3/sim/bd_edf3_rsw_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_4/sim/bd_edf3_awsw_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_5/sim/bd_edf3_wsw_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_6/sim/bd_edf3_bsw_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_7/sim/bd_edf3_s00mmu_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_8/sim/bd_edf3_s00tr_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_9/sim/bd_edf3_s00sic_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_10/sim/bd_edf3_s00a2s_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_11/sim/bd_edf3_sarn_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_12/sim/bd_edf3_srn_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_13/sim/bd_edf3_s01mmu_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_14/sim/bd_edf3_s01tr_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_15/sim/bd_edf3_s01sic_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_16/sim/bd_edf3_s01a2s_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_17/sim/bd_edf3_sawn_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_18/sim/bd_edf3_swn_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_19/sim/bd_edf3_sbn_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_20/sim/bd_edf3_m00s2a_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_21/sim/bd_edf3_m00arn_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_22/sim/bd_edf3_m00rn_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_23/sim/bd_edf3_m00awn_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_24/sim/bd_edf3_m00wn_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_25/sim/bd_edf3_m00bn_0.sv" \
"../../../bd/designLS/ip/designLS_axi_smc_0/bd_0/ip/ip_26/sim/bd_edf3_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/ec67/hdl" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/8c62/hdl" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ip/designLS_processing_system7_0_0" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/1ddd/hdl/verilog" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/b2d0/hdl/verilog" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/1b7e/hdl/verilog" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/122e/hdl/verilog" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/6887/hdl/verilog" --include "../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/9623/hdl/verilog" \
"../../../bd/designLS/ip/designLS_axi_smc_0/sim/designLS_axi_smc_0.v" \
"../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/d2c7/hdl/verilog/LS_estimator_faddhbi.v" \
"../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/d2c7/hdl/verilog/LS_estimator_fdivkbM.v" \
"../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/d2c7/hdl/verilog/LS_estimator_fmuljbC.v" \
"../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/d2c7/hdl/verilog/LS_estimator_fsubibs.v" \
"../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/d2c7/hdl/verilog/LS_estimator_preabkb.v" \
"../../../../least_squares.srcs/sources_1/bd/designLS/ipshared/d2c7/hdl/verilog/LS_estimator.v" \
"../../../bd/designLS/sim/designLS.v" \
"../../../bd/designLS/ip/designLS_system_ila_0_0/bd_0/ip/ip_0/sim/bd_8a58_ila_lib_0.v" \
"../../../bd/designLS/ip/designLS_system_ila_0_0/bd_0/ip/ip_1/bd_8a58_g_inst_0_gigantic_mux.v" \
"../../../bd/designLS/ip/designLS_system_ila_0_0/bd_0/ip/ip_1/sim/bd_8a58_g_inst_0.v" \
"../../../bd/designLS/ip/designLS_system_ila_0_0/bd_0/sim/bd_8a58.v" \
"../../../bd/designLS/ip/designLS_system_ila_0_0/sim/designLS_system_ila_0_0.v" \
"../../../bd/designLS/ip/designLS_auto_pc_0/sim/designLS_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
