

================================================================
== Vivado HLS Report for 'prefixsum_unroll'
================================================================
* Date:           Wed Dec 23 11:33:07 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        pp4fpga_prefixsum
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.358 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98| 0.980 us | 0.980 us |   98|   98|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       95|       95|         3|          3|          1|    31|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    244|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     98|    -|
|Register         |        -|      -|     163|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     163|    342|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln12_1_fu_318_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln12_2_fu_324_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln12_3_fu_330_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln12_4_fu_335_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln12_fu_213_p2    |     +    |      0|  0|  15|           7|           2|
    |add_ln9_1_fu_270_p2   |     +    |      0|  0|  15|           7|           2|
    |add_ln9_2_fu_291_p2   |     +    |      0|  0|  15|           8|           2|
    |add_ln9_3_fu_341_p2   |     +    |      0|  0|  15|           7|           3|
    |add_ln9_fu_249_p2     |     +    |      0|  0|  15|           7|           1|
    |icmp_ln9_fu_297_p2    |   icmp   |      0|  0|  13|           8|           9|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 244|         172|         147|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  38|          7|    1|          7|
    |i_0_0_reg_197   |   9|          2|    7|         14|
    |in_0_address0   |  15|          3|    5|         15|
    |out_0_address0  |  21|          4|    5|         20|
    |out_0_d0        |  15|          3|   32|         96|
    +----------------+----+-----------+-----+-----------+
    |Total           |  98|         19|   50|        152|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln12_1_reg_401   |  32|   0|   32|          0|
    |add_ln12_2_reg_406   |  32|   0|   32|          0|
    |ap_CS_fsm            |   6|   0|    6|          0|
    |i_0_0_reg_197        |   7|   0|    7|          0|
    |icmp_ln9_reg_387     |   1|   0|    1|          0|
    |in_0_load_reg_417    |  32|   0|   32|          0|
    |in_3_load_reg_412    |  32|   0|   32|          0|
    |zext_ln12_1_reg_357  |   5|   0|   64|         59|
    |zext_ln12_2_reg_367  |   5|   0|   64|         59|
    |zext_ln12_3_reg_377  |   5|   0|   64|         59|
    |zext_ln12_4_reg_391  |   6|   0|   64|         58|
    +---------------------+----+----+-----+-----------+
    |Total                | 163|   0|  398|        235|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------+-----+-----+------------+------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | prefixsum_unroll | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | prefixsum_unroll | return value |
|ap_start        |  in |    1| ap_ctrl_hs | prefixsum_unroll | return value |
|ap_done         | out |    1| ap_ctrl_hs | prefixsum_unroll | return value |
|ap_idle         | out |    1| ap_ctrl_hs | prefixsum_unroll | return value |
|ap_ready        | out |    1| ap_ctrl_hs | prefixsum_unroll | return value |
|in_0_address0   | out |    5|  ap_memory |       in_0       |     array    |
|in_0_ce0        | out |    1|  ap_memory |       in_0       |     array    |
|in_0_q0         |  in |   32|  ap_memory |       in_0       |     array    |
|in_1_address0   | out |    5|  ap_memory |       in_1       |     array    |
|in_1_ce0        | out |    1|  ap_memory |       in_1       |     array    |
|in_1_q0         |  in |   32|  ap_memory |       in_1       |     array    |
|in_2_address0   | out |    5|  ap_memory |       in_2       |     array    |
|in_2_ce0        | out |    1|  ap_memory |       in_2       |     array    |
|in_2_q0         |  in |   32|  ap_memory |       in_2       |     array    |
|in_3_address0   | out |    5|  ap_memory |       in_3       |     array    |
|in_3_ce0        | out |    1|  ap_memory |       in_3       |     array    |
|in_3_q0         |  in |   32|  ap_memory |       in_3       |     array    |
|out_0_address0  | out |    5|  ap_memory |       out_0      |     array    |
|out_0_ce0       | out |    1|  ap_memory |       out_0      |     array    |
|out_0_we0       | out |    1|  ap_memory |       out_0      |     array    |
|out_0_d0        | out |   32|  ap_memory |       out_0      |     array    |
|out_0_q0        |  in |   32|  ap_memory |       out_0      |     array    |
|out_1_address0  | out |    5|  ap_memory |       out_1      |     array    |
|out_1_ce0       | out |    1|  ap_memory |       out_1      |     array    |
|out_1_we0       | out |    1|  ap_memory |       out_1      |     array    |
|out_1_d0        | out |   32|  ap_memory |       out_1      |     array    |
|out_2_address0  | out |    5|  ap_memory |       out_2      |     array    |
|out_2_ce0       | out |    1|  ap_memory |       out_2      |     array    |
|out_2_we0       | out |    1|  ap_memory |       out_2      |     array    |
|out_2_d0        | out |   32|  ap_memory |       out_2      |     array    |
|out_3_address0  | out |    5|  ap_memory |       out_3      |     array    |
|out_3_ce0       | out |    1|  ap_memory |       out_3      |     array    |
|out_3_we0       | out |    1|  ap_memory |       out_3      |     array    |
|out_3_d0        | out |   32|  ap_memory |       out_3      |     array    |
+----------------+-----+-----+------------+------------------+--------------+

