<stg><name>compute_row_operations_Pipeline_VITIS_LOOP_31_5</name>


<trans_list>

<trans id="48" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %syndrome_cache = alloca i32 1

]]></Node>
<StgValue><ssdm name="syndrome_cache"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %syndrome_cache_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="syndrome_cache_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %syndrome_cache_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="syndrome_cache_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_2, i32 0, i32 0, void @empty_3, i32 64, i32 0, void @empty_16, void @empty_5, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %syndrome_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %syndrome

]]></Node>
<StgValue><ssdm name="syndrome_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %store_ln31 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc47

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc47:0 %i_2 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
for.inc47:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc47:2 %icmp_ln31 = icmp_eq  i2 %i_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc47:3 %add_ln31 = add i2 %i_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc47:4 %br_ln31 = br i1 %icmp_ln31, void %for.inc47.split, void %VITIS_LOOP_37_6.exitStub

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc47.split:0 %gmem2_addr = getelementptr i8 %gmem2, i64 %syndrome_read

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc47.split:6 %switch_ln32 = switch i2 %i_2, void %arrayidx46.case.2, i2 0, void %arrayidx46.case.0, i2 1, void %for.inc47.split.arrayidx46.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln32"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx46.exit:0 %store_ln31 = store i2 %add_ln31, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
arrayidx46.exit:1 %br_ln31 = br void %for.inc47

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1">
<![CDATA[
VITIS_LOOP_37_6.exitStub:0 %syndrome_cache_load = load i1 %syndrome_cache

]]></Node>
<StgValue><ssdm name="syndrome_cache_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1">
<![CDATA[
VITIS_LOOP_37_6.exitStub:1 %syndrome_cache_1_load = load i1 %syndrome_cache_1

]]></Node>
<StgValue><ssdm name="syndrome_cache_1_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1">
<![CDATA[
VITIS_LOOP_37_6.exitStub:2 %syndrome_cache_2_load = load i1 %syndrome_cache_2

]]></Node>
<StgValue><ssdm name="syndrome_cache_2_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_37_6.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %syndrome_cache_2_out, i1 %syndrome_cache_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_37_6.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %syndrome_cache_1_out, i1 %syndrome_cache_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_37_6.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %syndrome_cache_out, i1 %syndrome_cache_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
VITIS_LOOP_37_6.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc47.split:1 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc47.split:2 %speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln13"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc47.split:3 %specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln31"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc47.split:4 %gmem2_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem2_addr

]]></Node>
<StgValue><ssdm name="gmem2_addr_read"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="8">
<![CDATA[
for.inc47.split:5 %syndrome_cache_3 = trunc i8 %gmem2_addr_read

]]></Node>
<StgValue><ssdm name="syndrome_cache_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc47.split.arrayidx46.exit_crit_edge:0 %store_ln13 = store i1 %syndrome_cache_3, i1 %syndrome_cache_1

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
for.inc47.split.arrayidx46.exit_crit_edge:1 %br_ln32 = br void %arrayidx46.exit

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx46.case.0:0 %store_ln13 = store i1 %syndrome_cache_3, i1 %syndrome_cache

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
arrayidx46.case.0:1 %br_ln32 = br void %arrayidx46.exit

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="!0"/>
<literal name="i_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx46.case.2:0 %store_ln13 = store i1 %syndrome_cache_3, i1 %syndrome_cache_2

]]></Node>
<StgValue><ssdm name="store_ln13"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="!0"/>
<literal name="i_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
arrayidx46.case.2:1 %br_ln32 = br void %arrayidx46.exit

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="gmem2" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="syndrome" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="syndrome"/></StgValue>
</port>
<port id="51" name="syndrome_cache_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="syndrome_cache_2_out"/></StgValue>
</port>
<port id="52" name="syndrome_cache_1_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="syndrome_cache_1_out"/></StgValue>
</port>
<port id="53" name="syndrome_cache_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="syndrome_cache_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="StgValue_54" to="i" fromId="54" toId="5">
</dataflow>
<dataflow id="56" from="StgValue_54" to="syndrome_cache" fromId="54" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_54" to="syndrome_cache_1" fromId="54" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_54" to="syndrome_cache_2" fromId="54" toId="8">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="61" from="gmem2" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="63" from="empty_2" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="66" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="68" from="empty_3" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_69" to="specinterface_ln0" fromId="69" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="73" from="empty_16" to="specinterface_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="75" from="empty_5" to="specinterface_ln0" fromId="74" toId="9">
</dataflow>
<dataflow id="76" from="empty_3" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="80" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="81" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="82" from="empty_3" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="83" from="empty_3" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specinterface_ln0" fromId="84" toId="9">
</dataflow>
<dataflow id="86" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="87" from="StgValue_64" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="89" from="_ssdm_op_Read.ap_auto.i64" to="syndrome_read" fromId="88" toId="10">
</dataflow>
<dataflow id="90" from="syndrome" to="syndrome_read" fromId="50" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_91" to="store_ln31" fromId="91" toId="11">
</dataflow>
<dataflow id="93" from="i" to="store_ln31" fromId="5" toId="11">
</dataflow>
<dataflow id="94" from="i" to="i_2" fromId="5" toId="13">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="95" toId="14">
</dataflow>
<dataflow id="97" from="gmem2" to="specbitsmap_ln0" fromId="49" toId="14">
</dataflow>
<dataflow id="98" from="i_2" to="icmp_ln31" fromId="13" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_99" to="icmp_ln31" fromId="99" toId="15">
</dataflow>
<dataflow id="101" from="i_2" to="add_ln31" fromId="13" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_102" to="add_ln31" fromId="102" toId="16">
</dataflow>
<dataflow id="104" from="icmp_ln31" to="br_ln31" fromId="15" toId="17">
</dataflow>
<dataflow id="105" from="gmem2" to="gmem2_addr" fromId="49" toId="18">
</dataflow>
<dataflow id="106" from="syndrome_read" to="gmem2_addr" fromId="10" toId="18">
</dataflow>
<dataflow id="107" from="i_2" to="switch_ln32" fromId="13" toId="19">
</dataflow>
<dataflow id="108" from="StgValue_91" to="switch_ln32" fromId="91" toId="19">
</dataflow>
<dataflow id="109" from="StgValue_102" to="switch_ln32" fromId="102" toId="19">
</dataflow>
<dataflow id="110" from="add_ln31" to="store_ln31" fromId="16" toId="20">
</dataflow>
<dataflow id="111" from="i" to="store_ln31" fromId="5" toId="20">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecPipeline" to="specpipeline_ln13" fromId="112" toId="22">
</dataflow>
<dataflow id="114" from="StgValue_84" to="specpipeline_ln13" fromId="84" toId="22">
</dataflow>
<dataflow id="115" from="StgValue_64" to="specpipeline_ln13" fromId="64" toId="22">
</dataflow>
<dataflow id="116" from="StgValue_64" to="specpipeline_ln13" fromId="64" toId="22">
</dataflow>
<dataflow id="117" from="StgValue_64" to="specpipeline_ln13" fromId="64" toId="22">
</dataflow>
<dataflow id="118" from="empty_3" to="specpipeline_ln13" fromId="67" toId="22">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln13" fromId="119" toId="23">
</dataflow>
<dataflow id="122" from="StgValue_121" to="speclooptripcount_ln13" fromId="121" toId="23">
</dataflow>
<dataflow id="123" from="StgValue_121" to="speclooptripcount_ln13" fromId="121" toId="23">
</dataflow>
<dataflow id="124" from="StgValue_121" to="speclooptripcount_ln13" fromId="121" toId="23">
</dataflow>
<dataflow id="126" from="_ssdm_op_SpecLoopName" to="specloopname_ln31" fromId="125" toId="24">
</dataflow>
<dataflow id="128" from="empty_14" to="specloopname_ln31" fromId="127" toId="24">
</dataflow>
<dataflow id="130" from="_ssdm_op_Read.m_axi.p1i8" to="gmem2_addr_read" fromId="129" toId="25">
</dataflow>
<dataflow id="131" from="gmem2_addr" to="gmem2_addr_read" fromId="18" toId="25">
</dataflow>
<dataflow id="132" from="gmem2_addr_read" to="syndrome_cache_3" fromId="25" toId="26">
</dataflow>
<dataflow id="133" from="syndrome_cache_3" to="store_ln13" fromId="26" toId="27">
</dataflow>
<dataflow id="134" from="syndrome_cache_1" to="store_ln13" fromId="7" toId="27">
</dataflow>
<dataflow id="135" from="syndrome_cache_3" to="store_ln13" fromId="26" toId="29">
</dataflow>
<dataflow id="136" from="syndrome_cache" to="store_ln13" fromId="6" toId="29">
</dataflow>
<dataflow id="137" from="syndrome_cache_3" to="store_ln13" fromId="26" toId="31">
</dataflow>
<dataflow id="138" from="syndrome_cache_2" to="store_ln13" fromId="8" toId="31">
</dataflow>
<dataflow id="139" from="syndrome_cache" to="syndrome_cache_load" fromId="6" toId="33">
</dataflow>
<dataflow id="140" from="syndrome_cache_1" to="syndrome_cache_1_load" fromId="7" toId="34">
</dataflow>
<dataflow id="141" from="syndrome_cache_2" to="syndrome_cache_2_load" fromId="8" toId="35">
</dataflow>
<dataflow id="143" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="142" toId="36">
</dataflow>
<dataflow id="144" from="syndrome_cache_2_out" to="write_ln0" fromId="51" toId="36">
</dataflow>
<dataflow id="145" from="syndrome_cache_2_load" to="write_ln0" fromId="35" toId="36">
</dataflow>
<dataflow id="146" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="142" toId="37">
</dataflow>
<dataflow id="147" from="syndrome_cache_1_out" to="write_ln0" fromId="52" toId="37">
</dataflow>
<dataflow id="148" from="syndrome_cache_1_load" to="write_ln0" fromId="34" toId="37">
</dataflow>
<dataflow id="149" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln0" fromId="142" toId="38">
</dataflow>
<dataflow id="150" from="syndrome_cache_out" to="write_ln0" fromId="53" toId="38">
</dataflow>
<dataflow id="151" from="syndrome_cache_load" to="write_ln0" fromId="33" toId="38">
</dataflow>
<dataflow id="152" from="icmp_ln31" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="153" from="i_2" to="StgValue_3" fromId="13" toId="3">
</dataflow>
</dataflows>


</stg>
