// Seed: 148146450
module module_0;
  supply1 id_1 = 1'h0 ? -1 < 1 : id_1;
  assign id_1 = id_1 == id_1;
  logic id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout supply0 id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_2 (
    output wor id_0,
    output tri1 id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    output supply1 id_5,
    input wor id_6,
    input supply0 id_7,
    output logic id_8,
    input supply1 id_9,
    input wand id_10,
    output tri id_11,
    output wire id_12,
    output wor id_13,
    input wor id_14,
    output wire id_15,
    output wor id_16,
    output wire id_17,
    input uwire id_18
);
  always @* begin : LABEL_0
    if (-1) begin : LABEL_1
      id_8 = id_10;
    end
  end
  and primCall (id_0, id_10, id_14, id_18, id_2, id_3, id_4, id_6, id_7, id_9);
  module_0 modCall_1 ();
endmodule
