|fft_atan2_v2
CLK => ROM_READER_V2:inst1.CLK
CLK => ROM_RAWDATA:inst2.clock
CLK => shift_reg1bit:inst3.clk
CLK => shift_reg1bit:inst4.clk
CLK => shift_reg1bit:inst5.clk
CLK => fft_burst_16x1024_v1:inst6.clk
CLK => cordic_atan2_v2:inst7.clk
RESET => ROM_READER_V2:inst1.RESET
RESET => cordic_atan2_v2:inst7.areset
RESET => fft_burst_16x1024_v1:inst6.reset_n
trigger_in => ROM_READER_V2:inst1.TRIGGER_IN
rom_out[0] <= ROM_RAWDATA:inst2.q[0]
rom_out[1] <= ROM_RAWDATA:inst2.q[1]
rom_out[2] <= ROM_RAWDATA:inst2.q[2]
rom_out[3] <= ROM_RAWDATA:inst2.q[3]
rom_out[4] <= ROM_RAWDATA:inst2.q[4]
rom_out[5] <= ROM_RAWDATA:inst2.q[5]
rom_out[6] <= ROM_RAWDATA:inst2.q[6]
rom_out[7] <= ROM_RAWDATA:inst2.q[7]
rom_out[8] <= ROM_RAWDATA:inst2.q[8]
rom_out[9] <= ROM_RAWDATA:inst2.q[9]
rom_out[10] <= ROM_RAWDATA:inst2.q[10]
rom_out[11] <= ROM_RAWDATA:inst2.q[11]
rom_out[12] <= ROM_RAWDATA:inst2.q[12]
rom_out[13] <= ROM_RAWDATA:inst2.q[13]
rom_out[14] <= ROM_RAWDATA:inst2.q[14]
rom_out[15] <= ROM_RAWDATA:inst2.q[15]
source_imag[0] <= fft_burst_16x1024_v1:inst6.source_imag[0]
source_imag[1] <= fft_burst_16x1024_v1:inst6.source_imag[1]
source_imag[2] <= fft_burst_16x1024_v1:inst6.source_imag[2]
source_imag[3] <= fft_burst_16x1024_v1:inst6.source_imag[3]
source_imag[4] <= fft_burst_16x1024_v1:inst6.source_imag[4]
source_imag[5] <= fft_burst_16x1024_v1:inst6.source_imag[5]
source_imag[6] <= fft_burst_16x1024_v1:inst6.source_imag[6]
source_imag[7] <= fft_burst_16x1024_v1:inst6.source_imag[7]
source_imag[8] <= fft_burst_16x1024_v1:inst6.source_imag[8]
source_imag[9] <= fft_burst_16x1024_v1:inst6.source_imag[9]
source_imag[10] <= fft_burst_16x1024_v1:inst6.source_imag[10]
source_imag[11] <= fft_burst_16x1024_v1:inst6.source_imag[11]
source_imag[12] <= fft_burst_16x1024_v1:inst6.source_imag[12]
source_imag[13] <= fft_burst_16x1024_v1:inst6.source_imag[13]
source_imag[14] <= fft_burst_16x1024_v1:inst6.source_imag[14]
source_imag[15] <= fft_burst_16x1024_v1:inst6.source_imag[15]
source_real[0] <= fft_burst_16x1024_v1:inst6.source_real[0]
source_real[1] <= fft_burst_16x1024_v1:inst6.source_real[1]
source_real[2] <= fft_burst_16x1024_v1:inst6.source_real[2]
source_real[3] <= fft_burst_16x1024_v1:inst6.source_real[3]
source_real[4] <= fft_burst_16x1024_v1:inst6.source_real[4]
source_real[5] <= fft_burst_16x1024_v1:inst6.source_real[5]
source_real[6] <= fft_burst_16x1024_v1:inst6.source_real[6]
source_real[7] <= fft_burst_16x1024_v1:inst6.source_real[7]
source_real[8] <= fft_burst_16x1024_v1:inst6.source_real[8]
source_real[9] <= fft_burst_16x1024_v1:inst6.source_real[9]
source_real[10] <= fft_burst_16x1024_v1:inst6.source_real[10]
source_real[11] <= fft_burst_16x1024_v1:inst6.source_real[11]
source_real[12] <= fft_burst_16x1024_v1:inst6.source_real[12]
source_real[13] <= fft_burst_16x1024_v1:inst6.source_real[13]
source_real[14] <= fft_burst_16x1024_v1:inst6.source_real[14]
source_real[15] <= fft_burst_16x1024_v1:inst6.source_real[15]
mag[0] <= cordic_atan2_v2:inst7.r[0]
mag[1] <= cordic_atan2_v2:inst7.r[1]
mag[2] <= cordic_atan2_v2:inst7.r[2]
mag[3] <= cordic_atan2_v2:inst7.r[3]
mag[4] <= cordic_atan2_v2:inst7.r[4]
mag[5] <= cordic_atan2_v2:inst7.r[5]
mag[6] <= cordic_atan2_v2:inst7.r[6]
mag[7] <= cordic_atan2_v2:inst7.r[7]
mag[8] <= cordic_atan2_v2:inst7.r[8]
mag[9] <= cordic_atan2_v2:inst7.r[9]
mag[10] <= cordic_atan2_v2:inst7.r[10]
mag[11] <= cordic_atan2_v2:inst7.r[11]
mag[12] <= cordic_atan2_v2:inst7.r[12]
mag[13] <= cordic_atan2_v2:inst7.r[13]
mag[14] <= cordic_atan2_v2:inst7.r[14]
rad[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
rad[1] <= rad[1].DB_MAX_OUTPUT_PORT_TYPE
rad[2] <= rad[2].DB_MAX_OUTPUT_PORT_TYPE
rad[3] <= rad[3].DB_MAX_OUTPUT_PORT_TYPE
rad[4] <= rad[4].DB_MAX_OUTPUT_PORT_TYPE
rad[5] <= rad[5].DB_MAX_OUTPUT_PORT_TYPE
rad[6] <= rad[6].DB_MAX_OUTPUT_PORT_TYPE
rad[7] <= rad[7].DB_MAX_OUTPUT_PORT_TYPE
rad[8] <= rad[8].DB_MAX_OUTPUT_PORT_TYPE
rad[9] <= rad[9].DB_MAX_OUTPUT_PORT_TYPE
rad[10] <= rad[10].DB_MAX_OUTPUT_PORT_TYPE
rad[11] <= rad[11].DB_MAX_OUTPUT_PORT_TYPE
rad[12] <= rad[12].DB_MAX_OUTPUT_PORT_TYPE
rad[13] <= rad[13].DB_MAX_OUTPUT_PORT_TYPE
rad[14] <= rad[14].DB_MAX_OUTPUT_PORT_TYPE
rad[15] <= rad[15].DB_MAX_OUTPUT_PORT_TYPE
sink_sop_out <= shift_reg1bit:inst3.sr_out
sink_eop_out <= shift_reg1bit:inst4.sr_out
sink_valid_out <= shift_reg1bit:inst5.sr_out


|fft_atan2_v2|ROM_READER_V2:inst1
TRIGGER_IN => trigger_in_sync.DATAIN
CLK => cnt_ena_ff.CLK
CLK => dff1.CLK
CLK => trigger_in_sync2.CLK
CLK => trigger_in_sync.CLK
CLK => cnt[0].CLK
CLK => cnt[1].CLK
CLK => cnt[2].CLK
CLK => cnt[3].CLK
CLK => cnt[4].CLK
CLK => cnt[5].CLK
CLK => cnt[6].CLK
CLK => cnt[7].CLK
CLK => cnt[8].CLK
CLK => cnt[9].CLK
CLK => Q_OUT_ff[0].CLK
CLK => Q_OUT_ff[1].CLK
CLK => Q_OUT_ff[2].CLK
CLK => Q_OUT_ff[3].CLK
CLK => Q_OUT_ff[4].CLK
CLK => Q_OUT_ff[5].CLK
CLK => Q_OUT_ff[6].CLK
CLK => Q_OUT_ff[7].CLK
CLK => Q_OUT_ff[8].CLK
CLK => Q_OUT_ff[9].CLK
CLK => cnt_ena_ffd.CLK
CLK => EOP_OUT_ff.CLK
CLK => SOP_OUT_ff.CLK
RESET => process_4.IN1
RESET => cnt_ena_ff.ACLR
RESET => trigger_in_sync2.ACLR
RESET => trigger_in_sync.ACLR
RESET => cnt[0].ACLR
RESET => cnt[1].ACLR
RESET => cnt[2].ACLR
RESET => cnt[3].ACLR
RESET => cnt[4].ACLR
RESET => cnt[5].ACLR
RESET => cnt[6].ACLR
RESET => cnt[7].ACLR
RESET => cnt[8].ACLR
RESET => cnt[9].ACLR
RESET => Q_OUT_ff[0].ACLR
RESET => Q_OUT_ff[1].ACLR
RESET => Q_OUT_ff[2].ACLR
RESET => Q_OUT_ff[3].ACLR
RESET => Q_OUT_ff[4].ACLR
RESET => Q_OUT_ff[5].ACLR
RESET => Q_OUT_ff[6].ACLR
RESET => Q_OUT_ff[7].ACLR
RESET => Q_OUT_ff[8].ACLR
RESET => Q_OUT_ff[9].ACLR
RESET => cnt_ena_ffd.ACLR
RESET => EOP_OUT_ff.ACLR
RESET => SOP_OUT_ff.ACLR
READ_ENA <= cnt_ena_ffd.DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[0] <= Q_OUT_ff[0].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[1] <= Q_OUT_ff[1].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[2] <= Q_OUT_ff[2].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[3] <= Q_OUT_ff[3].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[4] <= Q_OUT_ff[4].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[5] <= Q_OUT_ff[5].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[6] <= Q_OUT_ff[6].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[7] <= Q_OUT_ff[7].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[8] <= Q_OUT_ff[8].DB_MAX_OUTPUT_PORT_TYPE
ROM_ADDR[9] <= Q_OUT_ff[9].DB_MAX_OUTPUT_PORT_TYPE
SOP <= SOP_OUT_ff.DB_MAX_OUTPUT_PORT_TYPE
EOP <= EOP_OUT_ff.DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|ROM_RAWDATA:inst2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
rden => altsyncram:altsyncram_component.rden_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|fft_atan2_v2|ROM_RAWDATA:inst2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => altsyncram_lf24:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lf24:auto_generated.address_a[0]
address_a[1] => altsyncram_lf24:auto_generated.address_a[1]
address_a[2] => altsyncram_lf24:auto_generated.address_a[2]
address_a[3] => altsyncram_lf24:auto_generated.address_a[3]
address_a[4] => altsyncram_lf24:auto_generated.address_a[4]
address_a[5] => altsyncram_lf24:auto_generated.address_a[5]
address_a[6] => altsyncram_lf24:auto_generated.address_a[6]
address_a[7] => altsyncram_lf24:auto_generated.address_a[7]
address_a[8] => altsyncram_lf24:auto_generated.address_a[8]
address_a[9] => altsyncram_lf24:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lf24:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lf24:auto_generated.q_a[0]
q_a[1] <= altsyncram_lf24:auto_generated.q_a[1]
q_a[2] <= altsyncram_lf24:auto_generated.q_a[2]
q_a[3] <= altsyncram_lf24:auto_generated.q_a[3]
q_a[4] <= altsyncram_lf24:auto_generated.q_a[4]
q_a[5] <= altsyncram_lf24:auto_generated.q_a[5]
q_a[6] <= altsyncram_lf24:auto_generated.q_a[6]
q_a[7] <= altsyncram_lf24:auto_generated.q_a[7]
q_a[8] <= altsyncram_lf24:auto_generated.q_a[8]
q_a[9] <= altsyncram_lf24:auto_generated.q_a[9]
q_a[10] <= altsyncram_lf24:auto_generated.q_a[10]
q_a[11] <= altsyncram_lf24:auto_generated.q_a[11]
q_a[12] <= altsyncram_lf24:auto_generated.q_a[12]
q_a[13] <= altsyncram_lf24:auto_generated.q_a[13]
q_a[14] <= altsyncram_lf24:auto_generated.q_a[14]
q_a[15] <= altsyncram_lf24:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|ROM_RAWDATA:inst2|altsyncram:altsyncram_component|altsyncram_lf24:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
rden_a => ram_block1a0.ENA0
rden_a => ram_block1a1.ENA0
rden_a => ram_block1a2.ENA0
rden_a => ram_block1a3.ENA0
rden_a => ram_block1a4.ENA0
rden_a => ram_block1a5.ENA0
rden_a => ram_block1a6.ENA0
rden_a => ram_block1a7.ENA0
rden_a => ram_block1a8.ENA0
rden_a => ram_block1a9.ENA0
rden_a => ram_block1a10.ENA0
rden_a => ram_block1a11.ENA0
rden_a => ram_block1a12.ENA0
rden_a => ram_block1a13.ENA0
rden_a => ram_block1a14.ENA0
rden_a => ram_block1a15.ENA0


|fft_atan2_v2|shift_reg1bit:inst3
clk => sr[0].CLK
clk => sr[1].CLK
enable => sr[0].ENA
enable => sr[1].ENA
sr_in => sr[0].DATAIN
sr_out <= sr[1].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|shift_reg1bit:inst4
clk => sr[0].CLK
clk => sr[1].CLK
enable => sr[0].ENA
enable => sr[1].ENA
sr_in => sr[0].DATAIN
sr_out <= sr[1].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|shift_reg1bit:inst5
clk => sr[0].CLK
clk => sr[1].CLK
enable => sr[0].ENA
enable => sr[1].ENA
sr_in => sr[0].DATAIN
sr_out <= sr[1].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6
clk => clk.IN1
reset_n => reset_n.IN1
sink_valid => sink_valid.IN1
sink_ready <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.sink_ready
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_real[8] => sink_real[8].IN1
sink_real[9] => sink_real[9].IN1
sink_real[10] => sink_real[10].IN1
sink_real[11] => sink_real[11].IN1
sink_real[12] => sink_real[12].IN1
sink_real[13] => sink_real[13].IN1
sink_real[14] => sink_real[14].IN1
sink_real[15] => sink_real[15].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_imag[8] => sink_imag[8].IN1
sink_imag[9] => sink_imag[9].IN1
sink_imag[10] => sink_imag[10].IN1
sink_imag[11] => sink_imag[11].IN1
sink_imag[12] => sink_imag[12].IN1
sink_imag[13] => sink_imag[13].IN1
sink_imag[14] => sink_imag[14].IN1
sink_imag[15] => sink_imag[15].IN1
inverse[0] => inverse[0].IN1
source_valid <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_valid
source_ready => source_ready.IN1
source_error[0] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_error
source_error[1] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_error
source_sop <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_sop
source_eop <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_eop
source_real[0] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_real[1] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_real[2] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_real[3] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_real[4] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_real[5] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_real[6] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_real[7] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_real[8] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_real[9] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_real[10] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_real[11] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_real[12] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_real[13] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_real[14] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_real[15] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_real
source_imag[0] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_imag[1] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_imag[2] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_imag[3] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_imag[4] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_imag[5] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_imag[6] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_imag[7] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_imag[8] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_imag[9] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_imag[10] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_imag[11] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_imag[12] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_imag[13] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_imag[14] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_imag[15] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_imag
source_exp[0] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_exp
source_exp[1] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_exp
source_exp[2] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_exp
source_exp[3] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_exp
source_exp[4] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_exp
source_exp[5] <= FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0.source_exp


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0
clk => clk.IN1
reset_n => reset_n.IN1
inverse[0] => inverse[0].IN1
sink_valid => sink_valid.IN1
sink_sop => sink_sop.IN1
sink_eop => sink_eop.IN1
sink_real[0] => sink_real[0].IN1
sink_real[1] => sink_real[1].IN1
sink_real[2] => sink_real[2].IN1
sink_real[3] => sink_real[3].IN1
sink_real[4] => sink_real[4].IN1
sink_real[5] => sink_real[5].IN1
sink_real[6] => sink_real[6].IN1
sink_real[7] => sink_real[7].IN1
sink_real[8] => sink_real[8].IN1
sink_real[9] => sink_real[9].IN1
sink_real[10] => sink_real[10].IN1
sink_real[11] => sink_real[11].IN1
sink_real[12] => sink_real[12].IN1
sink_real[13] => sink_real[13].IN1
sink_real[14] => sink_real[14].IN1
sink_real[15] => sink_real[15].IN1
sink_imag[0] => sink_imag[0].IN1
sink_imag[1] => sink_imag[1].IN1
sink_imag[2] => sink_imag[2].IN1
sink_imag[3] => sink_imag[3].IN1
sink_imag[4] => sink_imag[4].IN1
sink_imag[5] => sink_imag[5].IN1
sink_imag[6] => sink_imag[6].IN1
sink_imag[7] => sink_imag[7].IN1
sink_imag[8] => sink_imag[8].IN1
sink_imag[9] => sink_imag[9].IN1
sink_imag[10] => sink_imag[10].IN1
sink_imag[11] => sink_imag[11].IN1
sink_imag[12] => sink_imag[12].IN1
sink_imag[13] => sink_imag[13].IN1
sink_imag[14] => sink_imag[14].IN1
sink_imag[15] => sink_imag[15].IN1
sink_error[0] => sink_error[0].IN1
sink_error[1] => sink_error[1].IN1
source_ready => source_ready.IN1
source_exp[0] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_exp
source_exp[1] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_exp
source_exp[2] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_exp
source_exp[3] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_exp
source_exp[4] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_exp
source_exp[5] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_exp
sink_ready <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.sink_ready
source_error[0] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_error
source_error[1] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_error
source_sop <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_sop
source_eop <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_eop
source_valid <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_valid
source_real[0] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_real[1] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_real[2] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_real[3] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_real[4] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_real[5] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_real[6] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_real[7] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_real[8] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_real[9] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_real[10] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_real[11] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_real[12] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_real[13] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_real[14] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_real[15] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_real
source_imag[0] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag
source_imag[1] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag
source_imag[2] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag
source_imag[3] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag
source_imag[4] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag
source_imag[5] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag
source_imag[6] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag
source_imag[7] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag
source_imag[8] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag
source_imag[9] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag
source_imag[10] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag
source_imag[11] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag
source_imag[12] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag
source_imag[13] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag
source_imag[14] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag
source_imag[15] <= asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst.source_imag


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst
clk => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.clk
clk => master_sink_ena.CLK
clk => fft_dirn_held_o2.CLK
clk => fft_dirn_held.CLK
clk => fft_dirn.CLK
clk => core_imag_in[0].CLK
clk => core_imag_in[1].CLK
clk => core_imag_in[2].CLK
clk => core_imag_in[3].CLK
clk => core_imag_in[4].CLK
clk => core_imag_in[5].CLK
clk => core_imag_in[6].CLK
clk => core_imag_in[7].CLK
clk => core_imag_in[8].CLK
clk => core_imag_in[9].CLK
clk => core_imag_in[10].CLK
clk => core_imag_in[11].CLK
clk => core_imag_in[12].CLK
clk => core_imag_in[13].CLK
clk => core_imag_in[14].CLK
clk => core_imag_in[15].CLK
clk => core_real_in[0].CLK
clk => core_real_in[1].CLK
clk => core_real_in[2].CLK
clk => core_real_in[3].CLK
clk => core_real_in[4].CLK
clk => core_real_in[5].CLK
clk => core_real_in[6].CLK
clk => core_real_in[7].CLK
clk => core_real_in[8].CLK
clk => core_real_in[9].CLK
clk => core_real_in[10].CLK
clk => core_real_in[11].CLK
clk => core_real_in[12].CLK
clk => core_real_in[13].CLK
clk => core_real_in[14].CLK
clk => core_real_in[15].CLK
clk => data_imag_in_reg[0].CLK
clk => data_imag_in_reg[1].CLK
clk => data_imag_in_reg[2].CLK
clk => data_imag_in_reg[3].CLK
clk => data_imag_in_reg[4].CLK
clk => data_imag_in_reg[5].CLK
clk => data_imag_in_reg[6].CLK
clk => data_imag_in_reg[7].CLK
clk => data_imag_in_reg[8].CLK
clk => data_imag_in_reg[9].CLK
clk => data_imag_in_reg[10].CLK
clk => data_imag_in_reg[11].CLK
clk => data_imag_in_reg[12].CLK
clk => data_imag_in_reg[13].CLK
clk => data_imag_in_reg[14].CLK
clk => data_imag_in_reg[15].CLK
clk => data_real_in_reg[0].CLK
clk => data_real_in_reg[1].CLK
clk => data_real_in_reg[2].CLK
clk => data_real_in_reg[3].CLK
clk => data_real_in_reg[4].CLK
clk => data_real_in_reg[5].CLK
clk => data_real_in_reg[6].CLK
clk => data_real_in_reg[7].CLK
clk => data_real_in_reg[8].CLK
clk => data_real_in_reg[9].CLK
clk => data_real_in_reg[10].CLK
clk => data_real_in_reg[11].CLK
clk => data_real_in_reg[12].CLK
clk => data_real_in_reg[13].CLK
clk => data_real_in_reg[14].CLK
clk => data_real_in_reg[15].CLK
clk => exp_en.CLK
clk => val_out.CLK
clk => sop_out.CLK
clk => oe.CLK
clk => exponent_out[0].CLK
clk => exponent_out[1].CLK
clk => exponent_out[2].CLK
clk => exponent_out[3].CLK
clk => exponent_out[4].CLK
clk => exponent_out[5].CLK
clk => master_source_sop.CLK
clk => master_source_ena.CLK
clk => fft_imag_out[0].CLK
clk => fft_imag_out[1].CLK
clk => fft_imag_out[2].CLK
clk => fft_imag_out[3].CLK
clk => fft_imag_out[4].CLK
clk => fft_imag_out[5].CLK
clk => fft_imag_out[6].CLK
clk => fft_imag_out[7].CLK
clk => fft_imag_out[8].CLK
clk => fft_imag_out[9].CLK
clk => fft_imag_out[10].CLK
clk => fft_imag_out[11].CLK
clk => fft_imag_out[12].CLK
clk => fft_imag_out[13].CLK
clk => fft_imag_out[14].CLK
clk => fft_imag_out[15].CLK
clk => fft_real_out[0].CLK
clk => fft_real_out[1].CLK
clk => fft_real_out[2].CLK
clk => fft_real_out[3].CLK
clk => fft_real_out[4].CLK
clk => fft_real_out[5].CLK
clk => fft_real_out[6].CLK
clk => fft_real_out[7].CLK
clk => fft_real_out[8].CLK
clk => fft_real_out[9].CLK
clk => fft_real_out[10].CLK
clk => fft_real_out[11].CLK
clk => fft_real_out[12].CLK
clk => fft_real_out[13].CLK
clk => fft_real_out[14].CLK
clk => fft_real_out[15].CLK
clk => lpp_ram_data_out[3][0].CLK
clk => lpp_ram_data_out[3][1].CLK
clk => lpp_ram_data_out[3][2].CLK
clk => lpp_ram_data_out[3][3].CLK
clk => lpp_ram_data_out[3][4].CLK
clk => lpp_ram_data_out[3][5].CLK
clk => lpp_ram_data_out[3][6].CLK
clk => lpp_ram_data_out[3][7].CLK
clk => lpp_ram_data_out[3][8].CLK
clk => lpp_ram_data_out[3][9].CLK
clk => lpp_ram_data_out[3][10].CLK
clk => lpp_ram_data_out[3][11].CLK
clk => lpp_ram_data_out[3][12].CLK
clk => lpp_ram_data_out[3][13].CLK
clk => lpp_ram_data_out[3][14].CLK
clk => lpp_ram_data_out[3][15].CLK
clk => lpp_ram_data_out[3][16].CLK
clk => lpp_ram_data_out[3][17].CLK
clk => lpp_ram_data_out[3][18].CLK
clk => lpp_ram_data_out[3][19].CLK
clk => lpp_ram_data_out[3][20].CLK
clk => lpp_ram_data_out[3][21].CLK
clk => lpp_ram_data_out[3][22].CLK
clk => lpp_ram_data_out[3][23].CLK
clk => lpp_ram_data_out[3][24].CLK
clk => lpp_ram_data_out[3][25].CLK
clk => lpp_ram_data_out[3][26].CLK
clk => lpp_ram_data_out[3][27].CLK
clk => lpp_ram_data_out[3][28].CLK
clk => lpp_ram_data_out[3][29].CLK
clk => lpp_ram_data_out[3][30].CLK
clk => lpp_ram_data_out[3][31].CLK
clk => lpp_ram_data_out[2][0].CLK
clk => lpp_ram_data_out[2][1].CLK
clk => lpp_ram_data_out[2][2].CLK
clk => lpp_ram_data_out[2][3].CLK
clk => lpp_ram_data_out[2][4].CLK
clk => lpp_ram_data_out[2][5].CLK
clk => lpp_ram_data_out[2][6].CLK
clk => lpp_ram_data_out[2][7].CLK
clk => lpp_ram_data_out[2][8].CLK
clk => lpp_ram_data_out[2][9].CLK
clk => lpp_ram_data_out[2][10].CLK
clk => lpp_ram_data_out[2][11].CLK
clk => lpp_ram_data_out[2][12].CLK
clk => lpp_ram_data_out[2][13].CLK
clk => lpp_ram_data_out[2][14].CLK
clk => lpp_ram_data_out[2][15].CLK
clk => lpp_ram_data_out[2][16].CLK
clk => lpp_ram_data_out[2][17].CLK
clk => lpp_ram_data_out[2][18].CLK
clk => lpp_ram_data_out[2][19].CLK
clk => lpp_ram_data_out[2][20].CLK
clk => lpp_ram_data_out[2][21].CLK
clk => lpp_ram_data_out[2][22].CLK
clk => lpp_ram_data_out[2][23].CLK
clk => lpp_ram_data_out[2][24].CLK
clk => lpp_ram_data_out[2][25].CLK
clk => lpp_ram_data_out[2][26].CLK
clk => lpp_ram_data_out[2][27].CLK
clk => lpp_ram_data_out[2][28].CLK
clk => lpp_ram_data_out[2][29].CLK
clk => lpp_ram_data_out[2][30].CLK
clk => lpp_ram_data_out[2][31].CLK
clk => lpp_ram_data_out[1][0].CLK
clk => lpp_ram_data_out[1][1].CLK
clk => lpp_ram_data_out[1][2].CLK
clk => lpp_ram_data_out[1][3].CLK
clk => lpp_ram_data_out[1][4].CLK
clk => lpp_ram_data_out[1][5].CLK
clk => lpp_ram_data_out[1][6].CLK
clk => lpp_ram_data_out[1][7].CLK
clk => lpp_ram_data_out[1][8].CLK
clk => lpp_ram_data_out[1][9].CLK
clk => lpp_ram_data_out[1][10].CLK
clk => lpp_ram_data_out[1][11].CLK
clk => lpp_ram_data_out[1][12].CLK
clk => lpp_ram_data_out[1][13].CLK
clk => lpp_ram_data_out[1][14].CLK
clk => lpp_ram_data_out[1][15].CLK
clk => lpp_ram_data_out[1][16].CLK
clk => lpp_ram_data_out[1][17].CLK
clk => lpp_ram_data_out[1][18].CLK
clk => lpp_ram_data_out[1][19].CLK
clk => lpp_ram_data_out[1][20].CLK
clk => lpp_ram_data_out[1][21].CLK
clk => lpp_ram_data_out[1][22].CLK
clk => lpp_ram_data_out[1][23].CLK
clk => lpp_ram_data_out[1][24].CLK
clk => lpp_ram_data_out[1][25].CLK
clk => lpp_ram_data_out[1][26].CLK
clk => lpp_ram_data_out[1][27].CLK
clk => lpp_ram_data_out[1][28].CLK
clk => lpp_ram_data_out[1][29].CLK
clk => lpp_ram_data_out[1][30].CLK
clk => lpp_ram_data_out[1][31].CLK
clk => lpp_ram_data_out[0][0].CLK
clk => lpp_ram_data_out[0][1].CLK
clk => lpp_ram_data_out[0][2].CLK
clk => lpp_ram_data_out[0][3].CLK
clk => lpp_ram_data_out[0][4].CLK
clk => lpp_ram_data_out[0][5].CLK
clk => lpp_ram_data_out[0][6].CLK
clk => lpp_ram_data_out[0][7].CLK
clk => lpp_ram_data_out[0][8].CLK
clk => lpp_ram_data_out[0][9].CLK
clk => lpp_ram_data_out[0][10].CLK
clk => lpp_ram_data_out[0][11].CLK
clk => lpp_ram_data_out[0][12].CLK
clk => lpp_ram_data_out[0][13].CLK
clk => lpp_ram_data_out[0][14].CLK
clk => lpp_ram_data_out[0][15].CLK
clk => lpp_ram_data_out[0][16].CLK
clk => lpp_ram_data_out[0][17].CLK
clk => lpp_ram_data_out[0][18].CLK
clk => lpp_ram_data_out[0][19].CLK
clk => lpp_ram_data_out[0][20].CLK
clk => lpp_ram_data_out[0][21].CLK
clk => lpp_ram_data_out[0][22].CLK
clk => lpp_ram_data_out[0][23].CLK
clk => lpp_ram_data_out[0][24].CLK
clk => lpp_ram_data_out[0][25].CLK
clk => lpp_ram_data_out[0][26].CLK
clk => lpp_ram_data_out[0][27].CLK
clk => lpp_ram_data_out[0][28].CLK
clk => lpp_ram_data_out[0][29].CLK
clk => lpp_ram_data_out[0][30].CLK
clk => lpp_ram_data_out[0][31].CLK
clk => rdaddress_c_bus[0].CLK
clk => rdaddress_c_bus[1].CLK
clk => rdaddress_c_bus[2].CLK
clk => rdaddress_c_bus[3].CLK
clk => rdaddress_c_bus[4].CLK
clk => rdaddress_c_bus[5].CLK
clk => rdaddress_c_bus[6].CLK
clk => rdaddress_c_bus[7].CLK
clk => rdaddress_c_bus[8].CLK
clk => rdaddress_c_bus[9].CLK
clk => rdaddress_c_bus[10].CLK
clk => rdaddress_c_bus[11].CLK
clk => rdaddress_c_bus[12].CLK
clk => rdaddress_c_bus[13].CLK
clk => rdaddress_c_bus[14].CLK
clk => rdaddress_c_bus[15].CLK
clk => rdaddress_c_bus[16].CLK
clk => rdaddress_c_bus[17].CLK
clk => rdaddress_c_bus[18].CLK
clk => rdaddress_c_bus[19].CLK
clk => rdaddress_c_bus[20].CLK
clk => rdaddress_c_bus[21].CLK
clk => rdaddress_c_bus[22].CLK
clk => rdaddress_c_bus[23].CLK
clk => rdaddress_c_bus[24].CLK
clk => rdaddress_c_bus[25].CLK
clk => rdaddress_c_bus[26].CLK
clk => rdaddress_c_bus[27].CLK
clk => rdaddress_c_bus[28].CLK
clk => rdaddress_c_bus[29].CLK
clk => rdaddress_c_bus[30].CLK
clk => rdaddress_c_bus[31].CLK
clk => twiddle_data[2][1][0].CLK
clk => twiddle_data[2][1][1].CLK
clk => twiddle_data[2][1][2].CLK
clk => twiddle_data[2][1][3].CLK
clk => twiddle_data[2][1][4].CLK
clk => twiddle_data[2][1][5].CLK
clk => twiddle_data[2][1][6].CLK
clk => twiddle_data[2][1][7].CLK
clk => twiddle_data[2][1][8].CLK
clk => twiddle_data[2][1][9].CLK
clk => twiddle_data[2][1][10].CLK
clk => twiddle_data[2][1][11].CLK
clk => twiddle_data[2][1][12].CLK
clk => twiddle_data[2][1][13].CLK
clk => twiddle_data[2][1][14].CLK
clk => twiddle_data[2][1][15].CLK
clk => twiddle_data[2][0][0].CLK
clk => twiddle_data[2][0][1].CLK
clk => twiddle_data[2][0][2].CLK
clk => twiddle_data[2][0][3].CLK
clk => twiddle_data[2][0][4].CLK
clk => twiddle_data[2][0][5].CLK
clk => twiddle_data[2][0][6].CLK
clk => twiddle_data[2][0][7].CLK
clk => twiddle_data[2][0][8].CLK
clk => twiddle_data[2][0][9].CLK
clk => twiddle_data[2][0][10].CLK
clk => twiddle_data[2][0][11].CLK
clk => twiddle_data[2][0][12].CLK
clk => twiddle_data[2][0][13].CLK
clk => twiddle_data[2][0][14].CLK
clk => twiddle_data[2][0][15].CLK
clk => twiddle_data[1][1][0].CLK
clk => twiddle_data[1][1][1].CLK
clk => twiddle_data[1][1][2].CLK
clk => twiddle_data[1][1][3].CLK
clk => twiddle_data[1][1][4].CLK
clk => twiddle_data[1][1][5].CLK
clk => twiddle_data[1][1][6].CLK
clk => twiddle_data[1][1][7].CLK
clk => twiddle_data[1][1][8].CLK
clk => twiddle_data[1][1][9].CLK
clk => twiddle_data[1][1][10].CLK
clk => twiddle_data[1][1][11].CLK
clk => twiddle_data[1][1][12].CLK
clk => twiddle_data[1][1][13].CLK
clk => twiddle_data[1][1][14].CLK
clk => twiddle_data[1][1][15].CLK
clk => twiddle_data[1][0][0].CLK
clk => twiddle_data[1][0][1].CLK
clk => twiddle_data[1][0][2].CLK
clk => twiddle_data[1][0][3].CLK
clk => twiddle_data[1][0][4].CLK
clk => twiddle_data[1][0][5].CLK
clk => twiddle_data[1][0][6].CLK
clk => twiddle_data[1][0][7].CLK
clk => twiddle_data[1][0][8].CLK
clk => twiddle_data[1][0][9].CLK
clk => twiddle_data[1][0][10].CLK
clk => twiddle_data[1][0][11].CLK
clk => twiddle_data[1][0][12].CLK
clk => twiddle_data[1][0][13].CLK
clk => twiddle_data[1][0][14].CLK
clk => twiddle_data[1][0][15].CLK
clk => twiddle_data[0][1][0].CLK
clk => twiddle_data[0][1][1].CLK
clk => twiddle_data[0][1][2].CLK
clk => twiddle_data[0][1][3].CLK
clk => twiddle_data[0][1][4].CLK
clk => twiddle_data[0][1][5].CLK
clk => twiddle_data[0][1][6].CLK
clk => twiddle_data[0][1][7].CLK
clk => twiddle_data[0][1][8].CLK
clk => twiddle_data[0][1][9].CLK
clk => twiddle_data[0][1][10].CLK
clk => twiddle_data[0][1][11].CLK
clk => twiddle_data[0][1][12].CLK
clk => twiddle_data[0][1][13].CLK
clk => twiddle_data[0][1][14].CLK
clk => twiddle_data[0][1][15].CLK
clk => twiddle_data[0][0][0].CLK
clk => twiddle_data[0][0][1].CLK
clk => twiddle_data[0][0][2].CLK
clk => twiddle_data[0][0][3].CLK
clk => twiddle_data[0][0][4].CLK
clk => twiddle_data[0][0][5].CLK
clk => twiddle_data[0][0][6].CLK
clk => twiddle_data[0][0][7].CLK
clk => twiddle_data[0][0][8].CLK
clk => twiddle_data[0][0][9].CLK
clk => twiddle_data[0][0][10].CLK
clk => twiddle_data[0][0][11].CLK
clk => twiddle_data[0][0][12].CLK
clk => twiddle_data[0][0][13].CLK
clk => twiddle_data[0][0][14].CLK
clk => twiddle_data[0][0][15].CLK
clk => sw_r_tdl[4][0].CLK
clk => sw_r_tdl[4][1].CLK
clk => sw_r_tdl[3][0].CLK
clk => sw_r_tdl[3][1].CLK
clk => sw_r_tdl[2][0].CLK
clk => sw_r_tdl[2][1].CLK
clk => sw_r_tdl[1][0].CLK
clk => sw_r_tdl[1][1].CLK
clk => sw_r_tdl[0][0].CLK
clk => sw_r_tdl[0][1].CLK
clk => sel_anb_addr.CLK
clk => wren_a[0].CLK
clk => wren_a[1].CLK
clk => wren_a[2].CLK
clk => wren_a[3].CLK
clk => wren_b[0].CLK
clk => wren_b[1].CLK
clk => wren_b[2].CLK
clk => wren_b[3].CLK
clk => lpp_c_en_vec[0].CLK
clk => lpp_c_en_vec[1].CLK
clk => lpp_c_en_vec[2].CLK
clk => lpp_c_en_vec[3].CLK
clk => lpp_c_en_vec[4].CLK
clk => lpp_c_en_vec[5].CLK
clk => lpp_c_en_vec[6].CLK
clk => wc_vec[0].CLK
clk => wc_vec[1].CLK
clk => wc_vec[2].CLK
clk => wc_vec[3].CLK
clk => p_cd_en[0].CLK
clk => p_cd_en[1].CLK
clk => p_cd_en[2].CLK
clk => p_tdl[11][0].CLK
clk => p_tdl[11][1].CLK
clk => p_tdl[11][2].CLK
clk => p_tdl[10][0].CLK
clk => p_tdl[10][1].CLK
clk => p_tdl[10][2].CLK
clk => p_tdl[9][0].CLK
clk => p_tdl[9][1].CLK
clk => p_tdl[9][2].CLK
clk => p_tdl[8][0].CLK
clk => p_tdl[8][1].CLK
clk => p_tdl[8][2].CLK
clk => p_tdl[7][0].CLK
clk => p_tdl[7][1].CLK
clk => p_tdl[7][2].CLK
clk => p_tdl[6][0].CLK
clk => p_tdl[6][1].CLK
clk => p_tdl[6][2].CLK
clk => p_tdl[5][0].CLK
clk => p_tdl[5][1].CLK
clk => p_tdl[5][2].CLK
clk => p_tdl[4][0].CLK
clk => p_tdl[4][1].CLK
clk => p_tdl[4][2].CLK
clk => p_tdl[3][0].CLK
clk => p_tdl[3][1].CLK
clk => p_tdl[3][2].CLK
clk => p_tdl[2][0].CLK
clk => p_tdl[2][1].CLK
clk => p_tdl[2][2].CLK
clk => p_tdl[1][0].CLK
clk => p_tdl[1][1].CLK
clk => p_tdl[1][2].CLK
clk => p_tdl[0][0].CLK
clk => p_tdl[0][1].CLK
clk => p_tdl[0][2].CLK
clk => data_rdy_vec[0].CLK
clk => data_rdy_vec[1].CLK
clk => data_rdy_vec[2].CLK
clk => data_rdy_vec[3].CLK
clk => data_rdy_vec[4].CLK
clk => data_rdy_vec[5].CLK
clk => data_rdy_vec[6].CLK
clk => data_rdy_vec[7].CLK
clk => data_rdy_vec[8].CLK
clk => ram_a_not_b_vec[0].CLK
clk => ram_a_not_b_vec[1].CLK
clk => ram_a_not_b_vec[2].CLK
clk => ram_a_not_b_vec[3].CLK
clk => ram_a_not_b_vec[4].CLK
clk => ram_a_not_b_vec[5].CLK
clk => ram_a_not_b_vec[6].CLK
clk => ram_a_not_b_vec[7].CLK
clk => ram_a_not_b_vec[8].CLK
clk => ram_a_not_b_vec[9].CLK
clk => ram_a_not_b_vec[10].CLK
clk => ram_a_not_b_vec[11].CLK
clk => ram_a_not_b_vec[12].CLK
clk => ram_a_not_b_vec[13].CLK
clk => ram_a_not_b_vec[14].CLK
clk => ram_a_not_b_vec[15].CLK
clk => ram_a_not_b_vec[16].CLK
clk => ram_a_not_b_vec[17].CLK
clk => ram_a_not_b_vec[18].CLK
clk => ram_a_not_b_vec[19].CLK
clk => ram_a_not_b_vec[20].CLK
clk => ram_a_not_b_vec[21].CLK
clk => ram_a_not_b_vec[22].CLK
clk => ram_a_not_b_vec[23].CLK
clk => ram_a_not_b_vec[24].CLK
clk => ram_a_not_b_vec[25].CLK
clk => ram_a_not_b_vec[26].CLK
clk => inv_i.CLK
clk => data_count_sig[0].CLK
clk => data_count_sig[1].CLK
clk => data_count_sig[2].CLK
clk => data_count_sig[3].CLK
clk => data_count_sig[4].CLK
clk => data_count_sig[5].CLK
clk => data_count_sig[6].CLK
clk => data_count_sig[7].CLK
clk => data_count_sig[8].CLK
clk => data_count_sig[9].CLK
clk => sink_ready_ctrl_d.CLK
clk => source_stall_d.CLK
clk => sop.CLK
clk => sink_in_work.CLK
clk => auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.clk
clk => auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1.clk
clk => asj_fft_m_k_counter:ctrl.clk
clk => asj_fft_tdl_bit_rst:delay_swd.clk
clk => asj_fft_wrengen:sel_we.clk
clk => asj_fft_in_write_sgl:writer.clk
clk => asj_fft_tdl_bit:delay_sel_anb.clk
clk => asj_fft_burst_ctrl:ccc.clk
clk => asj_fft_4dp_ram:gen_M4K_input_stage:dat_A.clk
clk => asj_fft_4dp_ram:dat_B.clk
clk => asj_fft_4dp_ram:dat_C.clk
clk => asj_fft_dataadgen:rd_adgen.clk
clk => asj_fft_cxb_addr:ram_cxb_rd.clk
clk => asj_fft_wrswgen:get_wr_swtiches.clk
clk => asj_fft_cxb_addr:ram_cxb_wr.clk
clk => asj_fft_cxb_data:ram_cxb_wr_data.clk
clk => asj_fft_cxb_data_r:ram_cxb_bfp_data.clk
clk => asj_fft_dft_bfp:bfpdft.clk
clk => asj_fft_tdl_bit:delay_blk_done.clk
clk => asj_fft_bfp_ctrl:bfpc.clk
clk => asj_fft_twadgen:twid_factors.clk
clk => asj_fft_3dp_rom:twrom.clk
clk => asj_fft_lpprdadgen:gen_radix_4_last_pass:gen_lpp_addr.clk
clk => asj_fft_cxb_addr:gen_radix_4_last_pass:ram_cxb_rd_lpp.clk
clk => asj_fft_cxb_data_r:gen_radix_4_last_pass:ram_cxb_lpp_data.clk
clk => asj_fft_lpp_serial:gen_radix_4_last_pass:lpp.clk
clk => asj_fft_tdl_bit_rst:delay_sop.clk
clk => asj_fft_tdl_bit:delay_next_block.clk
clk => fft_s1_cur~2.DATAIN
clk => fft_s2_cur~1.DATAIN
reset_n => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.reset_n
reset_n => auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.reset_n
reset_n => auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1.reset_n
reset_n => sink_in_work.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => ram_a_not_b_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => data_rdy_vec.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => p_tdl.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => wc_vec.OUTPUTSELECT
reset_n => lpp_c_en_vec.OUTPUTSELECT
reset_n => lpp_c_en_vec.OUTPUTSELECT
reset_n => lpp_c_en_vec.OUTPUTSELECT
reset_n => lpp_c_en_vec.OUTPUTSELECT
reset_n => lpp_c_en_vec.OUTPUTSELECT
reset_n => lpp_c_en_vec.OUTPUTSELECT
reset_n => lpp_c_en_vec.OUTPUTSELECT
reset_n => wren_b.OUTPUTSELECT
reset_n => sel_anb_addr.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => twiddle_data.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => rdaddress_c_bus.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => lpp_ram_data_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_real_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => fft_imag_out.OUTPUTSELECT
reset_n => master_source_ena.OUTPUTSELECT
reset_n => master_source_sop.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exponent_out.OUTPUTSELECT
reset_n => exp_en.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => fft_s2_cur.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_real_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => data_imag_in_reg.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_real_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => core_imag_in.OUTPUTSELECT
reset_n => fft_dirn_held.OUTPUTSELECT
reset_n => fft_dirn_held_o2.OUTPUTSELECT
reset_n => master_sink_ena.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => fft_s1_cur.OUTPUTSELECT
reset_n => data_count_sig[0].ACLR
reset_n => data_count_sig[1].ACLR
reset_n => data_count_sig[2].ACLR
reset_n => data_count_sig[3].ACLR
reset_n => data_count_sig[4].ACLR
reset_n => data_count_sig[5].ACLR
reset_n => data_count_sig[6].ACLR
reset_n => data_count_sig[7].ACLR
reset_n => data_count_sig[8].ACLR
reset_n => data_count_sig[9].ACLR
reset_n => asj_fft_m_k_counter:ctrl.reset
reset_n => asj_fft_tdl_bit_rst:delay_swd.reset
reset_n => asj_fft_wrengen:sel_we.reset
reset_n => asj_fft_in_write_sgl:writer.reset
reset_n => asj_fft_dft_bfp:bfpdft.reset
reset_n => asj_fft_bfp_ctrl:bfpc.reset
reset_n => asj_fft_lpprdadgen:gen_radix_4_last_pass:gen_lpp_addr.reset
reset_n => asj_fft_lpp_serial:gen_radix_4_last_pass:lpp.reset
reset_n => asj_fft_tdl_bit_rst:delay_sop.reset
reset_n => sink_ready_ctrl_d.ACLR
reset_n => source_stall_d.ACLR
reset_n => sop.PRESET
clk_ena => source_valid_ctrl_sop.IN1
clk_ena => global_clock_enable.IN1
clk_ena => auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1.clk_en
clk_ena => stall_sop.IN1
inverse => inv_i.DATAIN
sink_real[0] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[16]
sink_real[1] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[17]
sink_real[2] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[18]
sink_real[3] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[19]
sink_real[4] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[20]
sink_real[5] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[21]
sink_real[6] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[22]
sink_real[7] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[23]
sink_real[8] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[24]
sink_real[9] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[25]
sink_real[10] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[26]
sink_real[11] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[27]
sink_real[12] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[28]
sink_real[13] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[29]
sink_real[14] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[30]
sink_real[15] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[31]
sink_imag[0] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[0]
sink_imag[1] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[1]
sink_imag[2] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[2]
sink_imag[3] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[3]
sink_imag[4] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[4]
sink_imag[5] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[5]
sink_imag[6] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[6]
sink_imag[7] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[7]
sink_imag[8] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[8]
sink_imag[9] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[9]
sink_imag[10] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[10]
sink_imag[11] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[11]
sink_imag[12] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[12]
sink_imag[13] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[13]
sink_imag[14] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[14]
sink_imag[15] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_data[15]
source_real[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[22]
source_real[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[23]
source_real[2] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[24]
source_real[3] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[25]
source_real[4] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[26]
source_real[5] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[27]
source_real[6] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[28]
source_real[7] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[29]
source_real[8] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[30]
source_real[9] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[31]
source_real[10] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[32]
source_real[11] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[33]
source_real[12] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[34]
source_real[13] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[35]
source_real[14] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[36]
source_real[15] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[37]
source_imag[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[6]
source_imag[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[7]
source_imag[2] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[8]
source_imag[3] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[9]
source_imag[4] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[10]
source_imag[5] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[11]
source_imag[6] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[12]
source_imag[7] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[13]
source_imag[8] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[14]
source_imag[9] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[15]
source_imag[10] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[16]
source_imag[11] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[17]
source_imag[12] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[18]
source_imag[13] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[19]
source_imag[14] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[20]
source_imag[15] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[21]
source_exp[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[0]
source_exp[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[1]
source_exp[2] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[2]
source_exp[3] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[3]
source_exp[4] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[4]
source_exp[5] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_data[5]
sink_sop => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_sop
sink_eop => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_eop
sink_valid => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_valid
sink_valid => inv_i.ENA
sink_ready <= auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_ready
sink_error[0] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_error[0]
sink_error[1] => auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1.at_sink_error[1]
source_error[0] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_error[0]
source_error[1] <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_error[1]
source_ready => auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_ready
source_valid <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_valid
source_sop <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_sop
source_eop <= auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1.at_source_eop


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1
clk => scfifo:normal_fifo:fifo_eab_on:in_fifo.clock
clk => sink_start.CLK
clk => send_eop_s.CLK
clk => send_sop_s.CLK
clk => out_cnt[0].CLK
clk => out_cnt[1].CLK
clk => out_cnt[2].CLK
clk => out_cnt[3].CLK
clk => out_cnt[4].CLK
clk => out_cnt[5].CLK
clk => out_cnt[6].CLK
clk => out_cnt[7].CLK
clk => out_cnt[8].CLK
clk => out_cnt[9].CLK
clk => at_sink_data_int[0].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[12].CLK
clk => at_sink_data_int[13].CLK
clk => at_sink_data_int[14].CLK
clk => at_sink_data_int[15].CLK
clk => at_sink_data_int[16].CLK
clk => at_sink_data_int[17].CLK
clk => at_sink_data_int[18].CLK
clk => at_sink_data_int[19].CLK
clk => at_sink_data_int[20].CLK
clk => at_sink_data_int[21].CLK
clk => at_sink_data_int[22].CLK
clk => at_sink_data_int[23].CLK
clk => at_sink_data_int[24].CLK
clk => at_sink_data_int[25].CLK
clk => at_sink_data_int[26].CLK
clk => at_sink_data_int[27].CLK
clk => at_sink_data_int[28].CLK
clk => at_sink_data_int[29].CLK
clk => at_sink_data_int[30].CLK
clk => at_sink_data_int[31].CLK
clk => at_sink_eop_int.CLK
clk => at_sink_sop_int.CLK
clk => sink_stall_s.CLK
clk => at_sink_ready_s.CLK
clk => packet_error_s[0].CLK
clk => packet_error_s[1].CLK
clk => max_reached.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => sink_out_state~1.DATAIN
clk => sink_state~1.DATAIN
reset_n => scfifo:normal_fifo:fifo_eab_on:in_fifo.aclr
reset_n => send_eop_s.ACLR
reset_n => send_sop_s.ACLR
reset_n => out_cnt[0].ACLR
reset_n => out_cnt[1].ACLR
reset_n => out_cnt[2].ACLR
reset_n => out_cnt[3].ACLR
reset_n => out_cnt[4].ACLR
reset_n => out_cnt[5].ACLR
reset_n => out_cnt[6].ACLR
reset_n => out_cnt[7].ACLR
reset_n => out_cnt[8].ACLR
reset_n => out_cnt[9].ACLR
reset_n => at_sink_data_int[0].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[12].ACLR
reset_n => at_sink_data_int[13].ACLR
reset_n => at_sink_data_int[14].ACLR
reset_n => at_sink_data_int[15].ACLR
reset_n => at_sink_data_int[16].ACLR
reset_n => at_sink_data_int[17].ACLR
reset_n => at_sink_data_int[18].ACLR
reset_n => at_sink_data_int[19].ACLR
reset_n => at_sink_data_int[20].ACLR
reset_n => at_sink_data_int[21].ACLR
reset_n => at_sink_data_int[22].ACLR
reset_n => at_sink_data_int[23].ACLR
reset_n => at_sink_data_int[24].ACLR
reset_n => at_sink_data_int[25].ACLR
reset_n => at_sink_data_int[26].ACLR
reset_n => at_sink_data_int[27].ACLR
reset_n => at_sink_data_int[28].ACLR
reset_n => at_sink_data_int[29].ACLR
reset_n => at_sink_data_int[30].ACLR
reset_n => at_sink_data_int[31].ACLR
reset_n => packet_error_s[0].ACLR
reset_n => packet_error_s[1].ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => max_reached.ACLR
reset_n => count[0].ACLR
reset_n => count[1].ACLR
reset_n => count[2].ACLR
reset_n => count[3].ACLR
reset_n => count[4].ACLR
reset_n => count[5].ACLR
reset_n => count[6].ACLR
reset_n => count[7].ACLR
reset_n => count[8].ACLR
reset_n => count[9].ACLR
reset_n => sink_start.ACLR
reset_n => sink_out_state~3.DATAIN
reset_n => sink_state~3.DATAIN
data[0] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[11]
data[12] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[12]
data[13] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[13]
data[14] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[14]
data[15] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[15]
data[16] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[16]
data[17] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[17]
data[18] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[18]
data[19] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[19]
data[20] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[20]
data[21] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[21]
data[22] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[22]
data[23] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[23]
data[24] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[24]
data[25] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[25]
data[26] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[26]
data[27] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[27]
data[28] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[28]
data[29] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[29]
data[30] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[30]
data[31] <= scfifo:normal_fifo:fifo_eab_on:in_fifo.q[31]
sink_ready_ctrl => send_sop_eop_p.IN1
sink_ready_ctrl => fifo_rdreq.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_ready_ctrl => sink_out_comb.IN1
sink_stall <= sink_stall_int.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= send_sop_s.DB_MAX_OUTPUT_PORT_TYPE
send_eop <= send_eop_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => at_sink_error_int.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN0
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_comb_update_2.IN1
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => sink_next_state.OUTPUTSELECT
at_sink_valid => packet_error_int.OUTPUTSELECT
at_sink_valid => sink_comb_update_2.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_data[12] => at_sink_data_int[12].DATAIN
at_sink_data[13] => at_sink_data_int[13].DATAIN
at_sink_data[14] => at_sink_data_int[14].DATAIN
at_sink_data[15] => at_sink_data_int[15].DATAIN
at_sink_data[16] => at_sink_data_int[16].DATAIN
at_sink_data[17] => at_sink_data_int[17].DATAIN
at_sink_data[18] => at_sink_data_int[18].DATAIN
at_sink_data[19] => at_sink_data_int[19].DATAIN
at_sink_data[20] => at_sink_data_int[20].DATAIN
at_sink_data[21] => at_sink_data_int[21].DATAIN
at_sink_data[22] => at_sink_data_int[22].DATAIN
at_sink_data[23] => at_sink_data_int[23].DATAIN
at_sink_data[24] => at_sink_data_int[24].DATAIN
at_sink_data[25] => at_sink_data_int[25].DATAIN
at_sink_data[26] => at_sink_data_int[26].DATAIN
at_sink_data[27] => at_sink_data_int[27].DATAIN
at_sink_data[28] => at_sink_data_int[28].DATAIN
at_sink_data[29] => at_sink_data_int[29].DATAIN
at_sink_data[30] => at_sink_data_int[30].DATAIN
at_sink_data[31] => at_sink_data_int[31].DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => sink_comb_update_2.IN1
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_sop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_eop => sink_comb_update_2.IN1
at_sink_eop => sink_comb_update_2.IN1
at_sink_error[0] => at_sink_error_int.IN0
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[0] => packet_error_int.DATAB
at_sink_error[1] => at_sink_error_int.IN1
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB
at_sink_error[1] => packet_error_int.DATAB


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo
data[0] => scfifo_8dp1:auto_generated.data[0]
data[1] => scfifo_8dp1:auto_generated.data[1]
data[2] => scfifo_8dp1:auto_generated.data[2]
data[3] => scfifo_8dp1:auto_generated.data[3]
data[4] => scfifo_8dp1:auto_generated.data[4]
data[5] => scfifo_8dp1:auto_generated.data[5]
data[6] => scfifo_8dp1:auto_generated.data[6]
data[7] => scfifo_8dp1:auto_generated.data[7]
data[8] => scfifo_8dp1:auto_generated.data[8]
data[9] => scfifo_8dp1:auto_generated.data[9]
data[10] => scfifo_8dp1:auto_generated.data[10]
data[11] => scfifo_8dp1:auto_generated.data[11]
data[12] => scfifo_8dp1:auto_generated.data[12]
data[13] => scfifo_8dp1:auto_generated.data[13]
data[14] => scfifo_8dp1:auto_generated.data[14]
data[15] => scfifo_8dp1:auto_generated.data[15]
data[16] => scfifo_8dp1:auto_generated.data[16]
data[17] => scfifo_8dp1:auto_generated.data[17]
data[18] => scfifo_8dp1:auto_generated.data[18]
data[19] => scfifo_8dp1:auto_generated.data[19]
data[20] => scfifo_8dp1:auto_generated.data[20]
data[21] => scfifo_8dp1:auto_generated.data[21]
data[22] => scfifo_8dp1:auto_generated.data[22]
data[23] => scfifo_8dp1:auto_generated.data[23]
data[24] => scfifo_8dp1:auto_generated.data[24]
data[25] => scfifo_8dp1:auto_generated.data[25]
data[26] => scfifo_8dp1:auto_generated.data[26]
data[27] => scfifo_8dp1:auto_generated.data[27]
data[28] => scfifo_8dp1:auto_generated.data[28]
data[29] => scfifo_8dp1:auto_generated.data[29]
data[30] => scfifo_8dp1:auto_generated.data[30]
data[31] => scfifo_8dp1:auto_generated.data[31]
data[32] => scfifo_8dp1:auto_generated.data[32]
data[33] => scfifo_8dp1:auto_generated.data[33]
q[0] <= scfifo_8dp1:auto_generated.q[0]
q[1] <= scfifo_8dp1:auto_generated.q[1]
q[2] <= scfifo_8dp1:auto_generated.q[2]
q[3] <= scfifo_8dp1:auto_generated.q[3]
q[4] <= scfifo_8dp1:auto_generated.q[4]
q[5] <= scfifo_8dp1:auto_generated.q[5]
q[6] <= scfifo_8dp1:auto_generated.q[6]
q[7] <= scfifo_8dp1:auto_generated.q[7]
q[8] <= scfifo_8dp1:auto_generated.q[8]
q[9] <= scfifo_8dp1:auto_generated.q[9]
q[10] <= scfifo_8dp1:auto_generated.q[10]
q[11] <= scfifo_8dp1:auto_generated.q[11]
q[12] <= scfifo_8dp1:auto_generated.q[12]
q[13] <= scfifo_8dp1:auto_generated.q[13]
q[14] <= scfifo_8dp1:auto_generated.q[14]
q[15] <= scfifo_8dp1:auto_generated.q[15]
q[16] <= scfifo_8dp1:auto_generated.q[16]
q[17] <= scfifo_8dp1:auto_generated.q[17]
q[18] <= scfifo_8dp1:auto_generated.q[18]
q[19] <= scfifo_8dp1:auto_generated.q[19]
q[20] <= scfifo_8dp1:auto_generated.q[20]
q[21] <= scfifo_8dp1:auto_generated.q[21]
q[22] <= scfifo_8dp1:auto_generated.q[22]
q[23] <= scfifo_8dp1:auto_generated.q[23]
q[24] <= scfifo_8dp1:auto_generated.q[24]
q[25] <= scfifo_8dp1:auto_generated.q[25]
q[26] <= scfifo_8dp1:auto_generated.q[26]
q[27] <= scfifo_8dp1:auto_generated.q[27]
q[28] <= scfifo_8dp1:auto_generated.q[28]
q[29] <= scfifo_8dp1:auto_generated.q[29]
q[30] <= scfifo_8dp1:auto_generated.q[30]
q[31] <= scfifo_8dp1:auto_generated.q[31]
q[32] <= scfifo_8dp1:auto_generated.q[32]
q[33] <= scfifo_8dp1:auto_generated.q[33]
wrreq => scfifo_8dp1:auto_generated.wrreq
rdreq => scfifo_8dp1:auto_generated.rdreq
clock => scfifo_8dp1:auto_generated.clock
aclr => scfifo_8dp1:auto_generated.aclr
sclr => scfifo_8dp1:auto_generated.sclr
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_8dp1:auto_generated.empty
full <= <GND>
almost_full <= scfifo_8dp1:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= scfifo_8dp1:auto_generated.usedw[0]
usedw[1] <= scfifo_8dp1:auto_generated.usedw[1]
usedw[2] <= scfifo_8dp1:auto_generated.usedw[2]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8dp1:auto_generated
aclr => a_dpfifo_sme1:dpfifo.aclr
aclr => dffe_af.IN0
almost_full <= dffe_af.DB_MAX_OUTPUT_PORT_TYPE
clock => a_dpfifo_sme1:dpfifo.clock
clock => dffe_af.CLK
data[0] => a_dpfifo_sme1:dpfifo.data[0]
data[1] => a_dpfifo_sme1:dpfifo.data[1]
data[2] => a_dpfifo_sme1:dpfifo.data[2]
data[3] => a_dpfifo_sme1:dpfifo.data[3]
data[4] => a_dpfifo_sme1:dpfifo.data[4]
data[5] => a_dpfifo_sme1:dpfifo.data[5]
data[6] => a_dpfifo_sme1:dpfifo.data[6]
data[7] => a_dpfifo_sme1:dpfifo.data[7]
data[8] => a_dpfifo_sme1:dpfifo.data[8]
data[9] => a_dpfifo_sme1:dpfifo.data[9]
data[10] => a_dpfifo_sme1:dpfifo.data[10]
data[11] => a_dpfifo_sme1:dpfifo.data[11]
data[12] => a_dpfifo_sme1:dpfifo.data[12]
data[13] => a_dpfifo_sme1:dpfifo.data[13]
data[14] => a_dpfifo_sme1:dpfifo.data[14]
data[15] => a_dpfifo_sme1:dpfifo.data[15]
data[16] => a_dpfifo_sme1:dpfifo.data[16]
data[17] => a_dpfifo_sme1:dpfifo.data[17]
data[18] => a_dpfifo_sme1:dpfifo.data[18]
data[19] => a_dpfifo_sme1:dpfifo.data[19]
data[20] => a_dpfifo_sme1:dpfifo.data[20]
data[21] => a_dpfifo_sme1:dpfifo.data[21]
data[22] => a_dpfifo_sme1:dpfifo.data[22]
data[23] => a_dpfifo_sme1:dpfifo.data[23]
data[24] => a_dpfifo_sme1:dpfifo.data[24]
data[25] => a_dpfifo_sme1:dpfifo.data[25]
data[26] => a_dpfifo_sme1:dpfifo.data[26]
data[27] => a_dpfifo_sme1:dpfifo.data[27]
data[28] => a_dpfifo_sme1:dpfifo.data[28]
data[29] => a_dpfifo_sme1:dpfifo.data[29]
data[30] => a_dpfifo_sme1:dpfifo.data[30]
data[31] => a_dpfifo_sme1:dpfifo.data[31]
data[32] => a_dpfifo_sme1:dpfifo.data[32]
data[33] => a_dpfifo_sme1:dpfifo.data[33]
empty <= a_dpfifo_sme1:dpfifo.empty
q[0] <= a_dpfifo_sme1:dpfifo.q[0]
q[1] <= a_dpfifo_sme1:dpfifo.q[1]
q[2] <= a_dpfifo_sme1:dpfifo.q[2]
q[3] <= a_dpfifo_sme1:dpfifo.q[3]
q[4] <= a_dpfifo_sme1:dpfifo.q[4]
q[5] <= a_dpfifo_sme1:dpfifo.q[5]
q[6] <= a_dpfifo_sme1:dpfifo.q[6]
q[7] <= a_dpfifo_sme1:dpfifo.q[7]
q[8] <= a_dpfifo_sme1:dpfifo.q[8]
q[9] <= a_dpfifo_sme1:dpfifo.q[9]
q[10] <= a_dpfifo_sme1:dpfifo.q[10]
q[11] <= a_dpfifo_sme1:dpfifo.q[11]
q[12] <= a_dpfifo_sme1:dpfifo.q[12]
q[13] <= a_dpfifo_sme1:dpfifo.q[13]
q[14] <= a_dpfifo_sme1:dpfifo.q[14]
q[15] <= a_dpfifo_sme1:dpfifo.q[15]
q[16] <= a_dpfifo_sme1:dpfifo.q[16]
q[17] <= a_dpfifo_sme1:dpfifo.q[17]
q[18] <= a_dpfifo_sme1:dpfifo.q[18]
q[19] <= a_dpfifo_sme1:dpfifo.q[19]
q[20] <= a_dpfifo_sme1:dpfifo.q[20]
q[21] <= a_dpfifo_sme1:dpfifo.q[21]
q[22] <= a_dpfifo_sme1:dpfifo.q[22]
q[23] <= a_dpfifo_sme1:dpfifo.q[23]
q[24] <= a_dpfifo_sme1:dpfifo.q[24]
q[25] <= a_dpfifo_sme1:dpfifo.q[25]
q[26] <= a_dpfifo_sme1:dpfifo.q[26]
q[27] <= a_dpfifo_sme1:dpfifo.q[27]
q[28] <= a_dpfifo_sme1:dpfifo.q[28]
q[29] <= a_dpfifo_sme1:dpfifo.q[29]
q[30] <= a_dpfifo_sme1:dpfifo.q[30]
q[31] <= a_dpfifo_sme1:dpfifo.q[31]
q[32] <= a_dpfifo_sme1:dpfifo.q[32]
q[33] <= a_dpfifo_sme1:dpfifo.q[33]
rdreq => a_dpfifo_sme1:dpfifo.rreq
rdreq => _.IN1
rdreq => _.IN0
sclr => a_dpfifo_sme1:dpfifo.sclr
sclr => _.IN0
sclr => _.IN0
usedw[0] <= a_dpfifo_sme1:dpfifo.usedw[0]
usedw[1] <= a_dpfifo_sme1:dpfifo.usedw[1]
usedw[2] <= a_dpfifo_sme1:dpfifo.usedw[2]
wrreq => a_dpfifo_sme1:dpfifo.wreq
wrreq => _.IN0
wrreq => _.IN1


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8dp1:auto_generated|a_dpfifo_sme1:dpfifo
aclr => empty_dff.IN0
aclr => full_dff.IN0
aclr => low_addressa[2].IN0
aclr => rd_ptr_lsb.IN0
aclr => usedw_is_0_dff.IN0
aclr => usedw_is_1_dff.IN0
aclr => wrreq_delay.IN0
aclr => cntr_ckb:rd_ptr_msb.aclr
aclr => cntr_pk7:usedw_counter.aclr
aclr => cntr_dkb:wr_ptr.aclr
clock => altsyncram_3jp1:FIFOram.clock0
clock => altsyncram_3jp1:FIFOram.clock1
clock => cntr_ckb:rd_ptr_msb.clock
clock => cntr_pk7:usedw_counter.clock
clock => cntr_dkb:wr_ptr.clock
clock => empty_dff.CLK
clock => full_dff.CLK
clock => low_addressa[2].CLK
clock => low_addressa[1].CLK
clock => low_addressa[0].CLK
clock => rd_ptr_lsb.CLK
clock => usedw_is_0_dff.CLK
clock => usedw_is_1_dff.CLK
clock => wrreq_delay.CLK
data[0] => altsyncram_3jp1:FIFOram.data_a[0]
data[1] => altsyncram_3jp1:FIFOram.data_a[1]
data[2] => altsyncram_3jp1:FIFOram.data_a[2]
data[3] => altsyncram_3jp1:FIFOram.data_a[3]
data[4] => altsyncram_3jp1:FIFOram.data_a[4]
data[5] => altsyncram_3jp1:FIFOram.data_a[5]
data[6] => altsyncram_3jp1:FIFOram.data_a[6]
data[7] => altsyncram_3jp1:FIFOram.data_a[7]
data[8] => altsyncram_3jp1:FIFOram.data_a[8]
data[9] => altsyncram_3jp1:FIFOram.data_a[9]
data[10] => altsyncram_3jp1:FIFOram.data_a[10]
data[11] => altsyncram_3jp1:FIFOram.data_a[11]
data[12] => altsyncram_3jp1:FIFOram.data_a[12]
data[13] => altsyncram_3jp1:FIFOram.data_a[13]
data[14] => altsyncram_3jp1:FIFOram.data_a[14]
data[15] => altsyncram_3jp1:FIFOram.data_a[15]
data[16] => altsyncram_3jp1:FIFOram.data_a[16]
data[17] => altsyncram_3jp1:FIFOram.data_a[17]
data[18] => altsyncram_3jp1:FIFOram.data_a[18]
data[19] => altsyncram_3jp1:FIFOram.data_a[19]
data[20] => altsyncram_3jp1:FIFOram.data_a[20]
data[21] => altsyncram_3jp1:FIFOram.data_a[21]
data[22] => altsyncram_3jp1:FIFOram.data_a[22]
data[23] => altsyncram_3jp1:FIFOram.data_a[23]
data[24] => altsyncram_3jp1:FIFOram.data_a[24]
data[25] => altsyncram_3jp1:FIFOram.data_a[25]
data[26] => altsyncram_3jp1:FIFOram.data_a[26]
data[27] => altsyncram_3jp1:FIFOram.data_a[27]
data[28] => altsyncram_3jp1:FIFOram.data_a[28]
data[29] => altsyncram_3jp1:FIFOram.data_a[29]
data[30] => altsyncram_3jp1:FIFOram.data_a[30]
data[31] => altsyncram_3jp1:FIFOram.data_a[31]
data[32] => altsyncram_3jp1:FIFOram.data_a[32]
data[33] => altsyncram_3jp1:FIFOram.data_a[33]
empty <= empty_out.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= altsyncram_3jp1:FIFOram.q_b[0]
q[1] <= altsyncram_3jp1:FIFOram.q_b[1]
q[2] <= altsyncram_3jp1:FIFOram.q_b[2]
q[3] <= altsyncram_3jp1:FIFOram.q_b[3]
q[4] <= altsyncram_3jp1:FIFOram.q_b[4]
q[5] <= altsyncram_3jp1:FIFOram.q_b[5]
q[6] <= altsyncram_3jp1:FIFOram.q_b[6]
q[7] <= altsyncram_3jp1:FIFOram.q_b[7]
q[8] <= altsyncram_3jp1:FIFOram.q_b[8]
q[9] <= altsyncram_3jp1:FIFOram.q_b[9]
q[10] <= altsyncram_3jp1:FIFOram.q_b[10]
q[11] <= altsyncram_3jp1:FIFOram.q_b[11]
q[12] <= altsyncram_3jp1:FIFOram.q_b[12]
q[13] <= altsyncram_3jp1:FIFOram.q_b[13]
q[14] <= altsyncram_3jp1:FIFOram.q_b[14]
q[15] <= altsyncram_3jp1:FIFOram.q_b[15]
q[16] <= altsyncram_3jp1:FIFOram.q_b[16]
q[17] <= altsyncram_3jp1:FIFOram.q_b[17]
q[18] <= altsyncram_3jp1:FIFOram.q_b[18]
q[19] <= altsyncram_3jp1:FIFOram.q_b[19]
q[20] <= altsyncram_3jp1:FIFOram.q_b[20]
q[21] <= altsyncram_3jp1:FIFOram.q_b[21]
q[22] <= altsyncram_3jp1:FIFOram.q_b[22]
q[23] <= altsyncram_3jp1:FIFOram.q_b[23]
q[24] <= altsyncram_3jp1:FIFOram.q_b[24]
q[25] <= altsyncram_3jp1:FIFOram.q_b[25]
q[26] <= altsyncram_3jp1:FIFOram.q_b[26]
q[27] <= altsyncram_3jp1:FIFOram.q_b[27]
q[28] <= altsyncram_3jp1:FIFOram.q_b[28]
q[29] <= altsyncram_3jp1:FIFOram.q_b[29]
q[30] <= altsyncram_3jp1:FIFOram.q_b[30]
q[31] <= altsyncram_3jp1:FIFOram.q_b[31]
q[32] <= altsyncram_3jp1:FIFOram.q_b[32]
q[33] <= altsyncram_3jp1:FIFOram.q_b[33]
rreq => _.IN0
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN1
rreq => _.IN0
rreq => altsyncram_3jp1:FIFOram.clocken1
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => _.IN0
rreq => rd_ptr_lsb.IN0
rreq => _.IN0
rreq => _.IN0
rreq => ram_read_address[2].IN0
rreq => ram_read_address[1].IN0
rreq => ram_read_address[0].IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => rd_ptr_lsb.IN1
sclr => _.IN0
sclr => cntr_ckb:rd_ptr_msb.sclr
sclr => cntr_pk7:usedw_counter.sclr
sclr => cntr_dkb:wr_ptr.sclr
sclr => _.IN0
sclr => usedw_will_be_1.IN0
usedw[0] <= cntr_pk7:usedw_counter.q[0]
usedw[1] <= cntr_pk7:usedw_counter.q[1]
usedw[2] <= cntr_pk7:usedw_counter.q[2]
wreq => altsyncram_3jp1:FIFOram.wren_a
wreq => _.IN0
wreq => _.IN0
wreq => wrreq_delay.IN1
wreq => _.IN0
wreq => cntr_pk7:usedw_counter.updown
wreq => cntr_dkb:wr_ptr.cnt_en
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN0
wreq => _.IN1
wreq => wait_state.IN1


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8dp1:auto_generated|a_dpfifo_sme1:dpfifo|altsyncram_3jp1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8dp1:auto_generated|a_dpfifo_sme1:dpfifo|cmpr_vo8:almost_full_comparer
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8dp1:auto_generated|a_dpfifo_sme1:dpfifo|cmpr_vo8:two_comparison
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8dp1:auto_generated|a_dpfifo_sme1:dpfifo|cntr_ckb:rd_ptr_msb
aclr => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8dp1:auto_generated|a_dpfifo_sme1:dpfifo|cntr_pk7:usedw_counter
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8dp1:auto_generated|a_dpfifo_sme1:dpfifo|cntr_dkb:wr_ptr
aclr => counter_reg_bit[2].IN0
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1
clk => was_stalled.CLK
clk => source_stall_int_d.CLK
clk => first_data.CLK
clk => data_int1[0].CLK
clk => data_int1[1].CLK
clk => data_int1[2].CLK
clk => data_int1[3].CLK
clk => data_int1[4].CLK
clk => data_int1[5].CLK
clk => data_int1[6].CLK
clk => data_int1[7].CLK
clk => data_int1[8].CLK
clk => data_int1[9].CLK
clk => data_int1[10].CLK
clk => data_int1[11].CLK
clk => data_int1[12].CLK
clk => data_int1[13].CLK
clk => data_int1[14].CLK
clk => data_int1[15].CLK
clk => data_int1[16].CLK
clk => data_int1[17].CLK
clk => data_int1[18].CLK
clk => data_int1[19].CLK
clk => data_int1[20].CLK
clk => data_int1[21].CLK
clk => data_int1[22].CLK
clk => data_int1[23].CLK
clk => data_int1[24].CLK
clk => data_int1[25].CLK
clk => data_int1[26].CLK
clk => data_int1[27].CLK
clk => data_int1[28].CLK
clk => data_int1[29].CLK
clk => data_int1[30].CLK
clk => data_int1[31].CLK
clk => data_int1[32].CLK
clk => data_int1[33].CLK
clk => data_int1[34].CLK
clk => data_int1[35].CLK
clk => data_int1[36].CLK
clk => data_int1[37].CLK
clk => data_int[0].CLK
clk => data_int[1].CLK
clk => data_int[2].CLK
clk => data_int[3].CLK
clk => data_int[4].CLK
clk => data_int[5].CLK
clk => data_int[6].CLK
clk => data_int[7].CLK
clk => data_int[8].CLK
clk => data_int[9].CLK
clk => data_int[10].CLK
clk => data_int[11].CLK
clk => data_int[12].CLK
clk => data_int[13].CLK
clk => data_int[14].CLK
clk => data_int[15].CLK
clk => data_int[16].CLK
clk => data_int[17].CLK
clk => data_int[18].CLK
clk => data_int[19].CLK
clk => data_int[20].CLK
clk => data_int[21].CLK
clk => data_int[22].CLK
clk => data_int[23].CLK
clk => data_int[24].CLK
clk => data_int[25].CLK
clk => data_int[26].CLK
clk => data_int[27].CLK
clk => data_int[28].CLK
clk => data_int[29].CLK
clk => data_int[30].CLK
clk => data_int[31].CLK
clk => data_int[32].CLK
clk => data_int[33].CLK
clk => data_int[34].CLK
clk => data_int[35].CLK
clk => data_int[36].CLK
clk => data_int[37].CLK
clk => at_source_error[0]~reg0.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_eop_s.CLK
clk => at_source_sop_s.CLK
clk => valid_ctrl_int1.CLK
clk => valid_ctrl_int.CLK
clk => at_source_valid_s.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[12]~reg0.CLK
clk => at_source_data[13]~reg0.CLK
clk => at_source_data[14]~reg0.CLK
clk => at_source_data[15]~reg0.CLK
clk => at_source_data[16]~reg0.CLK
clk => at_source_data[17]~reg0.CLK
clk => at_source_data[18]~reg0.CLK
clk => at_source_data[19]~reg0.CLK
clk => at_source_data[20]~reg0.CLK
clk => at_source_data[21]~reg0.CLK
clk => at_source_data[22]~reg0.CLK
clk => at_source_data[23]~reg0.CLK
clk => at_source_data[24]~reg0.CLK
clk => at_source_data[25]~reg0.CLK
clk => at_source_data[26]~reg0.CLK
clk => at_source_data[27]~reg0.CLK
clk => at_source_data[28]~reg0.CLK
clk => at_source_data[29]~reg0.CLK
clk => at_source_data[30]~reg0.CLK
clk => at_source_data[31]~reg0.CLK
clk => at_source_data[32]~reg0.CLK
clk => at_source_data[33]~reg0.CLK
clk => at_source_data[34]~reg0.CLK
clk => at_source_data[35]~reg0.CLK
clk => at_source_data[36]~reg0.CLK
clk => at_source_data[37]~reg0.CLK
clk => data_count_int1[0].CLK
clk => data_count_int1[1].CLK
clk => data_count_int1[2].CLK
clk => data_count_int1[3].CLK
clk => data_count_int1[4].CLK
clk => data_count_int1[5].CLK
clk => data_count_int1[6].CLK
clk => data_count_int1[7].CLK
clk => data_count_int1[8].CLK
clk => data_count_int1[9].CLK
clk => data_count_int[0].CLK
clk => data_count_int[1].CLK
clk => data_count_int[2].CLK
clk => data_count_int[3].CLK
clk => data_count_int[4].CLK
clk => data_count_int[5].CLK
clk => data_count_int[6].CLK
clk => data_count_int[7].CLK
clk => data_count_int[8].CLK
clk => data_count_int[9].CLK
clk => \packet_multi:source_state~1.DATAIN
reset_n => at_source_data[0]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[12]~reg0.ACLR
reset_n => at_source_data[13]~reg0.ACLR
reset_n => at_source_data[14]~reg0.ACLR
reset_n => at_source_data[15]~reg0.ACLR
reset_n => at_source_data[16]~reg0.ACLR
reset_n => at_source_data[17]~reg0.ACLR
reset_n => at_source_data[18]~reg0.ACLR
reset_n => at_source_data[19]~reg0.ACLR
reset_n => at_source_data[20]~reg0.ACLR
reset_n => at_source_data[21]~reg0.ACLR
reset_n => at_source_data[22]~reg0.ACLR
reset_n => at_source_data[23]~reg0.ACLR
reset_n => at_source_data[24]~reg0.ACLR
reset_n => at_source_data[25]~reg0.ACLR
reset_n => at_source_data[26]~reg0.ACLR
reset_n => at_source_data[27]~reg0.ACLR
reset_n => at_source_data[28]~reg0.ACLR
reset_n => at_source_data[29]~reg0.ACLR
reset_n => at_source_data[30]~reg0.ACLR
reset_n => at_source_data[31]~reg0.ACLR
reset_n => at_source_data[32]~reg0.ACLR
reset_n => at_source_data[33]~reg0.ACLR
reset_n => at_source_data[34]~reg0.ACLR
reset_n => at_source_data[35]~reg0.ACLR
reset_n => at_source_data[36]~reg0.ACLR
reset_n => at_source_data[37]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_eop_s.ACLR
reset_n => data_count_int[0].ACLR
reset_n => data_count_int[1].ACLR
reset_n => data_count_int[2].ACLR
reset_n => data_count_int[3].ACLR
reset_n => data_count_int[4].ACLR
reset_n => data_count_int[5].ACLR
reset_n => data_count_int[6].ACLR
reset_n => data_count_int[7].ACLR
reset_n => data_count_int[8].ACLR
reset_n => data_count_int[9].ACLR
reset_n => data_count_int1[0].ACLR
reset_n => data_count_int1[1].ACLR
reset_n => data_count_int1[2].ACLR
reset_n => data_count_int1[3].ACLR
reset_n => data_count_int1[4].ACLR
reset_n => data_count_int1[5].ACLR
reset_n => data_count_int1[6].ACLR
reset_n => data_count_int1[7].ACLR
reset_n => data_count_int1[8].ACLR
reset_n => data_count_int1[9].ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => data_int[12].ACLR
reset_n => data_int[13].ACLR
reset_n => data_int[14].ACLR
reset_n => data_int[15].ACLR
reset_n => data_int[16].ACLR
reset_n => data_int[17].ACLR
reset_n => data_int[18].ACLR
reset_n => data_int[19].ACLR
reset_n => data_int[20].ACLR
reset_n => data_int[21].ACLR
reset_n => data_int[22].ACLR
reset_n => data_int[23].ACLR
reset_n => data_int[24].ACLR
reset_n => data_int[25].ACLR
reset_n => data_int[26].ACLR
reset_n => data_int[27].ACLR
reset_n => data_int[28].ACLR
reset_n => data_int[29].ACLR
reset_n => data_int[30].ACLR
reset_n => data_int[31].ACLR
reset_n => data_int[32].ACLR
reset_n => data_int[33].ACLR
reset_n => data_int[34].ACLR
reset_n => data_int[35].ACLR
reset_n => data_int[36].ACLR
reset_n => data_int[37].ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int1[12].ACLR
reset_n => data_int1[13].ACLR
reset_n => data_int1[14].ACLR
reset_n => data_int1[15].ACLR
reset_n => data_int1[16].ACLR
reset_n => data_int1[17].ACLR
reset_n => data_int1[18].ACLR
reset_n => data_int1[19].ACLR
reset_n => data_int1[20].ACLR
reset_n => data_int1[21].ACLR
reset_n => data_int1[22].ACLR
reset_n => data_int1[23].ACLR
reset_n => data_int1[24].ACLR
reset_n => data_int1[25].ACLR
reset_n => data_int1[26].ACLR
reset_n => data_int1[27].ACLR
reset_n => data_int1[28].ACLR
reset_n => data_int1[29].ACLR
reset_n => data_int1[30].ACLR
reset_n => data_int1[31].ACLR
reset_n => data_int1[32].ACLR
reset_n => data_int1[33].ACLR
reset_n => data_int1[34].ACLR
reset_n => data_int1[35].ACLR
reset_n => data_int1[36].ACLR
reset_n => data_int1[37].ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => first_data.ACLR
reset_n => \packet_multi:source_state~3.DATAIN
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data[12] => data_int[12].DATAIN
data[12] => data_int1[12].DATAIN
data[13] => data_int[13].DATAIN
data[13] => data_int1[13].DATAIN
data[14] => data_int[14].DATAIN
data[14] => data_int1[14].DATAIN
data[15] => data_int[15].DATAIN
data[15] => data_int1[15].DATAIN
data[16] => data_int[16].DATAIN
data[16] => data_int1[16].DATAIN
data[17] => data_int[17].DATAIN
data[17] => data_int1[17].DATAIN
data[18] => data_int[18].DATAIN
data[18] => data_int1[18].DATAIN
data[19] => data_int[19].DATAIN
data[19] => data_int1[19].DATAIN
data[20] => data_int[20].DATAIN
data[20] => data_int1[20].DATAIN
data[21] => data_int[21].DATAIN
data[21] => data_int1[21].DATAIN
data[22] => data_int[22].DATAIN
data[22] => data_int1[22].DATAIN
data[23] => data_int[23].DATAIN
data[23] => data_int1[23].DATAIN
data[24] => data_int[24].DATAIN
data[24] => data_int1[24].DATAIN
data[25] => data_int[25].DATAIN
data[25] => data_int1[25].DATAIN
data[26] => data_int[26].DATAIN
data[26] => data_int1[26].DATAIN
data[27] => data_int[27].DATAIN
data[27] => data_int1[27].DATAIN
data[28] => data_int[28].DATAIN
data[28] => data_int1[28].DATAIN
data[29] => data_int[29].DATAIN
data[29] => data_int1[29].DATAIN
data[30] => data_int[30].DATAIN
data[30] => data_int1[30].DATAIN
data[31] => data_int[31].DATAIN
data[31] => data_int1[31].DATAIN
data[32] => data_int[32].DATAIN
data[32] => data_int1[32].DATAIN
data[33] => data_int[33].DATAIN
data[33] => data_int1[33].DATAIN
data[34] => data_int[34].DATAIN
data[34] => data_int1[34].DATAIN
data[35] => data_int[35].DATAIN
data[35] => data_int1[35].DATAIN
data[36] => data_int[36].DATAIN
data[36] => data_int1[36].DATAIN
data[37] => data_int[37].DATAIN
data[37] => data_int1[37].DATAIN
data_count[0] => data_count_int[0].DATAIN
data_count[0] => data_count_int1[0].DATAIN
data_count[1] => data_count_int[1].DATAIN
data_count[1] => data_count_int1[1].DATAIN
data_count[2] => data_count_int[2].DATAIN
data_count[2] => data_count_int1[2].DATAIN
data_count[3] => data_count_int[3].DATAIN
data_count[3] => data_count_int1[3].DATAIN
data_count[4] => data_count_int[4].DATAIN
data_count[4] => data_count_int1[4].DATAIN
data_count[5] => data_count_int[5].DATAIN
data_count[5] => data_count_int1[5].DATAIN
data_count[6] => data_count_int[6].DATAIN
data_count[6] => data_count_int1[6].DATAIN
data_count[7] => data_count_int[7].DATAIN
data_count[7] => data_count_int1[7].DATAIN
data_count[8] => data_count_int[8].DATAIN
data_count[8] => data_count_int1[8].DATAIN
data_count[9] => data_count_int[9].DATAIN
data_count[9] => data_count_int1[9].DATAIN
source_valid_ctrl => stall_controller_comb.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => packet_error0.IN0
packet_error[0] => at_source_error_int[0].DATAB
packet_error[1] => packet_error0.IN1
packet_error[1] => at_source_error_int[1].DATAB
at_source_ready => source_comb_update_2.IN1
at_source_ready => stall_controller_comb.IN1
at_source_ready => source_stall_int.OUTPUTSELECT
at_source_ready => data_wr_enb0.OUTPUTSELECT
at_source_ready => data_wr_enb1.OUTPUTSELECT
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[12] <= at_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[13] <= at_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[14] <= at_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[15] <= at_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[16] <= at_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[17] <= at_source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[18] <= at_source_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[19] <= at_source_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[20] <= at_source_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[21] <= at_source_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[22] <= at_source_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[23] <= at_source_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[24] <= at_source_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[25] <= at_source_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[26] <= at_source_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[27] <= at_source_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[28] <= at_source_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[29] <= at_source_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[30] <= at_source_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[31] <= at_source_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[32] <= at_source_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[33] <= at_source_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[34] <= at_source_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[35] <= at_source_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[36] <= at_source_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[37] <= at_source_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_channel[1] <= <GND>
at_source_channel[2] <= <GND>
at_source_channel[3] <= <GND>
at_source_channel[4] <= <GND>
at_source_channel[5] <= <GND>
at_source_channel[6] <= <GND>
at_source_channel[7] <= <GND>
at_source_channel[8] <= <GND>
at_source_channel[9] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|auk_dspip_avalon_streaming_controller:auk_dsp_interface_controller_1
clk => source_packet_error[0]~reg0.CLK
clk => source_packet_error[1]~reg0.CLK
clk => stall_reg.CLK
clk => source_stall_reg.CLK
clk => sink_stall_reg.CLK
clk_en => source_valid_ctrl.IN1
clk_en => sink_ready_ctrl.IN1
clk_en => stall.OUTPUTSELECT
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl.IN1
ready => sink_ready_ctrl.DATAA
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => stall_int.IN0
sink_stall => sink_stall_reg.DATAIN
source_stall => stall_int.IN1
source_stall => source_stall_reg.DATAIN
valid => source_valid_ctrl.IN1
valid => source_valid_ctrl.DATAA
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall.DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_m_k_counter:ctrl
global_clock_enable => k_state.HOLD.OUTPUTSELECT
global_clock_enable => k_state.NEXT_PASS_UPD.OUTPUTSELECT
global_clock_enable => k_state.RUN_CNT.OUTPUTSELECT
global_clock_enable => k_state.IDLE.OUTPUTSELECT
global_clock_enable => next_pass_id.ENA
global_clock_enable => next_pass_i.ENA
global_clock_enable => blk_done_int.ENA
global_clock_enable => del_npi_cnt[0].ENA
global_clock_enable => del_npi_cnt[1].ENA
global_clock_enable => del_npi_cnt[2].ENA
global_clock_enable => del_npi_cnt[3].ENA
global_clock_enable => del_npi_cnt[4].ENA
global_clock_enable => p[0].ENA
global_clock_enable => p[1].ENA
global_clock_enable => p[2].ENA
global_clock_enable => k[0].ENA
global_clock_enable => k[1].ENA
global_clock_enable => k[2].ENA
global_clock_enable => k[3].ENA
global_clock_enable => k[4].ENA
global_clock_enable => k[5].ENA
global_clock_enable => k[6].ENA
global_clock_enable => k[7].ENA
global_clock_enable => k[8].ENA
global_clock_enable => k[9].ENA
global_clock_enable => k_count[0]~reg0.ENA
global_clock_enable => k_count[1]~reg0.ENA
global_clock_enable => k_count[2]~reg0.ENA
global_clock_enable => k_count[3]~reg0.ENA
global_clock_enable => k_count[4]~reg0.ENA
global_clock_enable => k_count[5]~reg0.ENA
global_clock_enable => k_count[6]~reg0.ENA
global_clock_enable => k_count[7]~reg0.ENA
global_clock_enable => next_block_d4.ENA
global_clock_enable => next_block_d3.ENA
global_clock_enable => next_block_d2.ENA
global_clock_enable => next_block_d.ENA
clk => blk_done_int.CLK
clk => next_pass_i.CLK
clk => next_pass_id.CLK
clk => del_npi_cnt[0].CLK
clk => del_npi_cnt[1].CLK
clk => del_npi_cnt[2].CLK
clk => del_npi_cnt[3].CLK
clk => del_npi_cnt[4].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => p[2].CLK
clk => k[0].CLK
clk => k[1].CLK
clk => k[2].CLK
clk => k[3].CLK
clk => k[4].CLK
clk => k[5].CLK
clk => k[6].CLK
clk => k[7].CLK
clk => k[8].CLK
clk => k[9].CLK
clk => k_count[0]~reg0.CLK
clk => k_count[1]~reg0.CLK
clk => k_count[2]~reg0.CLK
clk => k_count[3]~reg0.CLK
clk => k_count[4]~reg0.CLK
clk => k_count[5]~reg0.CLK
clk => k_count[6]~reg0.CLK
clk => k_count[7]~reg0.CLK
clk => next_block_d4.CLK
clk => next_block_d3.CLK
clk => next_block_d2.CLK
clk => next_block_d.CLK
clk => k_state~3.DATAIN
reset => cnt_k.IN1
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => p.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => k_state.OUTPUTSELECT
reset => next_pass_i.OUTPUTSELECT
reset => blk_done_int.OUTPUTSELECT
stp => ~NO_FANOUT~
start => next_pass_en.IN1
start => k_state.DATAA
start => Selector1.IN2
start => Selector0.IN1
start => k_state.DATAA
next_block => next_block_en.IN1
next_block => p.OUTPUTSELECT
next_block => p.OUTPUTSELECT
next_block => p.OUTPUTSELECT
next_block => next_block_d.DATAIN
p_count[0] <= p[0].DB_MAX_OUTPUT_PORT_TYPE
p_count[1] <= p[1].DB_MAX_OUTPUT_PORT_TYPE
p_count[2] <= p[2].DB_MAX_OUTPUT_PORT_TYPE
k_count[0] <= k_count[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[1] <= k_count[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[2] <= k_count[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[3] <= k_count[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[4] <= k_count[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[5] <= k_count[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[6] <= k_count[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
k_count[7] <= k_count[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pass <= next_pass_i.DB_MAX_OUTPUT_PORT_TYPE
blk_done <= blk_done_int.DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_swd
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[9].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrengen:sel_we
clk => lpp_c_i.CLK
clk => wc_i_d.CLK
clk => wc_i.CLK
clk => wait_count[0].CLK
clk => wait_count[1].CLK
clk => wait_count[2].CLK
clk => wait_count[3].CLK
clk => wc_state~1.DATAIN
global_clock_enable => wc_state.ENABLE.OUTPUTSELECT
global_clock_enable => wc_state.WAIT_LAT.OUTPUTSELECT
global_clock_enable => wc_state.IDLE.OUTPUTSELECT
global_clock_enable => wc_i_d.ENA
global_clock_enable => lpp_c_i.ENA
global_clock_enable => wc_i.ENA
global_clock_enable => wait_count[0].ENA
global_clock_enable => wait_count[1].ENA
global_clock_enable => wait_count[2].ENA
global_clock_enable => wait_count[3].ENA
reset => wc_state.OUTPUTSELECT
reset => wc_state.OUTPUTSELECT
reset => wc_state.OUTPUTSELECT
reset => wait_count.OUTPUTSELECT
reset => wait_count.OUTPUTSELECT
reset => wait_count.OUTPUTSELECT
reset => wait_count.OUTPUTSELECT
reset => wc_i_d.OUTPUTSELECT
reset => lpp_c_i.OUTPUTSELECT
p_count[0] => Equal1.IN5
p_count[1] => Equal1.IN4
p_count[2] => Equal1.IN3
anb => ~NO_FANOUT~
lpp_c_en <= lpp_c_i.DB_MAX_OUTPUT_PORT_TYPE
lpp_d_en <= <GND>
wc <= wc_i.DB_MAX_OUTPUT_PORT_TYPE
wd <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer
clk => asj_fft_tdl_bit_rst:gen_quad:gen_se_writer:gen_burst_rdy:delay_swd.clk
clk => wr_addr[0].CLK
clk => wr_addr[1].CLK
clk => wr_addr[2].CLK
clk => wr_addr[3].CLK
clk => wr_addr[4].CLK
clk => wr_addr[5].CLK
clk => wr_addr[6].CLK
clk => wr_addr[7].CLK
clk => sw[0].CLK
clk => sw[1].CLK
clk => byte_enable[0]~reg0.CLK
clk => byte_enable[1]~reg0.CLK
clk => byte_enable[2]~reg0.CLK
clk => byte_enable[3]~reg0.CLK
clk => byte_enable[4]~reg0.CLK
clk => byte_enable[5]~reg0.CLK
clk => byte_enable[6]~reg0.CLK
clk => byte_enable[7]~reg0.CLK
clk => byte_enable[8]~reg0.CLK
clk => byte_enable[9]~reg0.CLK
clk => byte_enable[10]~reg0.CLK
clk => byte_enable[11]~reg0.CLK
clk => byte_enable[12]~reg0.CLK
clk => byte_enable[13]~reg0.CLK
clk => byte_enable[14]~reg0.CLK
clk => byte_enable[15]~reg0.CLK
clk => wr_address_i_int[0].CLK
clk => wr_address_i_int[1].CLK
clk => wr_address_i_int[2].CLK
clk => wr_address_i_int[3].CLK
clk => wr_address_i_int[4].CLK
clk => wr_address_i_int[5].CLK
clk => wr_address_i_int[6].CLK
clk => wr_address_i_int[7].CLK
clk => data_in_i[0]~reg0.CLK
clk => data_in_i[1]~reg0.CLK
clk => data_in_i[2]~reg0.CLK
clk => data_in_i[3]~reg0.CLK
clk => data_in_i[4]~reg0.CLK
clk => data_in_i[5]~reg0.CLK
clk => data_in_i[6]~reg0.CLK
clk => data_in_i[7]~reg0.CLK
clk => data_in_i[8]~reg0.CLK
clk => data_in_i[9]~reg0.CLK
clk => data_in_i[10]~reg0.CLK
clk => data_in_i[11]~reg0.CLK
clk => data_in_i[12]~reg0.CLK
clk => data_in_i[13]~reg0.CLK
clk => data_in_i[14]~reg0.CLK
clk => data_in_i[15]~reg0.CLK
clk => data_in_r[0]~reg0.CLK
clk => data_in_r[1]~reg0.CLK
clk => data_in_r[2]~reg0.CLK
clk => data_in_r[3]~reg0.CLK
clk => data_in_r[4]~reg0.CLK
clk => data_in_r[5]~reg0.CLK
clk => data_in_r[6]~reg0.CLK
clk => data_in_r[7]~reg0.CLK
clk => data_in_r[8]~reg0.CLK
clk => data_in_r[9]~reg0.CLK
clk => data_in_r[10]~reg0.CLK
clk => data_in_r[11]~reg0.CLK
clk => data_in_r[12]~reg0.CLK
clk => data_in_r[13]~reg0.CLK
clk => data_in_r[14]~reg0.CLK
clk => data_in_r[15]~reg0.CLK
clk => wren[0].CLK
clk => wren[1].CLK
clk => wren[2].CLK
clk => wren[3].CLK
clk => disable_wr~reg0.CLK
clk => rdy_for_next_block.CLK
clk => burst_count_en.CLK
clk => data_rdy_int.CLK
clk => anb.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
global_clock_enable => asj_fft_tdl_bit_rst:gen_quad:gen_se_writer:gen_burst_rdy:delay_swd.global_clock_enable
global_clock_enable => wr_addr[6].ENA
global_clock_enable => wr_addr[5].ENA
global_clock_enable => wr_addr[4].ENA
global_clock_enable => wr_addr[3].ENA
global_clock_enable => wr_addr[2].ENA
global_clock_enable => wr_addr[1].ENA
global_clock_enable => wr_addr[0].ENA
global_clock_enable => wr_addr[7].ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
global_clock_enable => byte_enable[0]~reg0.ENA
global_clock_enable => byte_enable[1]~reg0.ENA
global_clock_enable => byte_enable[2]~reg0.ENA
global_clock_enable => byte_enable[3]~reg0.ENA
global_clock_enable => byte_enable[4]~reg0.ENA
global_clock_enable => byte_enable[5]~reg0.ENA
global_clock_enable => byte_enable[6]~reg0.ENA
global_clock_enable => byte_enable[7]~reg0.ENA
global_clock_enable => byte_enable[8]~reg0.ENA
global_clock_enable => byte_enable[9]~reg0.ENA
global_clock_enable => byte_enable[10]~reg0.ENA
global_clock_enable => byte_enable[11]~reg0.ENA
global_clock_enable => byte_enable[12]~reg0.ENA
global_clock_enable => byte_enable[13]~reg0.ENA
global_clock_enable => byte_enable[14]~reg0.ENA
global_clock_enable => byte_enable[15]~reg0.ENA
global_clock_enable => wr_address_i_int[0].ENA
global_clock_enable => wr_address_i_int[1].ENA
global_clock_enable => wr_address_i_int[2].ENA
global_clock_enable => wr_address_i_int[3].ENA
global_clock_enable => wr_address_i_int[4].ENA
global_clock_enable => wr_address_i_int[5].ENA
global_clock_enable => wr_address_i_int[6].ENA
global_clock_enable => wr_address_i_int[7].ENA
global_clock_enable => data_in_i[0]~reg0.ENA
global_clock_enable => data_in_i[1]~reg0.ENA
global_clock_enable => data_in_i[2]~reg0.ENA
global_clock_enable => data_in_i[3]~reg0.ENA
global_clock_enable => data_in_i[4]~reg0.ENA
global_clock_enable => data_in_i[5]~reg0.ENA
global_clock_enable => data_in_i[6]~reg0.ENA
global_clock_enable => data_in_i[7]~reg0.ENA
global_clock_enable => data_in_i[8]~reg0.ENA
global_clock_enable => data_in_i[9]~reg0.ENA
global_clock_enable => data_in_i[10]~reg0.ENA
global_clock_enable => data_in_i[11]~reg0.ENA
global_clock_enable => data_in_i[12]~reg0.ENA
global_clock_enable => data_in_i[13]~reg0.ENA
global_clock_enable => data_in_i[14]~reg0.ENA
global_clock_enable => data_in_i[15]~reg0.ENA
global_clock_enable => data_in_r[0]~reg0.ENA
global_clock_enable => data_in_r[1]~reg0.ENA
global_clock_enable => data_in_r[2]~reg0.ENA
global_clock_enable => data_in_r[3]~reg0.ENA
global_clock_enable => data_in_r[4]~reg0.ENA
global_clock_enable => data_in_r[5]~reg0.ENA
global_clock_enable => data_in_r[6]~reg0.ENA
global_clock_enable => data_in_r[7]~reg0.ENA
global_clock_enable => data_in_r[8]~reg0.ENA
global_clock_enable => data_in_r[9]~reg0.ENA
global_clock_enable => data_in_r[10]~reg0.ENA
global_clock_enable => data_in_r[11]~reg0.ENA
global_clock_enable => data_in_r[12]~reg0.ENA
global_clock_enable => data_in_r[13]~reg0.ENA
global_clock_enable => data_in_r[14]~reg0.ENA
global_clock_enable => data_in_r[15]~reg0.ENA
global_clock_enable => wren[0].ENA
global_clock_enable => wren[1].ENA
global_clock_enable => wren[2].ENA
global_clock_enable => wren[3].ENA
global_clock_enable => disable_wr~reg0.ENA
global_clock_enable => rdy_for_next_block.ENA
global_clock_enable => burst_count_en.ENA
global_clock_enable => data_rdy_int.ENA
global_clock_enable => anb.ENA
global_clock_enable => count[0].ENA
global_clock_enable => count[1].ENA
global_clock_enable => count[2].ENA
global_clock_enable => count[3].ENA
global_clock_enable => count[4].ENA
global_clock_enable => count[5].ENA
global_clock_enable => count[6].ENA
global_clock_enable => count[7].ENA
global_clock_enable => count[8].ENA
global_clock_enable => count[9].ENA
reset => counter_i.IN0
reset => anb.OUTPUTSELECT
reset => data_rdy_int.OUTPUTSELECT
reset => burst_count_en.OUTPUTSELECT
reset => rdy_for_next_block.OUTPUTSELECT
reset => disable_wr.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_r.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => data_in_i.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => wr_address_i_int.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => byte_enable.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst:gen_quad:gen_se_writer:gen_burst_rdy:delay_swd.reset
stp => counter_i.IN1
stp => burst_count_en.OUTPUTSELECT
val => asj_fft_tdl_bit_rst:gen_quad:gen_se_writer:gen_burst_rdy:delay_swd.data_in
block_done => data_rdy_int.OUTPUTSELECT
data_real_in[0] => data_in_r.DATAA
data_real_in[1] => data_in_r.DATAA
data_real_in[2] => data_in_r.DATAA
data_real_in[3] => data_in_r.DATAA
data_real_in[4] => data_in_r.DATAA
data_real_in[5] => data_in_r.DATAA
data_real_in[6] => data_in_r.DATAA
data_real_in[7] => data_in_r.DATAA
data_real_in[8] => data_in_r.DATAA
data_real_in[9] => data_in_r.DATAA
data_real_in[10] => data_in_r.DATAA
data_real_in[11] => data_in_r.DATAA
data_real_in[12] => data_in_r.DATAA
data_real_in[13] => data_in_r.DATAA
data_real_in[14] => data_in_r.DATAA
data_real_in[15] => data_in_r.DATAA
data_imag_in[0] => data_in_i.DATAA
data_imag_in[1] => data_in_i.DATAA
data_imag_in[2] => data_in_i.DATAA
data_imag_in[3] => data_in_i.DATAA
data_imag_in[4] => data_in_i.DATAA
data_imag_in[5] => data_in_i.DATAA
data_imag_in[6] => data_in_i.DATAA
data_imag_in[7] => data_in_i.DATAA
data_imag_in[8] => data_in_i.DATAA
data_imag_in[9] => data_in_i.DATAA
data_imag_in[10] => data_in_i.DATAA
data_imag_in[11] => data_in_i.DATAA
data_imag_in[12] => data_in_i.DATAA
data_imag_in[13] => data_in_i.DATAA
data_imag_in[14] => data_in_i.DATAA
data_imag_in[15] => data_in_i.DATAA
wr_address_i[0] <= wr_address_i_int[0].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[1] <= wr_address_i_int[1].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[2] <= wr_address_i_int[2].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[3] <= wr_address_i_int[3].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[4] <= wr_address_i_int[4].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[5] <= wr_address_i_int[5].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[6] <= wr_address_i_int[6].DB_MAX_OUTPUT_PORT_TYPE
wr_address_i[7] <= wr_address_i_int[7].DB_MAX_OUTPUT_PORT_TYPE
byte_enable[0] <= byte_enable[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[1] <= byte_enable[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[2] <= byte_enable[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[3] <= byte_enable[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[4] <= byte_enable[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[5] <= byte_enable[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[6] <= byte_enable[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[7] <= byte_enable[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[8] <= byte_enable[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[9] <= byte_enable[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[10] <= byte_enable[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[11] <= byte_enable[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[12] <= byte_enable[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[13] <= byte_enable[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[14] <= byte_enable[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
byte_enable[15] <= byte_enable[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wren_i[0] <= wren[0].DB_MAX_OUTPUT_PORT_TYPE
wren_i[1] <= wren[1].DB_MAX_OUTPUT_PORT_TYPE
wren_i[2] <= wren[2].DB_MAX_OUTPUT_PORT_TYPE
wren_i[3] <= wren[3].DB_MAX_OUTPUT_PORT_TYPE
data_rdy <= data_rdy_int.DB_MAX_OUTPUT_PORT_TYPE
a_not_b <= anb.DB_MAX_OUTPUT_PORT_TYPE
disable_wr <= disable_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_block <= rdy_for_next_block.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[0] <= data_in_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[1] <= data_in_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[2] <= data_in_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[3] <= data_in_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[4] <= data_in_r[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[5] <= data_in_r[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[6] <= data_in_r[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[7] <= data_in_r[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[8] <= data_in_r[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[9] <= data_in_r[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[10] <= data_in_r[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[11] <= data_in_r[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[12] <= data_in_r[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[13] <= data_in_r[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[14] <= data_in_r[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_r[15] <= data_in_r[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[0] <= data_in_i[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[1] <= data_in_i[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[2] <= data_in_i[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[3] <= data_in_i[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[4] <= data_in_i[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[5] <= data_in_i[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[6] <= data_in_i[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[7] <= data_in_i[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[8] <= data_in_i[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[9] <= data_in_i[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[10] <= data_in_i[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[11] <= data_in_i[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[12] <= data_in_i[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[13] <= data_in_i[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[14] <= data_in_i[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_in_i[15] <= data_in_i[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_in_write_sgl:writer|asj_fft_tdl_bit_rst:\gen_quad:gen_se_writer:gen_burst_rdy:delay_swd
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_sel_anb
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[1].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_burst_ctrl:ccc
clk => rdaddress_a_bus[0]~reg0.CLK
clk => rdaddress_a_bus[1]~reg0.CLK
clk => rdaddress_a_bus[2]~reg0.CLK
clk => rdaddress_a_bus[3]~reg0.CLK
clk => rdaddress_a_bus[4]~reg0.CLK
clk => rdaddress_a_bus[5]~reg0.CLK
clk => rdaddress_a_bus[6]~reg0.CLK
clk => rdaddress_a_bus[7]~reg0.CLK
clk => rdaddress_a_bus[8]~reg0.CLK
clk => rdaddress_a_bus[9]~reg0.CLK
clk => rdaddress_a_bus[10]~reg0.CLK
clk => rdaddress_a_bus[11]~reg0.CLK
clk => rdaddress_a_bus[12]~reg0.CLK
clk => rdaddress_a_bus[13]~reg0.CLK
clk => rdaddress_a_bus[14]~reg0.CLK
clk => rdaddress_a_bus[15]~reg0.CLK
clk => rdaddress_a_bus[16]~reg0.CLK
clk => rdaddress_a_bus[17]~reg0.CLK
clk => rdaddress_a_bus[18]~reg0.CLK
clk => rdaddress_a_bus[19]~reg0.CLK
clk => rdaddress_a_bus[20]~reg0.CLK
clk => rdaddress_a_bus[21]~reg0.CLK
clk => rdaddress_a_bus[22]~reg0.CLK
clk => rdaddress_a_bus[23]~reg0.CLK
clk => rdaddress_a_bus[24]~reg0.CLK
clk => rdaddress_a_bus[25]~reg0.CLK
clk => rdaddress_a_bus[26]~reg0.CLK
clk => rdaddress_a_bus[27]~reg0.CLK
clk => rdaddress_a_bus[28]~reg0.CLK
clk => rdaddress_a_bus[29]~reg0.CLK
clk => rdaddress_a_bus[30]~reg0.CLK
clk => rdaddress_a_bus[31]~reg0.CLK
clk => rdaddress_b_bus[0]~reg0.CLK
clk => rdaddress_b_bus[1]~reg0.CLK
clk => rdaddress_b_bus[2]~reg0.CLK
clk => rdaddress_b_bus[3]~reg0.CLK
clk => rdaddress_b_bus[4]~reg0.CLK
clk => rdaddress_b_bus[5]~reg0.CLK
clk => rdaddress_b_bus[6]~reg0.CLK
clk => rdaddress_b_bus[7]~reg0.CLK
clk => rdaddress_b_bus[8]~reg0.CLK
clk => rdaddress_b_bus[9]~reg0.CLK
clk => rdaddress_b_bus[10]~reg0.CLK
clk => rdaddress_b_bus[11]~reg0.CLK
clk => rdaddress_b_bus[12]~reg0.CLK
clk => rdaddress_b_bus[13]~reg0.CLK
clk => rdaddress_b_bus[14]~reg0.CLK
clk => rdaddress_b_bus[15]~reg0.CLK
clk => rdaddress_b_bus[16]~reg0.CLK
clk => rdaddress_b_bus[17]~reg0.CLK
clk => rdaddress_b_bus[18]~reg0.CLK
clk => rdaddress_b_bus[19]~reg0.CLK
clk => rdaddress_b_bus[20]~reg0.CLK
clk => rdaddress_b_bus[21]~reg0.CLK
clk => rdaddress_b_bus[22]~reg0.CLK
clk => rdaddress_b_bus[23]~reg0.CLK
clk => rdaddress_b_bus[24]~reg0.CLK
clk => rdaddress_b_bus[25]~reg0.CLK
clk => rdaddress_b_bus[26]~reg0.CLK
clk => rdaddress_b_bus[27]~reg0.CLK
clk => rdaddress_b_bus[28]~reg0.CLK
clk => rdaddress_b_bus[29]~reg0.CLK
clk => rdaddress_b_bus[30]~reg0.CLK
clk => rdaddress_b_bus[31]~reg0.CLK
clk => ram_data_out3[0]~reg0.CLK
clk => ram_data_out3[1]~reg0.CLK
clk => ram_data_out3[2]~reg0.CLK
clk => ram_data_out3[3]~reg0.CLK
clk => ram_data_out3[4]~reg0.CLK
clk => ram_data_out3[5]~reg0.CLK
clk => ram_data_out3[6]~reg0.CLK
clk => ram_data_out3[7]~reg0.CLK
clk => ram_data_out3[8]~reg0.CLK
clk => ram_data_out3[9]~reg0.CLK
clk => ram_data_out3[10]~reg0.CLK
clk => ram_data_out3[11]~reg0.CLK
clk => ram_data_out3[12]~reg0.CLK
clk => ram_data_out3[13]~reg0.CLK
clk => ram_data_out3[14]~reg0.CLK
clk => ram_data_out3[15]~reg0.CLK
clk => ram_data_out3[16]~reg0.CLK
clk => ram_data_out3[17]~reg0.CLK
clk => ram_data_out3[18]~reg0.CLK
clk => ram_data_out3[19]~reg0.CLK
clk => ram_data_out3[20]~reg0.CLK
clk => ram_data_out3[21]~reg0.CLK
clk => ram_data_out3[22]~reg0.CLK
clk => ram_data_out3[23]~reg0.CLK
clk => ram_data_out3[24]~reg0.CLK
clk => ram_data_out3[25]~reg0.CLK
clk => ram_data_out3[26]~reg0.CLK
clk => ram_data_out3[27]~reg0.CLK
clk => ram_data_out3[28]~reg0.CLK
clk => ram_data_out3[29]~reg0.CLK
clk => ram_data_out3[30]~reg0.CLK
clk => ram_data_out3[31]~reg0.CLK
clk => ram_data_out2[0]~reg0.CLK
clk => ram_data_out2[1]~reg0.CLK
clk => ram_data_out2[2]~reg0.CLK
clk => ram_data_out2[3]~reg0.CLK
clk => ram_data_out2[4]~reg0.CLK
clk => ram_data_out2[5]~reg0.CLK
clk => ram_data_out2[6]~reg0.CLK
clk => ram_data_out2[7]~reg0.CLK
clk => ram_data_out2[8]~reg0.CLK
clk => ram_data_out2[9]~reg0.CLK
clk => ram_data_out2[10]~reg0.CLK
clk => ram_data_out2[11]~reg0.CLK
clk => ram_data_out2[12]~reg0.CLK
clk => ram_data_out2[13]~reg0.CLK
clk => ram_data_out2[14]~reg0.CLK
clk => ram_data_out2[15]~reg0.CLK
clk => ram_data_out2[16]~reg0.CLK
clk => ram_data_out2[17]~reg0.CLK
clk => ram_data_out2[18]~reg0.CLK
clk => ram_data_out2[19]~reg0.CLK
clk => ram_data_out2[20]~reg0.CLK
clk => ram_data_out2[21]~reg0.CLK
clk => ram_data_out2[22]~reg0.CLK
clk => ram_data_out2[23]~reg0.CLK
clk => ram_data_out2[24]~reg0.CLK
clk => ram_data_out2[25]~reg0.CLK
clk => ram_data_out2[26]~reg0.CLK
clk => ram_data_out2[27]~reg0.CLK
clk => ram_data_out2[28]~reg0.CLK
clk => ram_data_out2[29]~reg0.CLK
clk => ram_data_out2[30]~reg0.CLK
clk => ram_data_out2[31]~reg0.CLK
clk => ram_data_out1[0]~reg0.CLK
clk => ram_data_out1[1]~reg0.CLK
clk => ram_data_out1[2]~reg0.CLK
clk => ram_data_out1[3]~reg0.CLK
clk => ram_data_out1[4]~reg0.CLK
clk => ram_data_out1[5]~reg0.CLK
clk => ram_data_out1[6]~reg0.CLK
clk => ram_data_out1[7]~reg0.CLK
clk => ram_data_out1[8]~reg0.CLK
clk => ram_data_out1[9]~reg0.CLK
clk => ram_data_out1[10]~reg0.CLK
clk => ram_data_out1[11]~reg0.CLK
clk => ram_data_out1[12]~reg0.CLK
clk => ram_data_out1[13]~reg0.CLK
clk => ram_data_out1[14]~reg0.CLK
clk => ram_data_out1[15]~reg0.CLK
clk => ram_data_out1[16]~reg0.CLK
clk => ram_data_out1[17]~reg0.CLK
clk => ram_data_out1[18]~reg0.CLK
clk => ram_data_out1[19]~reg0.CLK
clk => ram_data_out1[20]~reg0.CLK
clk => ram_data_out1[21]~reg0.CLK
clk => ram_data_out1[22]~reg0.CLK
clk => ram_data_out1[23]~reg0.CLK
clk => ram_data_out1[24]~reg0.CLK
clk => ram_data_out1[25]~reg0.CLK
clk => ram_data_out1[26]~reg0.CLK
clk => ram_data_out1[27]~reg0.CLK
clk => ram_data_out1[28]~reg0.CLK
clk => ram_data_out1[29]~reg0.CLK
clk => ram_data_out1[30]~reg0.CLK
clk => ram_data_out1[31]~reg0.CLK
clk => ram_data_out0[0]~reg0.CLK
clk => ram_data_out0[1]~reg0.CLK
clk => ram_data_out0[2]~reg0.CLK
clk => ram_data_out0[3]~reg0.CLK
clk => ram_data_out0[4]~reg0.CLK
clk => ram_data_out0[5]~reg0.CLK
clk => ram_data_out0[6]~reg0.CLK
clk => ram_data_out0[7]~reg0.CLK
clk => ram_data_out0[8]~reg0.CLK
clk => ram_data_out0[9]~reg0.CLK
clk => ram_data_out0[10]~reg0.CLK
clk => ram_data_out0[11]~reg0.CLK
clk => ram_data_out0[12]~reg0.CLK
clk => ram_data_out0[13]~reg0.CLK
clk => ram_data_out0[14]~reg0.CLK
clk => ram_data_out0[15]~reg0.CLK
clk => ram_data_out0[16]~reg0.CLK
clk => ram_data_out0[17]~reg0.CLK
clk => ram_data_out0[18]~reg0.CLK
clk => ram_data_out0[19]~reg0.CLK
clk => ram_data_out0[20]~reg0.CLK
clk => ram_data_out0[21]~reg0.CLK
clk => ram_data_out0[22]~reg0.CLK
clk => ram_data_out0[23]~reg0.CLK
clk => ram_data_out0[24]~reg0.CLK
clk => ram_data_out0[25]~reg0.CLK
clk => ram_data_out0[26]~reg0.CLK
clk => ram_data_out0[27]~reg0.CLK
clk => ram_data_out0[28]~reg0.CLK
clk => ram_data_out0[29]~reg0.CLK
clk => ram_data_out0[30]~reg0.CLK
clk => ram_data_out0[31]~reg0.CLK
clk => b_ram_data_in_bus[0]~reg0.CLK
clk => b_ram_data_in_bus[1]~reg0.CLK
clk => b_ram_data_in_bus[2]~reg0.CLK
clk => b_ram_data_in_bus[3]~reg0.CLK
clk => b_ram_data_in_bus[4]~reg0.CLK
clk => b_ram_data_in_bus[5]~reg0.CLK
clk => b_ram_data_in_bus[6]~reg0.CLK
clk => b_ram_data_in_bus[7]~reg0.CLK
clk => b_ram_data_in_bus[8]~reg0.CLK
clk => b_ram_data_in_bus[9]~reg0.CLK
clk => b_ram_data_in_bus[10]~reg0.CLK
clk => b_ram_data_in_bus[11]~reg0.CLK
clk => b_ram_data_in_bus[12]~reg0.CLK
clk => b_ram_data_in_bus[13]~reg0.CLK
clk => b_ram_data_in_bus[14]~reg0.CLK
clk => b_ram_data_in_bus[15]~reg0.CLK
clk => b_ram_data_in_bus[16]~reg0.CLK
clk => b_ram_data_in_bus[17]~reg0.CLK
clk => b_ram_data_in_bus[18]~reg0.CLK
clk => b_ram_data_in_bus[19]~reg0.CLK
clk => b_ram_data_in_bus[20]~reg0.CLK
clk => b_ram_data_in_bus[21]~reg0.CLK
clk => b_ram_data_in_bus[22]~reg0.CLK
clk => b_ram_data_in_bus[23]~reg0.CLK
clk => b_ram_data_in_bus[24]~reg0.CLK
clk => b_ram_data_in_bus[25]~reg0.CLK
clk => b_ram_data_in_bus[26]~reg0.CLK
clk => b_ram_data_in_bus[27]~reg0.CLK
clk => b_ram_data_in_bus[28]~reg0.CLK
clk => b_ram_data_in_bus[29]~reg0.CLK
clk => b_ram_data_in_bus[30]~reg0.CLK
clk => b_ram_data_in_bus[31]~reg0.CLK
clk => b_ram_data_in_bus[32]~reg0.CLK
clk => b_ram_data_in_bus[33]~reg0.CLK
clk => b_ram_data_in_bus[34]~reg0.CLK
clk => b_ram_data_in_bus[35]~reg0.CLK
clk => b_ram_data_in_bus[36]~reg0.CLK
clk => b_ram_data_in_bus[37]~reg0.CLK
clk => b_ram_data_in_bus[38]~reg0.CLK
clk => b_ram_data_in_bus[39]~reg0.CLK
clk => b_ram_data_in_bus[40]~reg0.CLK
clk => b_ram_data_in_bus[41]~reg0.CLK
clk => b_ram_data_in_bus[42]~reg0.CLK
clk => b_ram_data_in_bus[43]~reg0.CLK
clk => b_ram_data_in_bus[44]~reg0.CLK
clk => b_ram_data_in_bus[45]~reg0.CLK
clk => b_ram_data_in_bus[46]~reg0.CLK
clk => b_ram_data_in_bus[47]~reg0.CLK
clk => b_ram_data_in_bus[48]~reg0.CLK
clk => b_ram_data_in_bus[49]~reg0.CLK
clk => b_ram_data_in_bus[50]~reg0.CLK
clk => b_ram_data_in_bus[51]~reg0.CLK
clk => b_ram_data_in_bus[52]~reg0.CLK
clk => b_ram_data_in_bus[53]~reg0.CLK
clk => b_ram_data_in_bus[54]~reg0.CLK
clk => b_ram_data_in_bus[55]~reg0.CLK
clk => b_ram_data_in_bus[56]~reg0.CLK
clk => b_ram_data_in_bus[57]~reg0.CLK
clk => b_ram_data_in_bus[58]~reg0.CLK
clk => b_ram_data_in_bus[59]~reg0.CLK
clk => b_ram_data_in_bus[60]~reg0.CLK
clk => b_ram_data_in_bus[61]~reg0.CLK
clk => b_ram_data_in_bus[62]~reg0.CLK
clk => b_ram_data_in_bus[63]~reg0.CLK
clk => b_ram_data_in_bus[64]~reg0.CLK
clk => b_ram_data_in_bus[65]~reg0.CLK
clk => b_ram_data_in_bus[66]~reg0.CLK
clk => b_ram_data_in_bus[67]~reg0.CLK
clk => b_ram_data_in_bus[68]~reg0.CLK
clk => b_ram_data_in_bus[69]~reg0.CLK
clk => b_ram_data_in_bus[70]~reg0.CLK
clk => b_ram_data_in_bus[71]~reg0.CLK
clk => b_ram_data_in_bus[72]~reg0.CLK
clk => b_ram_data_in_bus[73]~reg0.CLK
clk => b_ram_data_in_bus[74]~reg0.CLK
clk => b_ram_data_in_bus[75]~reg0.CLK
clk => b_ram_data_in_bus[76]~reg0.CLK
clk => b_ram_data_in_bus[77]~reg0.CLK
clk => b_ram_data_in_bus[78]~reg0.CLK
clk => b_ram_data_in_bus[79]~reg0.CLK
clk => b_ram_data_in_bus[80]~reg0.CLK
clk => b_ram_data_in_bus[81]~reg0.CLK
clk => b_ram_data_in_bus[82]~reg0.CLK
clk => b_ram_data_in_bus[83]~reg0.CLK
clk => b_ram_data_in_bus[84]~reg0.CLK
clk => b_ram_data_in_bus[85]~reg0.CLK
clk => b_ram_data_in_bus[86]~reg0.CLK
clk => b_ram_data_in_bus[87]~reg0.CLK
clk => b_ram_data_in_bus[88]~reg0.CLK
clk => b_ram_data_in_bus[89]~reg0.CLK
clk => b_ram_data_in_bus[90]~reg0.CLK
clk => b_ram_data_in_bus[91]~reg0.CLK
clk => b_ram_data_in_bus[92]~reg0.CLK
clk => b_ram_data_in_bus[93]~reg0.CLK
clk => b_ram_data_in_bus[94]~reg0.CLK
clk => b_ram_data_in_bus[95]~reg0.CLK
clk => b_ram_data_in_bus[96]~reg0.CLK
clk => b_ram_data_in_bus[97]~reg0.CLK
clk => b_ram_data_in_bus[98]~reg0.CLK
clk => b_ram_data_in_bus[99]~reg0.CLK
clk => b_ram_data_in_bus[100]~reg0.CLK
clk => b_ram_data_in_bus[101]~reg0.CLK
clk => b_ram_data_in_bus[102]~reg0.CLK
clk => b_ram_data_in_bus[103]~reg0.CLK
clk => b_ram_data_in_bus[104]~reg0.CLK
clk => b_ram_data_in_bus[105]~reg0.CLK
clk => b_ram_data_in_bus[106]~reg0.CLK
clk => b_ram_data_in_bus[107]~reg0.CLK
clk => b_ram_data_in_bus[108]~reg0.CLK
clk => b_ram_data_in_bus[109]~reg0.CLK
clk => b_ram_data_in_bus[110]~reg0.CLK
clk => b_ram_data_in_bus[111]~reg0.CLK
clk => b_ram_data_in_bus[112]~reg0.CLK
clk => b_ram_data_in_bus[113]~reg0.CLK
clk => b_ram_data_in_bus[114]~reg0.CLK
clk => b_ram_data_in_bus[115]~reg0.CLK
clk => b_ram_data_in_bus[116]~reg0.CLK
clk => b_ram_data_in_bus[117]~reg0.CLK
clk => b_ram_data_in_bus[118]~reg0.CLK
clk => b_ram_data_in_bus[119]~reg0.CLK
clk => b_ram_data_in_bus[120]~reg0.CLK
clk => b_ram_data_in_bus[121]~reg0.CLK
clk => b_ram_data_in_bus[122]~reg0.CLK
clk => b_ram_data_in_bus[123]~reg0.CLK
clk => b_ram_data_in_bus[124]~reg0.CLK
clk => b_ram_data_in_bus[125]~reg0.CLK
clk => b_ram_data_in_bus[126]~reg0.CLK
clk => b_ram_data_in_bus[127]~reg0.CLK
clk => wraddress_b_bus[0]~reg0.CLK
clk => wraddress_b_bus[1]~reg0.CLK
clk => wraddress_b_bus[2]~reg0.CLK
clk => wraddress_b_bus[3]~reg0.CLK
clk => wraddress_b_bus[4]~reg0.CLK
clk => wraddress_b_bus[5]~reg0.CLK
clk => wraddress_b_bus[6]~reg0.CLK
clk => wraddress_b_bus[7]~reg0.CLK
clk => wraddress_b_bus[8]~reg0.CLK
clk => wraddress_b_bus[9]~reg0.CLK
clk => wraddress_b_bus[10]~reg0.CLK
clk => wraddress_b_bus[11]~reg0.CLK
clk => wraddress_b_bus[12]~reg0.CLK
clk => wraddress_b_bus[13]~reg0.CLK
clk => wraddress_b_bus[14]~reg0.CLK
clk => wraddress_b_bus[15]~reg0.CLK
clk => wraddress_b_bus[16]~reg0.CLK
clk => wraddress_b_bus[17]~reg0.CLK
clk => wraddress_b_bus[18]~reg0.CLK
clk => wraddress_b_bus[19]~reg0.CLK
clk => wraddress_b_bus[20]~reg0.CLK
clk => wraddress_b_bus[21]~reg0.CLK
clk => wraddress_b_bus[22]~reg0.CLK
clk => wraddress_b_bus[23]~reg0.CLK
clk => wraddress_b_bus[24]~reg0.CLK
clk => wraddress_b_bus[25]~reg0.CLK
clk => wraddress_b_bus[26]~reg0.CLK
clk => wraddress_b_bus[27]~reg0.CLK
clk => wraddress_b_bus[28]~reg0.CLK
clk => wraddress_b_bus[29]~reg0.CLK
clk => wraddress_b_bus[30]~reg0.CLK
clk => wraddress_b_bus[31]~reg0.CLK
clk => a_ram_data_in_bus[0]~reg0.CLK
clk => a_ram_data_in_bus[1]~reg0.CLK
clk => a_ram_data_in_bus[2]~reg0.CLK
clk => a_ram_data_in_bus[3]~reg0.CLK
clk => a_ram_data_in_bus[4]~reg0.CLK
clk => a_ram_data_in_bus[5]~reg0.CLK
clk => a_ram_data_in_bus[6]~reg0.CLK
clk => a_ram_data_in_bus[7]~reg0.CLK
clk => a_ram_data_in_bus[8]~reg0.CLK
clk => a_ram_data_in_bus[9]~reg0.CLK
clk => a_ram_data_in_bus[10]~reg0.CLK
clk => a_ram_data_in_bus[11]~reg0.CLK
clk => a_ram_data_in_bus[12]~reg0.CLK
clk => a_ram_data_in_bus[13]~reg0.CLK
clk => a_ram_data_in_bus[14]~reg0.CLK
clk => a_ram_data_in_bus[15]~reg0.CLK
clk => a_ram_data_in_bus[16]~reg0.CLK
clk => a_ram_data_in_bus[17]~reg0.CLK
clk => a_ram_data_in_bus[18]~reg0.CLK
clk => a_ram_data_in_bus[19]~reg0.CLK
clk => a_ram_data_in_bus[20]~reg0.CLK
clk => a_ram_data_in_bus[21]~reg0.CLK
clk => a_ram_data_in_bus[22]~reg0.CLK
clk => a_ram_data_in_bus[23]~reg0.CLK
clk => a_ram_data_in_bus[24]~reg0.CLK
clk => a_ram_data_in_bus[25]~reg0.CLK
clk => a_ram_data_in_bus[26]~reg0.CLK
clk => a_ram_data_in_bus[27]~reg0.CLK
clk => a_ram_data_in_bus[28]~reg0.CLK
clk => a_ram_data_in_bus[29]~reg0.CLK
clk => a_ram_data_in_bus[30]~reg0.CLK
clk => a_ram_data_in_bus[31]~reg0.CLK
clk => a_ram_data_in_bus[32]~reg0.CLK
clk => a_ram_data_in_bus[33]~reg0.CLK
clk => a_ram_data_in_bus[34]~reg0.CLK
clk => a_ram_data_in_bus[35]~reg0.CLK
clk => a_ram_data_in_bus[36]~reg0.CLK
clk => a_ram_data_in_bus[37]~reg0.CLK
clk => a_ram_data_in_bus[38]~reg0.CLK
clk => a_ram_data_in_bus[39]~reg0.CLK
clk => a_ram_data_in_bus[40]~reg0.CLK
clk => a_ram_data_in_bus[41]~reg0.CLK
clk => a_ram_data_in_bus[42]~reg0.CLK
clk => a_ram_data_in_bus[43]~reg0.CLK
clk => a_ram_data_in_bus[44]~reg0.CLK
clk => a_ram_data_in_bus[45]~reg0.CLK
clk => a_ram_data_in_bus[46]~reg0.CLK
clk => a_ram_data_in_bus[47]~reg0.CLK
clk => a_ram_data_in_bus[48]~reg0.CLK
clk => a_ram_data_in_bus[49]~reg0.CLK
clk => a_ram_data_in_bus[50]~reg0.CLK
clk => a_ram_data_in_bus[51]~reg0.CLK
clk => a_ram_data_in_bus[52]~reg0.CLK
clk => a_ram_data_in_bus[53]~reg0.CLK
clk => a_ram_data_in_bus[54]~reg0.CLK
clk => a_ram_data_in_bus[55]~reg0.CLK
clk => a_ram_data_in_bus[56]~reg0.CLK
clk => a_ram_data_in_bus[57]~reg0.CLK
clk => a_ram_data_in_bus[58]~reg0.CLK
clk => a_ram_data_in_bus[59]~reg0.CLK
clk => a_ram_data_in_bus[60]~reg0.CLK
clk => a_ram_data_in_bus[61]~reg0.CLK
clk => a_ram_data_in_bus[62]~reg0.CLK
clk => a_ram_data_in_bus[63]~reg0.CLK
clk => a_ram_data_in_bus[64]~reg0.CLK
clk => a_ram_data_in_bus[65]~reg0.CLK
clk => a_ram_data_in_bus[66]~reg0.CLK
clk => a_ram_data_in_bus[67]~reg0.CLK
clk => a_ram_data_in_bus[68]~reg0.CLK
clk => a_ram_data_in_bus[69]~reg0.CLK
clk => a_ram_data_in_bus[70]~reg0.CLK
clk => a_ram_data_in_bus[71]~reg0.CLK
clk => a_ram_data_in_bus[72]~reg0.CLK
clk => a_ram_data_in_bus[73]~reg0.CLK
clk => a_ram_data_in_bus[74]~reg0.CLK
clk => a_ram_data_in_bus[75]~reg0.CLK
clk => a_ram_data_in_bus[76]~reg0.CLK
clk => a_ram_data_in_bus[77]~reg0.CLK
clk => a_ram_data_in_bus[78]~reg0.CLK
clk => a_ram_data_in_bus[79]~reg0.CLK
clk => a_ram_data_in_bus[80]~reg0.CLK
clk => a_ram_data_in_bus[81]~reg0.CLK
clk => a_ram_data_in_bus[82]~reg0.CLK
clk => a_ram_data_in_bus[83]~reg0.CLK
clk => a_ram_data_in_bus[84]~reg0.CLK
clk => a_ram_data_in_bus[85]~reg0.CLK
clk => a_ram_data_in_bus[86]~reg0.CLK
clk => a_ram_data_in_bus[87]~reg0.CLK
clk => a_ram_data_in_bus[88]~reg0.CLK
clk => a_ram_data_in_bus[89]~reg0.CLK
clk => a_ram_data_in_bus[90]~reg0.CLK
clk => a_ram_data_in_bus[91]~reg0.CLK
clk => a_ram_data_in_bus[92]~reg0.CLK
clk => a_ram_data_in_bus[93]~reg0.CLK
clk => a_ram_data_in_bus[94]~reg0.CLK
clk => a_ram_data_in_bus[95]~reg0.CLK
clk => a_ram_data_in_bus[96]~reg0.CLK
clk => a_ram_data_in_bus[97]~reg0.CLK
clk => a_ram_data_in_bus[98]~reg0.CLK
clk => a_ram_data_in_bus[99]~reg0.CLK
clk => a_ram_data_in_bus[100]~reg0.CLK
clk => a_ram_data_in_bus[101]~reg0.CLK
clk => a_ram_data_in_bus[102]~reg0.CLK
clk => a_ram_data_in_bus[103]~reg0.CLK
clk => a_ram_data_in_bus[104]~reg0.CLK
clk => a_ram_data_in_bus[105]~reg0.CLK
clk => a_ram_data_in_bus[106]~reg0.CLK
clk => a_ram_data_in_bus[107]~reg0.CLK
clk => a_ram_data_in_bus[108]~reg0.CLK
clk => a_ram_data_in_bus[109]~reg0.CLK
clk => a_ram_data_in_bus[110]~reg0.CLK
clk => a_ram_data_in_bus[111]~reg0.CLK
clk => a_ram_data_in_bus[112]~reg0.CLK
clk => a_ram_data_in_bus[113]~reg0.CLK
clk => a_ram_data_in_bus[114]~reg0.CLK
clk => a_ram_data_in_bus[115]~reg0.CLK
clk => a_ram_data_in_bus[116]~reg0.CLK
clk => a_ram_data_in_bus[117]~reg0.CLK
clk => a_ram_data_in_bus[118]~reg0.CLK
clk => a_ram_data_in_bus[119]~reg0.CLK
clk => a_ram_data_in_bus[120]~reg0.CLK
clk => a_ram_data_in_bus[121]~reg0.CLK
clk => a_ram_data_in_bus[122]~reg0.CLK
clk => a_ram_data_in_bus[123]~reg0.CLK
clk => a_ram_data_in_bus[124]~reg0.CLK
clk => a_ram_data_in_bus[125]~reg0.CLK
clk => a_ram_data_in_bus[126]~reg0.CLK
clk => a_ram_data_in_bus[127]~reg0.CLK
clk => wraddress_a_bus[0]~reg0.CLK
clk => wraddress_a_bus[1]~reg0.CLK
clk => wraddress_a_bus[2]~reg0.CLK
clk => wraddress_a_bus[3]~reg0.CLK
clk => wraddress_a_bus[4]~reg0.CLK
clk => wraddress_a_bus[5]~reg0.CLK
clk => wraddress_a_bus[6]~reg0.CLK
clk => wraddress_a_bus[7]~reg0.CLK
clk => wraddress_a_bus[8]~reg0.CLK
clk => wraddress_a_bus[9]~reg0.CLK
clk => wraddress_a_bus[10]~reg0.CLK
clk => wraddress_a_bus[11]~reg0.CLK
clk => wraddress_a_bus[12]~reg0.CLK
clk => wraddress_a_bus[13]~reg0.CLK
clk => wraddress_a_bus[14]~reg0.CLK
clk => wraddress_a_bus[15]~reg0.CLK
clk => wraddress_a_bus[16]~reg0.CLK
clk => wraddress_a_bus[17]~reg0.CLK
clk => wraddress_a_bus[18]~reg0.CLK
clk => wraddress_a_bus[19]~reg0.CLK
clk => wraddress_a_bus[20]~reg0.CLK
clk => wraddress_a_bus[21]~reg0.CLK
clk => wraddress_a_bus[22]~reg0.CLK
clk => wraddress_a_bus[23]~reg0.CLK
clk => wraddress_a_bus[24]~reg0.CLK
clk => wraddress_a_bus[25]~reg0.CLK
clk => wraddress_a_bus[26]~reg0.CLK
clk => wraddress_a_bus[27]~reg0.CLK
clk => wraddress_a_bus[28]~reg0.CLK
clk => wraddress_a_bus[29]~reg0.CLK
clk => wraddress_a_bus[30]~reg0.CLK
clk => wraddress_a_bus[31]~reg0.CLK
global_clock_enable => rdaddress_a_bus[0]~reg0.ENA
global_clock_enable => rdaddress_a_bus[1]~reg0.ENA
global_clock_enable => rdaddress_a_bus[2]~reg0.ENA
global_clock_enable => rdaddress_a_bus[3]~reg0.ENA
global_clock_enable => rdaddress_a_bus[4]~reg0.ENA
global_clock_enable => rdaddress_a_bus[5]~reg0.ENA
global_clock_enable => rdaddress_a_bus[6]~reg0.ENA
global_clock_enable => rdaddress_a_bus[7]~reg0.ENA
global_clock_enable => rdaddress_a_bus[8]~reg0.ENA
global_clock_enable => rdaddress_a_bus[9]~reg0.ENA
global_clock_enable => rdaddress_a_bus[10]~reg0.ENA
global_clock_enable => rdaddress_a_bus[11]~reg0.ENA
global_clock_enable => rdaddress_a_bus[12]~reg0.ENA
global_clock_enable => rdaddress_a_bus[13]~reg0.ENA
global_clock_enable => rdaddress_a_bus[14]~reg0.ENA
global_clock_enable => rdaddress_a_bus[15]~reg0.ENA
global_clock_enable => rdaddress_a_bus[16]~reg0.ENA
global_clock_enable => rdaddress_a_bus[17]~reg0.ENA
global_clock_enable => rdaddress_a_bus[18]~reg0.ENA
global_clock_enable => rdaddress_a_bus[19]~reg0.ENA
global_clock_enable => rdaddress_a_bus[20]~reg0.ENA
global_clock_enable => rdaddress_a_bus[21]~reg0.ENA
global_clock_enable => rdaddress_a_bus[22]~reg0.ENA
global_clock_enable => rdaddress_a_bus[23]~reg0.ENA
global_clock_enable => rdaddress_a_bus[24]~reg0.ENA
global_clock_enable => rdaddress_a_bus[25]~reg0.ENA
global_clock_enable => rdaddress_a_bus[26]~reg0.ENA
global_clock_enable => rdaddress_a_bus[27]~reg0.ENA
global_clock_enable => rdaddress_a_bus[28]~reg0.ENA
global_clock_enable => rdaddress_a_bus[29]~reg0.ENA
global_clock_enable => rdaddress_a_bus[30]~reg0.ENA
global_clock_enable => rdaddress_a_bus[31]~reg0.ENA
global_clock_enable => rdaddress_b_bus[0]~reg0.ENA
global_clock_enable => rdaddress_b_bus[1]~reg0.ENA
global_clock_enable => rdaddress_b_bus[2]~reg0.ENA
global_clock_enable => rdaddress_b_bus[3]~reg0.ENA
global_clock_enable => rdaddress_b_bus[4]~reg0.ENA
global_clock_enable => rdaddress_b_bus[5]~reg0.ENA
global_clock_enable => rdaddress_b_bus[6]~reg0.ENA
global_clock_enable => rdaddress_b_bus[7]~reg0.ENA
global_clock_enable => rdaddress_b_bus[8]~reg0.ENA
global_clock_enable => rdaddress_b_bus[9]~reg0.ENA
global_clock_enable => rdaddress_b_bus[10]~reg0.ENA
global_clock_enable => rdaddress_b_bus[11]~reg0.ENA
global_clock_enable => rdaddress_b_bus[12]~reg0.ENA
global_clock_enable => rdaddress_b_bus[13]~reg0.ENA
global_clock_enable => rdaddress_b_bus[14]~reg0.ENA
global_clock_enable => rdaddress_b_bus[15]~reg0.ENA
global_clock_enable => rdaddress_b_bus[16]~reg0.ENA
global_clock_enable => rdaddress_b_bus[17]~reg0.ENA
global_clock_enable => rdaddress_b_bus[18]~reg0.ENA
global_clock_enable => rdaddress_b_bus[19]~reg0.ENA
global_clock_enable => rdaddress_b_bus[20]~reg0.ENA
global_clock_enable => rdaddress_b_bus[21]~reg0.ENA
global_clock_enable => rdaddress_b_bus[22]~reg0.ENA
global_clock_enable => rdaddress_b_bus[23]~reg0.ENA
global_clock_enable => rdaddress_b_bus[24]~reg0.ENA
global_clock_enable => rdaddress_b_bus[25]~reg0.ENA
global_clock_enable => rdaddress_b_bus[26]~reg0.ENA
global_clock_enable => rdaddress_b_bus[27]~reg0.ENA
global_clock_enable => rdaddress_b_bus[28]~reg0.ENA
global_clock_enable => rdaddress_b_bus[29]~reg0.ENA
global_clock_enable => rdaddress_b_bus[30]~reg0.ENA
global_clock_enable => rdaddress_b_bus[31]~reg0.ENA
global_clock_enable => ram_data_out3[0]~reg0.ENA
global_clock_enable => ram_data_out3[1]~reg0.ENA
global_clock_enable => ram_data_out3[2]~reg0.ENA
global_clock_enable => ram_data_out3[3]~reg0.ENA
global_clock_enable => ram_data_out3[4]~reg0.ENA
global_clock_enable => ram_data_out3[5]~reg0.ENA
global_clock_enable => ram_data_out3[6]~reg0.ENA
global_clock_enable => ram_data_out3[7]~reg0.ENA
global_clock_enable => ram_data_out3[8]~reg0.ENA
global_clock_enable => ram_data_out3[9]~reg0.ENA
global_clock_enable => ram_data_out3[10]~reg0.ENA
global_clock_enable => ram_data_out3[11]~reg0.ENA
global_clock_enable => ram_data_out3[12]~reg0.ENA
global_clock_enable => ram_data_out3[13]~reg0.ENA
global_clock_enable => ram_data_out3[14]~reg0.ENA
global_clock_enable => ram_data_out3[15]~reg0.ENA
global_clock_enable => ram_data_out3[16]~reg0.ENA
global_clock_enable => ram_data_out3[17]~reg0.ENA
global_clock_enable => ram_data_out3[18]~reg0.ENA
global_clock_enable => ram_data_out3[19]~reg0.ENA
global_clock_enable => ram_data_out3[20]~reg0.ENA
global_clock_enable => ram_data_out3[21]~reg0.ENA
global_clock_enable => ram_data_out3[22]~reg0.ENA
global_clock_enable => ram_data_out3[23]~reg0.ENA
global_clock_enable => ram_data_out3[24]~reg0.ENA
global_clock_enable => ram_data_out3[25]~reg0.ENA
global_clock_enable => ram_data_out3[26]~reg0.ENA
global_clock_enable => ram_data_out3[27]~reg0.ENA
global_clock_enable => ram_data_out3[28]~reg0.ENA
global_clock_enable => ram_data_out3[29]~reg0.ENA
global_clock_enable => ram_data_out3[30]~reg0.ENA
global_clock_enable => ram_data_out3[31]~reg0.ENA
global_clock_enable => ram_data_out2[0]~reg0.ENA
global_clock_enable => ram_data_out2[1]~reg0.ENA
global_clock_enable => ram_data_out2[2]~reg0.ENA
global_clock_enable => ram_data_out2[3]~reg0.ENA
global_clock_enable => ram_data_out2[4]~reg0.ENA
global_clock_enable => ram_data_out2[5]~reg0.ENA
global_clock_enable => ram_data_out2[6]~reg0.ENA
global_clock_enable => ram_data_out2[7]~reg0.ENA
global_clock_enable => ram_data_out2[8]~reg0.ENA
global_clock_enable => ram_data_out2[9]~reg0.ENA
global_clock_enable => ram_data_out2[10]~reg0.ENA
global_clock_enable => ram_data_out2[11]~reg0.ENA
global_clock_enable => ram_data_out2[12]~reg0.ENA
global_clock_enable => ram_data_out2[13]~reg0.ENA
global_clock_enable => ram_data_out2[14]~reg0.ENA
global_clock_enable => ram_data_out2[15]~reg0.ENA
global_clock_enable => ram_data_out2[16]~reg0.ENA
global_clock_enable => ram_data_out2[17]~reg0.ENA
global_clock_enable => ram_data_out2[18]~reg0.ENA
global_clock_enable => ram_data_out2[19]~reg0.ENA
global_clock_enable => ram_data_out2[20]~reg0.ENA
global_clock_enable => ram_data_out2[21]~reg0.ENA
global_clock_enable => ram_data_out2[22]~reg0.ENA
global_clock_enable => ram_data_out2[23]~reg0.ENA
global_clock_enable => ram_data_out2[24]~reg0.ENA
global_clock_enable => ram_data_out2[25]~reg0.ENA
global_clock_enable => ram_data_out2[26]~reg0.ENA
global_clock_enable => ram_data_out2[27]~reg0.ENA
global_clock_enable => ram_data_out2[28]~reg0.ENA
global_clock_enable => ram_data_out2[29]~reg0.ENA
global_clock_enable => ram_data_out2[30]~reg0.ENA
global_clock_enable => ram_data_out2[31]~reg0.ENA
global_clock_enable => ram_data_out1[0]~reg0.ENA
global_clock_enable => ram_data_out1[1]~reg0.ENA
global_clock_enable => ram_data_out1[2]~reg0.ENA
global_clock_enable => ram_data_out1[3]~reg0.ENA
global_clock_enable => ram_data_out1[4]~reg0.ENA
global_clock_enable => ram_data_out1[5]~reg0.ENA
global_clock_enable => ram_data_out1[6]~reg0.ENA
global_clock_enable => ram_data_out1[7]~reg0.ENA
global_clock_enable => ram_data_out1[8]~reg0.ENA
global_clock_enable => ram_data_out1[9]~reg0.ENA
global_clock_enable => ram_data_out1[10]~reg0.ENA
global_clock_enable => ram_data_out1[11]~reg0.ENA
global_clock_enable => ram_data_out1[12]~reg0.ENA
global_clock_enable => ram_data_out1[13]~reg0.ENA
global_clock_enable => ram_data_out1[14]~reg0.ENA
global_clock_enable => ram_data_out1[15]~reg0.ENA
global_clock_enable => ram_data_out1[16]~reg0.ENA
global_clock_enable => ram_data_out1[17]~reg0.ENA
global_clock_enable => ram_data_out1[18]~reg0.ENA
global_clock_enable => ram_data_out1[19]~reg0.ENA
global_clock_enable => ram_data_out1[20]~reg0.ENA
global_clock_enable => ram_data_out1[21]~reg0.ENA
global_clock_enable => ram_data_out1[22]~reg0.ENA
global_clock_enable => ram_data_out1[23]~reg0.ENA
global_clock_enable => ram_data_out1[24]~reg0.ENA
global_clock_enable => ram_data_out1[25]~reg0.ENA
global_clock_enable => ram_data_out1[26]~reg0.ENA
global_clock_enable => ram_data_out1[27]~reg0.ENA
global_clock_enable => ram_data_out1[28]~reg0.ENA
global_clock_enable => ram_data_out1[29]~reg0.ENA
global_clock_enable => ram_data_out1[30]~reg0.ENA
global_clock_enable => ram_data_out1[31]~reg0.ENA
global_clock_enable => ram_data_out0[0]~reg0.ENA
global_clock_enable => ram_data_out0[1]~reg0.ENA
global_clock_enable => ram_data_out0[2]~reg0.ENA
global_clock_enable => ram_data_out0[3]~reg0.ENA
global_clock_enable => ram_data_out0[4]~reg0.ENA
global_clock_enable => ram_data_out0[5]~reg0.ENA
global_clock_enable => ram_data_out0[6]~reg0.ENA
global_clock_enable => ram_data_out0[7]~reg0.ENA
global_clock_enable => ram_data_out0[8]~reg0.ENA
global_clock_enable => ram_data_out0[9]~reg0.ENA
global_clock_enable => ram_data_out0[10]~reg0.ENA
global_clock_enable => ram_data_out0[11]~reg0.ENA
global_clock_enable => ram_data_out0[12]~reg0.ENA
global_clock_enable => ram_data_out0[13]~reg0.ENA
global_clock_enable => ram_data_out0[14]~reg0.ENA
global_clock_enable => ram_data_out0[15]~reg0.ENA
global_clock_enable => ram_data_out0[16]~reg0.ENA
global_clock_enable => ram_data_out0[17]~reg0.ENA
global_clock_enable => ram_data_out0[18]~reg0.ENA
global_clock_enable => ram_data_out0[19]~reg0.ENA
global_clock_enable => ram_data_out0[20]~reg0.ENA
global_clock_enable => ram_data_out0[21]~reg0.ENA
global_clock_enable => ram_data_out0[22]~reg0.ENA
global_clock_enable => ram_data_out0[23]~reg0.ENA
global_clock_enable => ram_data_out0[24]~reg0.ENA
global_clock_enable => ram_data_out0[25]~reg0.ENA
global_clock_enable => ram_data_out0[26]~reg0.ENA
global_clock_enable => ram_data_out0[27]~reg0.ENA
global_clock_enable => ram_data_out0[28]~reg0.ENA
global_clock_enable => ram_data_out0[29]~reg0.ENA
global_clock_enable => ram_data_out0[30]~reg0.ENA
global_clock_enable => ram_data_out0[31]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[0]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[1]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[2]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[3]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[4]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[5]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[6]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[7]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[8]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[9]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[10]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[11]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[12]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[13]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[14]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[15]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[16]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[17]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[18]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[19]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[20]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[21]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[22]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[23]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[24]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[25]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[26]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[27]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[28]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[29]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[30]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[31]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[32]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[33]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[34]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[35]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[36]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[37]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[38]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[39]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[40]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[41]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[42]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[43]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[44]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[45]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[46]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[47]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[48]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[49]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[50]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[51]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[52]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[53]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[54]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[55]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[56]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[57]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[58]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[59]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[60]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[61]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[62]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[63]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[64]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[65]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[66]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[67]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[68]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[69]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[70]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[71]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[72]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[73]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[74]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[75]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[76]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[77]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[78]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[79]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[80]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[81]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[82]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[83]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[84]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[85]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[86]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[87]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[88]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[89]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[90]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[91]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[92]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[93]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[94]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[95]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[96]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[97]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[98]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[99]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[100]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[101]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[102]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[103]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[104]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[105]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[106]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[107]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[108]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[109]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[110]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[111]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[112]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[113]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[114]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[115]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[116]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[117]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[118]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[119]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[120]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[121]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[122]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[123]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[124]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[125]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[126]~reg0.ENA
global_clock_enable => b_ram_data_in_bus[127]~reg0.ENA
global_clock_enable => wraddress_b_bus[0]~reg0.ENA
global_clock_enable => wraddress_b_bus[1]~reg0.ENA
global_clock_enable => wraddress_b_bus[2]~reg0.ENA
global_clock_enable => wraddress_b_bus[3]~reg0.ENA
global_clock_enable => wraddress_b_bus[4]~reg0.ENA
global_clock_enable => wraddress_b_bus[5]~reg0.ENA
global_clock_enable => wraddress_b_bus[6]~reg0.ENA
global_clock_enable => wraddress_b_bus[7]~reg0.ENA
global_clock_enable => wraddress_b_bus[8]~reg0.ENA
global_clock_enable => wraddress_b_bus[9]~reg0.ENA
global_clock_enable => wraddress_b_bus[10]~reg0.ENA
global_clock_enable => wraddress_b_bus[11]~reg0.ENA
global_clock_enable => wraddress_b_bus[12]~reg0.ENA
global_clock_enable => wraddress_b_bus[13]~reg0.ENA
global_clock_enable => wraddress_b_bus[14]~reg0.ENA
global_clock_enable => wraddress_b_bus[15]~reg0.ENA
global_clock_enable => wraddress_b_bus[16]~reg0.ENA
global_clock_enable => wraddress_b_bus[17]~reg0.ENA
global_clock_enable => wraddress_b_bus[18]~reg0.ENA
global_clock_enable => wraddress_b_bus[19]~reg0.ENA
global_clock_enable => wraddress_b_bus[20]~reg0.ENA
global_clock_enable => wraddress_b_bus[21]~reg0.ENA
global_clock_enable => wraddress_b_bus[22]~reg0.ENA
global_clock_enable => wraddress_b_bus[23]~reg0.ENA
global_clock_enable => wraddress_b_bus[24]~reg0.ENA
global_clock_enable => wraddress_b_bus[25]~reg0.ENA
global_clock_enable => wraddress_b_bus[26]~reg0.ENA
global_clock_enable => wraddress_b_bus[27]~reg0.ENA
global_clock_enable => wraddress_b_bus[28]~reg0.ENA
global_clock_enable => wraddress_b_bus[29]~reg0.ENA
global_clock_enable => wraddress_b_bus[30]~reg0.ENA
global_clock_enable => wraddress_b_bus[31]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[0]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[1]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[2]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[3]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[4]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[5]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[6]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[7]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[8]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[9]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[10]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[11]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[12]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[13]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[14]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[15]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[16]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[17]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[18]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[19]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[20]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[21]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[22]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[23]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[24]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[25]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[26]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[27]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[28]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[29]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[30]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[31]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[32]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[33]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[34]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[35]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[36]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[37]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[38]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[39]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[40]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[41]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[42]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[43]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[44]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[45]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[46]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[47]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[48]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[49]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[50]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[51]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[52]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[53]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[54]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[55]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[56]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[57]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[58]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[59]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[60]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[61]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[62]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[63]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[64]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[65]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[66]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[67]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[68]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[69]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[70]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[71]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[72]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[73]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[74]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[75]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[76]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[77]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[78]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[79]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[80]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[81]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[82]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[83]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[84]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[85]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[86]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[87]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[88]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[89]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[90]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[91]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[92]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[93]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[94]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[95]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[96]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[97]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[98]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[99]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[100]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[101]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[102]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[103]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[104]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[105]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[106]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[107]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[108]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[109]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[110]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[111]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[112]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[113]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[114]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[115]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[116]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[117]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[118]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[119]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[120]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[121]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[122]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[123]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[124]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[125]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[126]~reg0.ENA
global_clock_enable => a_ram_data_in_bus[127]~reg0.ENA
global_clock_enable => wraddress_a_bus[0]~reg0.ENA
global_clock_enable => wraddress_a_bus[1]~reg0.ENA
global_clock_enable => wraddress_a_bus[2]~reg0.ENA
global_clock_enable => wraddress_a_bus[3]~reg0.ENA
global_clock_enable => wraddress_a_bus[4]~reg0.ENA
global_clock_enable => wraddress_a_bus[5]~reg0.ENA
global_clock_enable => wraddress_a_bus[6]~reg0.ENA
global_clock_enable => wraddress_a_bus[7]~reg0.ENA
global_clock_enable => wraddress_a_bus[8]~reg0.ENA
global_clock_enable => wraddress_a_bus[9]~reg0.ENA
global_clock_enable => wraddress_a_bus[10]~reg0.ENA
global_clock_enable => wraddress_a_bus[11]~reg0.ENA
global_clock_enable => wraddress_a_bus[12]~reg0.ENA
global_clock_enable => wraddress_a_bus[13]~reg0.ENA
global_clock_enable => wraddress_a_bus[14]~reg0.ENA
global_clock_enable => wraddress_a_bus[15]~reg0.ENA
global_clock_enable => wraddress_a_bus[16]~reg0.ENA
global_clock_enable => wraddress_a_bus[17]~reg0.ENA
global_clock_enable => wraddress_a_bus[18]~reg0.ENA
global_clock_enable => wraddress_a_bus[19]~reg0.ENA
global_clock_enable => wraddress_a_bus[20]~reg0.ENA
global_clock_enable => wraddress_a_bus[21]~reg0.ENA
global_clock_enable => wraddress_a_bus[22]~reg0.ENA
global_clock_enable => wraddress_a_bus[23]~reg0.ENA
global_clock_enable => wraddress_a_bus[24]~reg0.ENA
global_clock_enable => wraddress_a_bus[25]~reg0.ENA
global_clock_enable => wraddress_a_bus[26]~reg0.ENA
global_clock_enable => wraddress_a_bus[27]~reg0.ENA
global_clock_enable => wraddress_a_bus[28]~reg0.ENA
global_clock_enable => wraddress_a_bus[29]~reg0.ENA
global_clock_enable => wraddress_a_bus[30]~reg0.ENA
global_clock_enable => wraddress_a_bus[31]~reg0.ENA
sel_anb_in => ~NO_FANOUT~
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out0.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out1.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out2.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_ram => ram_data_out3.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_b_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
sel_anb_addr => rdaddress_a_bus.OUTPUTSELECT
data_rdy => ~NO_FANOUT~
wraddr_i0_sw[0] => wraddress_a_bus[24]~reg0.DATAIN
wraddr_i0_sw[1] => wraddress_a_bus[25]~reg0.DATAIN
wraddr_i0_sw[2] => wraddress_a_bus[26]~reg0.DATAIN
wraddr_i0_sw[3] => wraddress_a_bus[27]~reg0.DATAIN
wraddr_i0_sw[4] => wraddress_a_bus[28]~reg0.DATAIN
wraddr_i0_sw[5] => wraddress_a_bus[29]~reg0.DATAIN
wraddr_i0_sw[6] => wraddress_a_bus[30]~reg0.DATAIN
wraddr_i0_sw[7] => wraddress_a_bus[31]~reg0.DATAIN
wraddr_i1_sw[0] => wraddress_a_bus[16]~reg0.DATAIN
wraddr_i1_sw[1] => wraddress_a_bus[17]~reg0.DATAIN
wraddr_i1_sw[2] => wraddress_a_bus[18]~reg0.DATAIN
wraddr_i1_sw[3] => wraddress_a_bus[19]~reg0.DATAIN
wraddr_i1_sw[4] => wraddress_a_bus[20]~reg0.DATAIN
wraddr_i1_sw[5] => wraddress_a_bus[21]~reg0.DATAIN
wraddr_i1_sw[6] => wraddress_a_bus[22]~reg0.DATAIN
wraddr_i1_sw[7] => wraddress_a_bus[23]~reg0.DATAIN
wraddr_i2_sw[0] => wraddress_a_bus[8]~reg0.DATAIN
wraddr_i2_sw[1] => wraddress_a_bus[9]~reg0.DATAIN
wraddr_i2_sw[2] => wraddress_a_bus[10]~reg0.DATAIN
wraddr_i2_sw[3] => wraddress_a_bus[11]~reg0.DATAIN
wraddr_i2_sw[4] => wraddress_a_bus[12]~reg0.DATAIN
wraddr_i2_sw[5] => wraddress_a_bus[13]~reg0.DATAIN
wraddr_i2_sw[6] => wraddress_a_bus[14]~reg0.DATAIN
wraddr_i2_sw[7] => wraddress_a_bus[15]~reg0.DATAIN
wraddr_i3_sw[0] => wraddress_a_bus[0]~reg0.DATAIN
wraddr_i3_sw[1] => wraddress_a_bus[1]~reg0.DATAIN
wraddr_i3_sw[2] => wraddress_a_bus[2]~reg0.DATAIN
wraddr_i3_sw[3] => wraddress_a_bus[3]~reg0.DATAIN
wraddr_i3_sw[4] => wraddress_a_bus[4]~reg0.DATAIN
wraddr_i3_sw[5] => wraddress_a_bus[5]~reg0.DATAIN
wraddr_i3_sw[6] => wraddress_a_bus[6]~reg0.DATAIN
wraddr_i3_sw[7] => wraddress_a_bus[7]~reg0.DATAIN
wraddr0_sw[0] => wraddress_b_bus[24]~reg0.DATAIN
wraddr0_sw[1] => wraddress_b_bus[25]~reg0.DATAIN
wraddr0_sw[2] => wraddress_b_bus[26]~reg0.DATAIN
wraddr0_sw[3] => wraddress_b_bus[27]~reg0.DATAIN
wraddr0_sw[4] => wraddress_b_bus[28]~reg0.DATAIN
wraddr0_sw[5] => wraddress_b_bus[29]~reg0.DATAIN
wraddr0_sw[6] => wraddress_b_bus[30]~reg0.DATAIN
wraddr0_sw[7] => wraddress_b_bus[31]~reg0.DATAIN
wraddr1_sw[0] => wraddress_b_bus[16]~reg0.DATAIN
wraddr1_sw[1] => wraddress_b_bus[17]~reg0.DATAIN
wraddr1_sw[2] => wraddress_b_bus[18]~reg0.DATAIN
wraddr1_sw[3] => wraddress_b_bus[19]~reg0.DATAIN
wraddr1_sw[4] => wraddress_b_bus[20]~reg0.DATAIN
wraddr1_sw[5] => wraddress_b_bus[21]~reg0.DATAIN
wraddr1_sw[6] => wraddress_b_bus[22]~reg0.DATAIN
wraddr1_sw[7] => wraddress_b_bus[23]~reg0.DATAIN
wraddr2_sw[0] => wraddress_b_bus[8]~reg0.DATAIN
wraddr2_sw[1] => wraddress_b_bus[9]~reg0.DATAIN
wraddr2_sw[2] => wraddress_b_bus[10]~reg0.DATAIN
wraddr2_sw[3] => wraddress_b_bus[11]~reg0.DATAIN
wraddr2_sw[4] => wraddress_b_bus[12]~reg0.DATAIN
wraddr2_sw[5] => wraddress_b_bus[13]~reg0.DATAIN
wraddr2_sw[6] => wraddress_b_bus[14]~reg0.DATAIN
wraddr2_sw[7] => wraddress_b_bus[15]~reg0.DATAIN
wraddr3_sw[0] => wraddress_b_bus[0]~reg0.DATAIN
wraddr3_sw[1] => wraddress_b_bus[1]~reg0.DATAIN
wraddr3_sw[2] => wraddress_b_bus[2]~reg0.DATAIN
wraddr3_sw[3] => wraddress_b_bus[3]~reg0.DATAIN
wraddr3_sw[4] => wraddress_b_bus[4]~reg0.DATAIN
wraddr3_sw[5] => wraddress_b_bus[5]~reg0.DATAIN
wraddr3_sw[6] => wraddress_b_bus[6]~reg0.DATAIN
wraddr3_sw[7] => wraddress_b_bus[7]~reg0.DATAIN
rdaddr0_sw[0] => rdaddress_b_bus.DATAB
rdaddr0_sw[0] => rdaddress_a_bus.DATAA
rdaddr0_sw[1] => rdaddress_b_bus.DATAB
rdaddr0_sw[1] => rdaddress_a_bus.DATAA
rdaddr0_sw[2] => rdaddress_b_bus.DATAB
rdaddr0_sw[2] => rdaddress_a_bus.DATAA
rdaddr0_sw[3] => rdaddress_b_bus.DATAB
rdaddr0_sw[3] => rdaddress_a_bus.DATAA
rdaddr0_sw[4] => rdaddress_b_bus.DATAB
rdaddr0_sw[4] => rdaddress_a_bus.DATAA
rdaddr0_sw[5] => rdaddress_b_bus.DATAB
rdaddr0_sw[5] => rdaddress_a_bus.DATAA
rdaddr0_sw[6] => rdaddress_b_bus.DATAB
rdaddr0_sw[6] => rdaddress_a_bus.DATAA
rdaddr0_sw[7] => rdaddress_b_bus.DATAB
rdaddr0_sw[7] => rdaddress_a_bus.DATAA
rdaddr1_sw[0] => rdaddress_b_bus.DATAB
rdaddr1_sw[0] => rdaddress_a_bus.DATAA
rdaddr1_sw[1] => rdaddress_b_bus.DATAB
rdaddr1_sw[1] => rdaddress_a_bus.DATAA
rdaddr1_sw[2] => rdaddress_b_bus.DATAB
rdaddr1_sw[2] => rdaddress_a_bus.DATAA
rdaddr1_sw[3] => rdaddress_b_bus.DATAB
rdaddr1_sw[3] => rdaddress_a_bus.DATAA
rdaddr1_sw[4] => rdaddress_b_bus.DATAB
rdaddr1_sw[4] => rdaddress_a_bus.DATAA
rdaddr1_sw[5] => rdaddress_b_bus.DATAB
rdaddr1_sw[5] => rdaddress_a_bus.DATAA
rdaddr1_sw[6] => rdaddress_b_bus.DATAB
rdaddr1_sw[6] => rdaddress_a_bus.DATAA
rdaddr1_sw[7] => rdaddress_b_bus.DATAB
rdaddr1_sw[7] => rdaddress_a_bus.DATAA
rdaddr2_sw[0] => rdaddress_b_bus.DATAB
rdaddr2_sw[0] => rdaddress_a_bus.DATAA
rdaddr2_sw[1] => rdaddress_b_bus.DATAB
rdaddr2_sw[1] => rdaddress_a_bus.DATAA
rdaddr2_sw[2] => rdaddress_b_bus.DATAB
rdaddr2_sw[2] => rdaddress_a_bus.DATAA
rdaddr2_sw[3] => rdaddress_b_bus.DATAB
rdaddr2_sw[3] => rdaddress_a_bus.DATAA
rdaddr2_sw[4] => rdaddress_b_bus.DATAB
rdaddr2_sw[4] => rdaddress_a_bus.DATAA
rdaddr2_sw[5] => rdaddress_b_bus.DATAB
rdaddr2_sw[5] => rdaddress_a_bus.DATAA
rdaddr2_sw[6] => rdaddress_b_bus.DATAB
rdaddr2_sw[6] => rdaddress_a_bus.DATAA
rdaddr2_sw[7] => rdaddress_b_bus.DATAB
rdaddr2_sw[7] => rdaddress_a_bus.DATAA
rdaddr3_sw[0] => rdaddress_b_bus.DATAB
rdaddr3_sw[0] => rdaddress_a_bus.DATAA
rdaddr3_sw[1] => rdaddress_b_bus.DATAB
rdaddr3_sw[1] => rdaddress_a_bus.DATAA
rdaddr3_sw[2] => rdaddress_b_bus.DATAB
rdaddr3_sw[2] => rdaddress_a_bus.DATAA
rdaddr3_sw[3] => rdaddress_b_bus.DATAB
rdaddr3_sw[3] => rdaddress_a_bus.DATAA
rdaddr3_sw[4] => rdaddress_b_bus.DATAB
rdaddr3_sw[4] => rdaddress_a_bus.DATAA
rdaddr3_sw[5] => rdaddress_b_bus.DATAB
rdaddr3_sw[5] => rdaddress_a_bus.DATAA
rdaddr3_sw[6] => rdaddress_b_bus.DATAB
rdaddr3_sw[6] => rdaddress_a_bus.DATAA
rdaddr3_sw[7] => rdaddress_b_bus.DATAB
rdaddr3_sw[7] => rdaddress_a_bus.DATAA
ram_data_in0_sw[0] => b_ram_data_in_bus[96]~reg0.DATAIN
ram_data_in0_sw[1] => b_ram_data_in_bus[97]~reg0.DATAIN
ram_data_in0_sw[2] => b_ram_data_in_bus[98]~reg0.DATAIN
ram_data_in0_sw[3] => b_ram_data_in_bus[99]~reg0.DATAIN
ram_data_in0_sw[4] => b_ram_data_in_bus[100]~reg0.DATAIN
ram_data_in0_sw[5] => b_ram_data_in_bus[101]~reg0.DATAIN
ram_data_in0_sw[6] => b_ram_data_in_bus[102]~reg0.DATAIN
ram_data_in0_sw[7] => b_ram_data_in_bus[103]~reg0.DATAIN
ram_data_in0_sw[8] => b_ram_data_in_bus[104]~reg0.DATAIN
ram_data_in0_sw[9] => b_ram_data_in_bus[105]~reg0.DATAIN
ram_data_in0_sw[10] => b_ram_data_in_bus[106]~reg0.DATAIN
ram_data_in0_sw[11] => b_ram_data_in_bus[107]~reg0.DATAIN
ram_data_in0_sw[12] => b_ram_data_in_bus[108]~reg0.DATAIN
ram_data_in0_sw[13] => b_ram_data_in_bus[109]~reg0.DATAIN
ram_data_in0_sw[14] => b_ram_data_in_bus[110]~reg0.DATAIN
ram_data_in0_sw[15] => b_ram_data_in_bus[111]~reg0.DATAIN
ram_data_in0_sw[16] => b_ram_data_in_bus[112]~reg0.DATAIN
ram_data_in0_sw[17] => b_ram_data_in_bus[113]~reg0.DATAIN
ram_data_in0_sw[18] => b_ram_data_in_bus[114]~reg0.DATAIN
ram_data_in0_sw[19] => b_ram_data_in_bus[115]~reg0.DATAIN
ram_data_in0_sw[20] => b_ram_data_in_bus[116]~reg0.DATAIN
ram_data_in0_sw[21] => b_ram_data_in_bus[117]~reg0.DATAIN
ram_data_in0_sw[22] => b_ram_data_in_bus[118]~reg0.DATAIN
ram_data_in0_sw[23] => b_ram_data_in_bus[119]~reg0.DATAIN
ram_data_in0_sw[24] => b_ram_data_in_bus[120]~reg0.DATAIN
ram_data_in0_sw[25] => b_ram_data_in_bus[121]~reg0.DATAIN
ram_data_in0_sw[26] => b_ram_data_in_bus[122]~reg0.DATAIN
ram_data_in0_sw[27] => b_ram_data_in_bus[123]~reg0.DATAIN
ram_data_in0_sw[28] => b_ram_data_in_bus[124]~reg0.DATAIN
ram_data_in0_sw[29] => b_ram_data_in_bus[125]~reg0.DATAIN
ram_data_in0_sw[30] => b_ram_data_in_bus[126]~reg0.DATAIN
ram_data_in0_sw[31] => b_ram_data_in_bus[127]~reg0.DATAIN
ram_data_in1_sw[0] => b_ram_data_in_bus[64]~reg0.DATAIN
ram_data_in1_sw[1] => b_ram_data_in_bus[65]~reg0.DATAIN
ram_data_in1_sw[2] => b_ram_data_in_bus[66]~reg0.DATAIN
ram_data_in1_sw[3] => b_ram_data_in_bus[67]~reg0.DATAIN
ram_data_in1_sw[4] => b_ram_data_in_bus[68]~reg0.DATAIN
ram_data_in1_sw[5] => b_ram_data_in_bus[69]~reg0.DATAIN
ram_data_in1_sw[6] => b_ram_data_in_bus[70]~reg0.DATAIN
ram_data_in1_sw[7] => b_ram_data_in_bus[71]~reg0.DATAIN
ram_data_in1_sw[8] => b_ram_data_in_bus[72]~reg0.DATAIN
ram_data_in1_sw[9] => b_ram_data_in_bus[73]~reg0.DATAIN
ram_data_in1_sw[10] => b_ram_data_in_bus[74]~reg0.DATAIN
ram_data_in1_sw[11] => b_ram_data_in_bus[75]~reg0.DATAIN
ram_data_in1_sw[12] => b_ram_data_in_bus[76]~reg0.DATAIN
ram_data_in1_sw[13] => b_ram_data_in_bus[77]~reg0.DATAIN
ram_data_in1_sw[14] => b_ram_data_in_bus[78]~reg0.DATAIN
ram_data_in1_sw[15] => b_ram_data_in_bus[79]~reg0.DATAIN
ram_data_in1_sw[16] => b_ram_data_in_bus[80]~reg0.DATAIN
ram_data_in1_sw[17] => b_ram_data_in_bus[81]~reg0.DATAIN
ram_data_in1_sw[18] => b_ram_data_in_bus[82]~reg0.DATAIN
ram_data_in1_sw[19] => b_ram_data_in_bus[83]~reg0.DATAIN
ram_data_in1_sw[20] => b_ram_data_in_bus[84]~reg0.DATAIN
ram_data_in1_sw[21] => b_ram_data_in_bus[85]~reg0.DATAIN
ram_data_in1_sw[22] => b_ram_data_in_bus[86]~reg0.DATAIN
ram_data_in1_sw[23] => b_ram_data_in_bus[87]~reg0.DATAIN
ram_data_in1_sw[24] => b_ram_data_in_bus[88]~reg0.DATAIN
ram_data_in1_sw[25] => b_ram_data_in_bus[89]~reg0.DATAIN
ram_data_in1_sw[26] => b_ram_data_in_bus[90]~reg0.DATAIN
ram_data_in1_sw[27] => b_ram_data_in_bus[91]~reg0.DATAIN
ram_data_in1_sw[28] => b_ram_data_in_bus[92]~reg0.DATAIN
ram_data_in1_sw[29] => b_ram_data_in_bus[93]~reg0.DATAIN
ram_data_in1_sw[30] => b_ram_data_in_bus[94]~reg0.DATAIN
ram_data_in1_sw[31] => b_ram_data_in_bus[95]~reg0.DATAIN
ram_data_in2_sw[0] => b_ram_data_in_bus[32]~reg0.DATAIN
ram_data_in2_sw[1] => b_ram_data_in_bus[33]~reg0.DATAIN
ram_data_in2_sw[2] => b_ram_data_in_bus[34]~reg0.DATAIN
ram_data_in2_sw[3] => b_ram_data_in_bus[35]~reg0.DATAIN
ram_data_in2_sw[4] => b_ram_data_in_bus[36]~reg0.DATAIN
ram_data_in2_sw[5] => b_ram_data_in_bus[37]~reg0.DATAIN
ram_data_in2_sw[6] => b_ram_data_in_bus[38]~reg0.DATAIN
ram_data_in2_sw[7] => b_ram_data_in_bus[39]~reg0.DATAIN
ram_data_in2_sw[8] => b_ram_data_in_bus[40]~reg0.DATAIN
ram_data_in2_sw[9] => b_ram_data_in_bus[41]~reg0.DATAIN
ram_data_in2_sw[10] => b_ram_data_in_bus[42]~reg0.DATAIN
ram_data_in2_sw[11] => b_ram_data_in_bus[43]~reg0.DATAIN
ram_data_in2_sw[12] => b_ram_data_in_bus[44]~reg0.DATAIN
ram_data_in2_sw[13] => b_ram_data_in_bus[45]~reg0.DATAIN
ram_data_in2_sw[14] => b_ram_data_in_bus[46]~reg0.DATAIN
ram_data_in2_sw[15] => b_ram_data_in_bus[47]~reg0.DATAIN
ram_data_in2_sw[16] => b_ram_data_in_bus[48]~reg0.DATAIN
ram_data_in2_sw[17] => b_ram_data_in_bus[49]~reg0.DATAIN
ram_data_in2_sw[18] => b_ram_data_in_bus[50]~reg0.DATAIN
ram_data_in2_sw[19] => b_ram_data_in_bus[51]~reg0.DATAIN
ram_data_in2_sw[20] => b_ram_data_in_bus[52]~reg0.DATAIN
ram_data_in2_sw[21] => b_ram_data_in_bus[53]~reg0.DATAIN
ram_data_in2_sw[22] => b_ram_data_in_bus[54]~reg0.DATAIN
ram_data_in2_sw[23] => b_ram_data_in_bus[55]~reg0.DATAIN
ram_data_in2_sw[24] => b_ram_data_in_bus[56]~reg0.DATAIN
ram_data_in2_sw[25] => b_ram_data_in_bus[57]~reg0.DATAIN
ram_data_in2_sw[26] => b_ram_data_in_bus[58]~reg0.DATAIN
ram_data_in2_sw[27] => b_ram_data_in_bus[59]~reg0.DATAIN
ram_data_in2_sw[28] => b_ram_data_in_bus[60]~reg0.DATAIN
ram_data_in2_sw[29] => b_ram_data_in_bus[61]~reg0.DATAIN
ram_data_in2_sw[30] => b_ram_data_in_bus[62]~reg0.DATAIN
ram_data_in2_sw[31] => b_ram_data_in_bus[63]~reg0.DATAIN
ram_data_in3_sw[0] => b_ram_data_in_bus[0]~reg0.DATAIN
ram_data_in3_sw[1] => b_ram_data_in_bus[1]~reg0.DATAIN
ram_data_in3_sw[2] => b_ram_data_in_bus[2]~reg0.DATAIN
ram_data_in3_sw[3] => b_ram_data_in_bus[3]~reg0.DATAIN
ram_data_in3_sw[4] => b_ram_data_in_bus[4]~reg0.DATAIN
ram_data_in3_sw[5] => b_ram_data_in_bus[5]~reg0.DATAIN
ram_data_in3_sw[6] => b_ram_data_in_bus[6]~reg0.DATAIN
ram_data_in3_sw[7] => b_ram_data_in_bus[7]~reg0.DATAIN
ram_data_in3_sw[8] => b_ram_data_in_bus[8]~reg0.DATAIN
ram_data_in3_sw[9] => b_ram_data_in_bus[9]~reg0.DATAIN
ram_data_in3_sw[10] => b_ram_data_in_bus[10]~reg0.DATAIN
ram_data_in3_sw[11] => b_ram_data_in_bus[11]~reg0.DATAIN
ram_data_in3_sw[12] => b_ram_data_in_bus[12]~reg0.DATAIN
ram_data_in3_sw[13] => b_ram_data_in_bus[13]~reg0.DATAIN
ram_data_in3_sw[14] => b_ram_data_in_bus[14]~reg0.DATAIN
ram_data_in3_sw[15] => b_ram_data_in_bus[15]~reg0.DATAIN
ram_data_in3_sw[16] => b_ram_data_in_bus[16]~reg0.DATAIN
ram_data_in3_sw[17] => b_ram_data_in_bus[17]~reg0.DATAIN
ram_data_in3_sw[18] => b_ram_data_in_bus[18]~reg0.DATAIN
ram_data_in3_sw[19] => b_ram_data_in_bus[19]~reg0.DATAIN
ram_data_in3_sw[20] => b_ram_data_in_bus[20]~reg0.DATAIN
ram_data_in3_sw[21] => b_ram_data_in_bus[21]~reg0.DATAIN
ram_data_in3_sw[22] => b_ram_data_in_bus[22]~reg0.DATAIN
ram_data_in3_sw[23] => b_ram_data_in_bus[23]~reg0.DATAIN
ram_data_in3_sw[24] => b_ram_data_in_bus[24]~reg0.DATAIN
ram_data_in3_sw[25] => b_ram_data_in_bus[25]~reg0.DATAIN
ram_data_in3_sw[26] => b_ram_data_in_bus[26]~reg0.DATAIN
ram_data_in3_sw[27] => b_ram_data_in_bus[27]~reg0.DATAIN
ram_data_in3_sw[28] => b_ram_data_in_bus[28]~reg0.DATAIN
ram_data_in3_sw[29] => b_ram_data_in_bus[29]~reg0.DATAIN
ram_data_in3_sw[30] => b_ram_data_in_bus[30]~reg0.DATAIN
ram_data_in3_sw[31] => b_ram_data_in_bus[31]~reg0.DATAIN
i_ram_data_in0_sw[0] => a_ram_data_in_bus[96]~reg0.DATAIN
i_ram_data_in0_sw[1] => a_ram_data_in_bus[97]~reg0.DATAIN
i_ram_data_in0_sw[2] => a_ram_data_in_bus[98]~reg0.DATAIN
i_ram_data_in0_sw[3] => a_ram_data_in_bus[99]~reg0.DATAIN
i_ram_data_in0_sw[4] => a_ram_data_in_bus[100]~reg0.DATAIN
i_ram_data_in0_sw[5] => a_ram_data_in_bus[101]~reg0.DATAIN
i_ram_data_in0_sw[6] => a_ram_data_in_bus[102]~reg0.DATAIN
i_ram_data_in0_sw[7] => a_ram_data_in_bus[103]~reg0.DATAIN
i_ram_data_in0_sw[8] => a_ram_data_in_bus[104]~reg0.DATAIN
i_ram_data_in0_sw[9] => a_ram_data_in_bus[105]~reg0.DATAIN
i_ram_data_in0_sw[10] => a_ram_data_in_bus[106]~reg0.DATAIN
i_ram_data_in0_sw[11] => a_ram_data_in_bus[107]~reg0.DATAIN
i_ram_data_in0_sw[12] => a_ram_data_in_bus[108]~reg0.DATAIN
i_ram_data_in0_sw[13] => a_ram_data_in_bus[109]~reg0.DATAIN
i_ram_data_in0_sw[14] => a_ram_data_in_bus[110]~reg0.DATAIN
i_ram_data_in0_sw[15] => a_ram_data_in_bus[111]~reg0.DATAIN
i_ram_data_in0_sw[16] => a_ram_data_in_bus[112]~reg0.DATAIN
i_ram_data_in0_sw[17] => a_ram_data_in_bus[113]~reg0.DATAIN
i_ram_data_in0_sw[18] => a_ram_data_in_bus[114]~reg0.DATAIN
i_ram_data_in0_sw[19] => a_ram_data_in_bus[115]~reg0.DATAIN
i_ram_data_in0_sw[20] => a_ram_data_in_bus[116]~reg0.DATAIN
i_ram_data_in0_sw[21] => a_ram_data_in_bus[117]~reg0.DATAIN
i_ram_data_in0_sw[22] => a_ram_data_in_bus[118]~reg0.DATAIN
i_ram_data_in0_sw[23] => a_ram_data_in_bus[119]~reg0.DATAIN
i_ram_data_in0_sw[24] => a_ram_data_in_bus[120]~reg0.DATAIN
i_ram_data_in0_sw[25] => a_ram_data_in_bus[121]~reg0.DATAIN
i_ram_data_in0_sw[26] => a_ram_data_in_bus[122]~reg0.DATAIN
i_ram_data_in0_sw[27] => a_ram_data_in_bus[123]~reg0.DATAIN
i_ram_data_in0_sw[28] => a_ram_data_in_bus[124]~reg0.DATAIN
i_ram_data_in0_sw[29] => a_ram_data_in_bus[125]~reg0.DATAIN
i_ram_data_in0_sw[30] => a_ram_data_in_bus[126]~reg0.DATAIN
i_ram_data_in0_sw[31] => a_ram_data_in_bus[127]~reg0.DATAIN
i_ram_data_in1_sw[0] => a_ram_data_in_bus[64]~reg0.DATAIN
i_ram_data_in1_sw[1] => a_ram_data_in_bus[65]~reg0.DATAIN
i_ram_data_in1_sw[2] => a_ram_data_in_bus[66]~reg0.DATAIN
i_ram_data_in1_sw[3] => a_ram_data_in_bus[67]~reg0.DATAIN
i_ram_data_in1_sw[4] => a_ram_data_in_bus[68]~reg0.DATAIN
i_ram_data_in1_sw[5] => a_ram_data_in_bus[69]~reg0.DATAIN
i_ram_data_in1_sw[6] => a_ram_data_in_bus[70]~reg0.DATAIN
i_ram_data_in1_sw[7] => a_ram_data_in_bus[71]~reg0.DATAIN
i_ram_data_in1_sw[8] => a_ram_data_in_bus[72]~reg0.DATAIN
i_ram_data_in1_sw[9] => a_ram_data_in_bus[73]~reg0.DATAIN
i_ram_data_in1_sw[10] => a_ram_data_in_bus[74]~reg0.DATAIN
i_ram_data_in1_sw[11] => a_ram_data_in_bus[75]~reg0.DATAIN
i_ram_data_in1_sw[12] => a_ram_data_in_bus[76]~reg0.DATAIN
i_ram_data_in1_sw[13] => a_ram_data_in_bus[77]~reg0.DATAIN
i_ram_data_in1_sw[14] => a_ram_data_in_bus[78]~reg0.DATAIN
i_ram_data_in1_sw[15] => a_ram_data_in_bus[79]~reg0.DATAIN
i_ram_data_in1_sw[16] => a_ram_data_in_bus[80]~reg0.DATAIN
i_ram_data_in1_sw[17] => a_ram_data_in_bus[81]~reg0.DATAIN
i_ram_data_in1_sw[18] => a_ram_data_in_bus[82]~reg0.DATAIN
i_ram_data_in1_sw[19] => a_ram_data_in_bus[83]~reg0.DATAIN
i_ram_data_in1_sw[20] => a_ram_data_in_bus[84]~reg0.DATAIN
i_ram_data_in1_sw[21] => a_ram_data_in_bus[85]~reg0.DATAIN
i_ram_data_in1_sw[22] => a_ram_data_in_bus[86]~reg0.DATAIN
i_ram_data_in1_sw[23] => a_ram_data_in_bus[87]~reg0.DATAIN
i_ram_data_in1_sw[24] => a_ram_data_in_bus[88]~reg0.DATAIN
i_ram_data_in1_sw[25] => a_ram_data_in_bus[89]~reg0.DATAIN
i_ram_data_in1_sw[26] => a_ram_data_in_bus[90]~reg0.DATAIN
i_ram_data_in1_sw[27] => a_ram_data_in_bus[91]~reg0.DATAIN
i_ram_data_in1_sw[28] => a_ram_data_in_bus[92]~reg0.DATAIN
i_ram_data_in1_sw[29] => a_ram_data_in_bus[93]~reg0.DATAIN
i_ram_data_in1_sw[30] => a_ram_data_in_bus[94]~reg0.DATAIN
i_ram_data_in1_sw[31] => a_ram_data_in_bus[95]~reg0.DATAIN
i_ram_data_in2_sw[0] => a_ram_data_in_bus[32]~reg0.DATAIN
i_ram_data_in2_sw[1] => a_ram_data_in_bus[33]~reg0.DATAIN
i_ram_data_in2_sw[2] => a_ram_data_in_bus[34]~reg0.DATAIN
i_ram_data_in2_sw[3] => a_ram_data_in_bus[35]~reg0.DATAIN
i_ram_data_in2_sw[4] => a_ram_data_in_bus[36]~reg0.DATAIN
i_ram_data_in2_sw[5] => a_ram_data_in_bus[37]~reg0.DATAIN
i_ram_data_in2_sw[6] => a_ram_data_in_bus[38]~reg0.DATAIN
i_ram_data_in2_sw[7] => a_ram_data_in_bus[39]~reg0.DATAIN
i_ram_data_in2_sw[8] => a_ram_data_in_bus[40]~reg0.DATAIN
i_ram_data_in2_sw[9] => a_ram_data_in_bus[41]~reg0.DATAIN
i_ram_data_in2_sw[10] => a_ram_data_in_bus[42]~reg0.DATAIN
i_ram_data_in2_sw[11] => a_ram_data_in_bus[43]~reg0.DATAIN
i_ram_data_in2_sw[12] => a_ram_data_in_bus[44]~reg0.DATAIN
i_ram_data_in2_sw[13] => a_ram_data_in_bus[45]~reg0.DATAIN
i_ram_data_in2_sw[14] => a_ram_data_in_bus[46]~reg0.DATAIN
i_ram_data_in2_sw[15] => a_ram_data_in_bus[47]~reg0.DATAIN
i_ram_data_in2_sw[16] => a_ram_data_in_bus[48]~reg0.DATAIN
i_ram_data_in2_sw[17] => a_ram_data_in_bus[49]~reg0.DATAIN
i_ram_data_in2_sw[18] => a_ram_data_in_bus[50]~reg0.DATAIN
i_ram_data_in2_sw[19] => a_ram_data_in_bus[51]~reg0.DATAIN
i_ram_data_in2_sw[20] => a_ram_data_in_bus[52]~reg0.DATAIN
i_ram_data_in2_sw[21] => a_ram_data_in_bus[53]~reg0.DATAIN
i_ram_data_in2_sw[22] => a_ram_data_in_bus[54]~reg0.DATAIN
i_ram_data_in2_sw[23] => a_ram_data_in_bus[55]~reg0.DATAIN
i_ram_data_in2_sw[24] => a_ram_data_in_bus[56]~reg0.DATAIN
i_ram_data_in2_sw[25] => a_ram_data_in_bus[57]~reg0.DATAIN
i_ram_data_in2_sw[26] => a_ram_data_in_bus[58]~reg0.DATAIN
i_ram_data_in2_sw[27] => a_ram_data_in_bus[59]~reg0.DATAIN
i_ram_data_in2_sw[28] => a_ram_data_in_bus[60]~reg0.DATAIN
i_ram_data_in2_sw[29] => a_ram_data_in_bus[61]~reg0.DATAIN
i_ram_data_in2_sw[30] => a_ram_data_in_bus[62]~reg0.DATAIN
i_ram_data_in2_sw[31] => a_ram_data_in_bus[63]~reg0.DATAIN
i_ram_data_in3_sw[0] => a_ram_data_in_bus[0]~reg0.DATAIN
i_ram_data_in3_sw[1] => a_ram_data_in_bus[1]~reg0.DATAIN
i_ram_data_in3_sw[2] => a_ram_data_in_bus[2]~reg0.DATAIN
i_ram_data_in3_sw[3] => a_ram_data_in_bus[3]~reg0.DATAIN
i_ram_data_in3_sw[4] => a_ram_data_in_bus[4]~reg0.DATAIN
i_ram_data_in3_sw[5] => a_ram_data_in_bus[5]~reg0.DATAIN
i_ram_data_in3_sw[6] => a_ram_data_in_bus[6]~reg0.DATAIN
i_ram_data_in3_sw[7] => a_ram_data_in_bus[7]~reg0.DATAIN
i_ram_data_in3_sw[8] => a_ram_data_in_bus[8]~reg0.DATAIN
i_ram_data_in3_sw[9] => a_ram_data_in_bus[9]~reg0.DATAIN
i_ram_data_in3_sw[10] => a_ram_data_in_bus[10]~reg0.DATAIN
i_ram_data_in3_sw[11] => a_ram_data_in_bus[11]~reg0.DATAIN
i_ram_data_in3_sw[12] => a_ram_data_in_bus[12]~reg0.DATAIN
i_ram_data_in3_sw[13] => a_ram_data_in_bus[13]~reg0.DATAIN
i_ram_data_in3_sw[14] => a_ram_data_in_bus[14]~reg0.DATAIN
i_ram_data_in3_sw[15] => a_ram_data_in_bus[15]~reg0.DATAIN
i_ram_data_in3_sw[16] => a_ram_data_in_bus[16]~reg0.DATAIN
i_ram_data_in3_sw[17] => a_ram_data_in_bus[17]~reg0.DATAIN
i_ram_data_in3_sw[18] => a_ram_data_in_bus[18]~reg0.DATAIN
i_ram_data_in3_sw[19] => a_ram_data_in_bus[19]~reg0.DATAIN
i_ram_data_in3_sw[20] => a_ram_data_in_bus[20]~reg0.DATAIN
i_ram_data_in3_sw[21] => a_ram_data_in_bus[21]~reg0.DATAIN
i_ram_data_in3_sw[22] => a_ram_data_in_bus[22]~reg0.DATAIN
i_ram_data_in3_sw[23] => a_ram_data_in_bus[23]~reg0.DATAIN
i_ram_data_in3_sw[24] => a_ram_data_in_bus[24]~reg0.DATAIN
i_ram_data_in3_sw[25] => a_ram_data_in_bus[25]~reg0.DATAIN
i_ram_data_in3_sw[26] => a_ram_data_in_bus[26]~reg0.DATAIN
i_ram_data_in3_sw[27] => a_ram_data_in_bus[27]~reg0.DATAIN
i_ram_data_in3_sw[28] => a_ram_data_in_bus[28]~reg0.DATAIN
i_ram_data_in3_sw[29] => a_ram_data_in_bus[29]~reg0.DATAIN
i_ram_data_in3_sw[30] => a_ram_data_in_bus[30]~reg0.DATAIN
i_ram_data_in3_sw[31] => a_ram_data_in_bus[31]~reg0.DATAIN
a_ram_data_out_bus[0] => ram_data_out3.DATAA
a_ram_data_out_bus[1] => ram_data_out3.DATAA
a_ram_data_out_bus[2] => ram_data_out3.DATAA
a_ram_data_out_bus[3] => ram_data_out3.DATAA
a_ram_data_out_bus[4] => ram_data_out3.DATAA
a_ram_data_out_bus[5] => ram_data_out3.DATAA
a_ram_data_out_bus[6] => ram_data_out3.DATAA
a_ram_data_out_bus[7] => ram_data_out3.DATAA
a_ram_data_out_bus[8] => ram_data_out3.DATAA
a_ram_data_out_bus[9] => ram_data_out3.DATAA
a_ram_data_out_bus[10] => ram_data_out3.DATAA
a_ram_data_out_bus[11] => ram_data_out3.DATAA
a_ram_data_out_bus[12] => ram_data_out3.DATAA
a_ram_data_out_bus[13] => ram_data_out3.DATAA
a_ram_data_out_bus[14] => ram_data_out3.DATAA
a_ram_data_out_bus[15] => ram_data_out3.DATAA
a_ram_data_out_bus[16] => ram_data_out3.DATAA
a_ram_data_out_bus[17] => ram_data_out3.DATAA
a_ram_data_out_bus[18] => ram_data_out3.DATAA
a_ram_data_out_bus[19] => ram_data_out3.DATAA
a_ram_data_out_bus[20] => ram_data_out3.DATAA
a_ram_data_out_bus[21] => ram_data_out3.DATAA
a_ram_data_out_bus[22] => ram_data_out3.DATAA
a_ram_data_out_bus[23] => ram_data_out3.DATAA
a_ram_data_out_bus[24] => ram_data_out3.DATAA
a_ram_data_out_bus[25] => ram_data_out3.DATAA
a_ram_data_out_bus[26] => ram_data_out3.DATAA
a_ram_data_out_bus[27] => ram_data_out3.DATAA
a_ram_data_out_bus[28] => ram_data_out3.DATAA
a_ram_data_out_bus[29] => ram_data_out3.DATAA
a_ram_data_out_bus[30] => ram_data_out3.DATAA
a_ram_data_out_bus[31] => ram_data_out3.DATAA
a_ram_data_out_bus[32] => ram_data_out2.DATAA
a_ram_data_out_bus[33] => ram_data_out2.DATAA
a_ram_data_out_bus[34] => ram_data_out2.DATAA
a_ram_data_out_bus[35] => ram_data_out2.DATAA
a_ram_data_out_bus[36] => ram_data_out2.DATAA
a_ram_data_out_bus[37] => ram_data_out2.DATAA
a_ram_data_out_bus[38] => ram_data_out2.DATAA
a_ram_data_out_bus[39] => ram_data_out2.DATAA
a_ram_data_out_bus[40] => ram_data_out2.DATAA
a_ram_data_out_bus[41] => ram_data_out2.DATAA
a_ram_data_out_bus[42] => ram_data_out2.DATAA
a_ram_data_out_bus[43] => ram_data_out2.DATAA
a_ram_data_out_bus[44] => ram_data_out2.DATAA
a_ram_data_out_bus[45] => ram_data_out2.DATAA
a_ram_data_out_bus[46] => ram_data_out2.DATAA
a_ram_data_out_bus[47] => ram_data_out2.DATAA
a_ram_data_out_bus[48] => ram_data_out2.DATAA
a_ram_data_out_bus[49] => ram_data_out2.DATAA
a_ram_data_out_bus[50] => ram_data_out2.DATAA
a_ram_data_out_bus[51] => ram_data_out2.DATAA
a_ram_data_out_bus[52] => ram_data_out2.DATAA
a_ram_data_out_bus[53] => ram_data_out2.DATAA
a_ram_data_out_bus[54] => ram_data_out2.DATAA
a_ram_data_out_bus[55] => ram_data_out2.DATAA
a_ram_data_out_bus[56] => ram_data_out2.DATAA
a_ram_data_out_bus[57] => ram_data_out2.DATAA
a_ram_data_out_bus[58] => ram_data_out2.DATAA
a_ram_data_out_bus[59] => ram_data_out2.DATAA
a_ram_data_out_bus[60] => ram_data_out2.DATAA
a_ram_data_out_bus[61] => ram_data_out2.DATAA
a_ram_data_out_bus[62] => ram_data_out2.DATAA
a_ram_data_out_bus[63] => ram_data_out2.DATAA
a_ram_data_out_bus[64] => ram_data_out1.DATAA
a_ram_data_out_bus[65] => ram_data_out1.DATAA
a_ram_data_out_bus[66] => ram_data_out1.DATAA
a_ram_data_out_bus[67] => ram_data_out1.DATAA
a_ram_data_out_bus[68] => ram_data_out1.DATAA
a_ram_data_out_bus[69] => ram_data_out1.DATAA
a_ram_data_out_bus[70] => ram_data_out1.DATAA
a_ram_data_out_bus[71] => ram_data_out1.DATAA
a_ram_data_out_bus[72] => ram_data_out1.DATAA
a_ram_data_out_bus[73] => ram_data_out1.DATAA
a_ram_data_out_bus[74] => ram_data_out1.DATAA
a_ram_data_out_bus[75] => ram_data_out1.DATAA
a_ram_data_out_bus[76] => ram_data_out1.DATAA
a_ram_data_out_bus[77] => ram_data_out1.DATAA
a_ram_data_out_bus[78] => ram_data_out1.DATAA
a_ram_data_out_bus[79] => ram_data_out1.DATAA
a_ram_data_out_bus[80] => ram_data_out1.DATAA
a_ram_data_out_bus[81] => ram_data_out1.DATAA
a_ram_data_out_bus[82] => ram_data_out1.DATAA
a_ram_data_out_bus[83] => ram_data_out1.DATAA
a_ram_data_out_bus[84] => ram_data_out1.DATAA
a_ram_data_out_bus[85] => ram_data_out1.DATAA
a_ram_data_out_bus[86] => ram_data_out1.DATAA
a_ram_data_out_bus[87] => ram_data_out1.DATAA
a_ram_data_out_bus[88] => ram_data_out1.DATAA
a_ram_data_out_bus[89] => ram_data_out1.DATAA
a_ram_data_out_bus[90] => ram_data_out1.DATAA
a_ram_data_out_bus[91] => ram_data_out1.DATAA
a_ram_data_out_bus[92] => ram_data_out1.DATAA
a_ram_data_out_bus[93] => ram_data_out1.DATAA
a_ram_data_out_bus[94] => ram_data_out1.DATAA
a_ram_data_out_bus[95] => ram_data_out1.DATAA
a_ram_data_out_bus[96] => ram_data_out0.DATAA
a_ram_data_out_bus[97] => ram_data_out0.DATAA
a_ram_data_out_bus[98] => ram_data_out0.DATAA
a_ram_data_out_bus[99] => ram_data_out0.DATAA
a_ram_data_out_bus[100] => ram_data_out0.DATAA
a_ram_data_out_bus[101] => ram_data_out0.DATAA
a_ram_data_out_bus[102] => ram_data_out0.DATAA
a_ram_data_out_bus[103] => ram_data_out0.DATAA
a_ram_data_out_bus[104] => ram_data_out0.DATAA
a_ram_data_out_bus[105] => ram_data_out0.DATAA
a_ram_data_out_bus[106] => ram_data_out0.DATAA
a_ram_data_out_bus[107] => ram_data_out0.DATAA
a_ram_data_out_bus[108] => ram_data_out0.DATAA
a_ram_data_out_bus[109] => ram_data_out0.DATAA
a_ram_data_out_bus[110] => ram_data_out0.DATAA
a_ram_data_out_bus[111] => ram_data_out0.DATAA
a_ram_data_out_bus[112] => ram_data_out0.DATAA
a_ram_data_out_bus[113] => ram_data_out0.DATAA
a_ram_data_out_bus[114] => ram_data_out0.DATAA
a_ram_data_out_bus[115] => ram_data_out0.DATAA
a_ram_data_out_bus[116] => ram_data_out0.DATAA
a_ram_data_out_bus[117] => ram_data_out0.DATAA
a_ram_data_out_bus[118] => ram_data_out0.DATAA
a_ram_data_out_bus[119] => ram_data_out0.DATAA
a_ram_data_out_bus[120] => ram_data_out0.DATAA
a_ram_data_out_bus[121] => ram_data_out0.DATAA
a_ram_data_out_bus[122] => ram_data_out0.DATAA
a_ram_data_out_bus[123] => ram_data_out0.DATAA
a_ram_data_out_bus[124] => ram_data_out0.DATAA
a_ram_data_out_bus[125] => ram_data_out0.DATAA
a_ram_data_out_bus[126] => ram_data_out0.DATAA
a_ram_data_out_bus[127] => ram_data_out0.DATAA
b_ram_data_out_bus[0] => ram_data_out3.DATAB
b_ram_data_out_bus[1] => ram_data_out3.DATAB
b_ram_data_out_bus[2] => ram_data_out3.DATAB
b_ram_data_out_bus[3] => ram_data_out3.DATAB
b_ram_data_out_bus[4] => ram_data_out3.DATAB
b_ram_data_out_bus[5] => ram_data_out3.DATAB
b_ram_data_out_bus[6] => ram_data_out3.DATAB
b_ram_data_out_bus[7] => ram_data_out3.DATAB
b_ram_data_out_bus[8] => ram_data_out3.DATAB
b_ram_data_out_bus[9] => ram_data_out3.DATAB
b_ram_data_out_bus[10] => ram_data_out3.DATAB
b_ram_data_out_bus[11] => ram_data_out3.DATAB
b_ram_data_out_bus[12] => ram_data_out3.DATAB
b_ram_data_out_bus[13] => ram_data_out3.DATAB
b_ram_data_out_bus[14] => ram_data_out3.DATAB
b_ram_data_out_bus[15] => ram_data_out3.DATAB
b_ram_data_out_bus[16] => ram_data_out3.DATAB
b_ram_data_out_bus[17] => ram_data_out3.DATAB
b_ram_data_out_bus[18] => ram_data_out3.DATAB
b_ram_data_out_bus[19] => ram_data_out3.DATAB
b_ram_data_out_bus[20] => ram_data_out3.DATAB
b_ram_data_out_bus[21] => ram_data_out3.DATAB
b_ram_data_out_bus[22] => ram_data_out3.DATAB
b_ram_data_out_bus[23] => ram_data_out3.DATAB
b_ram_data_out_bus[24] => ram_data_out3.DATAB
b_ram_data_out_bus[25] => ram_data_out3.DATAB
b_ram_data_out_bus[26] => ram_data_out3.DATAB
b_ram_data_out_bus[27] => ram_data_out3.DATAB
b_ram_data_out_bus[28] => ram_data_out3.DATAB
b_ram_data_out_bus[29] => ram_data_out3.DATAB
b_ram_data_out_bus[30] => ram_data_out3.DATAB
b_ram_data_out_bus[31] => ram_data_out3.DATAB
b_ram_data_out_bus[32] => ram_data_out2.DATAB
b_ram_data_out_bus[33] => ram_data_out2.DATAB
b_ram_data_out_bus[34] => ram_data_out2.DATAB
b_ram_data_out_bus[35] => ram_data_out2.DATAB
b_ram_data_out_bus[36] => ram_data_out2.DATAB
b_ram_data_out_bus[37] => ram_data_out2.DATAB
b_ram_data_out_bus[38] => ram_data_out2.DATAB
b_ram_data_out_bus[39] => ram_data_out2.DATAB
b_ram_data_out_bus[40] => ram_data_out2.DATAB
b_ram_data_out_bus[41] => ram_data_out2.DATAB
b_ram_data_out_bus[42] => ram_data_out2.DATAB
b_ram_data_out_bus[43] => ram_data_out2.DATAB
b_ram_data_out_bus[44] => ram_data_out2.DATAB
b_ram_data_out_bus[45] => ram_data_out2.DATAB
b_ram_data_out_bus[46] => ram_data_out2.DATAB
b_ram_data_out_bus[47] => ram_data_out2.DATAB
b_ram_data_out_bus[48] => ram_data_out2.DATAB
b_ram_data_out_bus[49] => ram_data_out2.DATAB
b_ram_data_out_bus[50] => ram_data_out2.DATAB
b_ram_data_out_bus[51] => ram_data_out2.DATAB
b_ram_data_out_bus[52] => ram_data_out2.DATAB
b_ram_data_out_bus[53] => ram_data_out2.DATAB
b_ram_data_out_bus[54] => ram_data_out2.DATAB
b_ram_data_out_bus[55] => ram_data_out2.DATAB
b_ram_data_out_bus[56] => ram_data_out2.DATAB
b_ram_data_out_bus[57] => ram_data_out2.DATAB
b_ram_data_out_bus[58] => ram_data_out2.DATAB
b_ram_data_out_bus[59] => ram_data_out2.DATAB
b_ram_data_out_bus[60] => ram_data_out2.DATAB
b_ram_data_out_bus[61] => ram_data_out2.DATAB
b_ram_data_out_bus[62] => ram_data_out2.DATAB
b_ram_data_out_bus[63] => ram_data_out2.DATAB
b_ram_data_out_bus[64] => ram_data_out1.DATAB
b_ram_data_out_bus[65] => ram_data_out1.DATAB
b_ram_data_out_bus[66] => ram_data_out1.DATAB
b_ram_data_out_bus[67] => ram_data_out1.DATAB
b_ram_data_out_bus[68] => ram_data_out1.DATAB
b_ram_data_out_bus[69] => ram_data_out1.DATAB
b_ram_data_out_bus[70] => ram_data_out1.DATAB
b_ram_data_out_bus[71] => ram_data_out1.DATAB
b_ram_data_out_bus[72] => ram_data_out1.DATAB
b_ram_data_out_bus[73] => ram_data_out1.DATAB
b_ram_data_out_bus[74] => ram_data_out1.DATAB
b_ram_data_out_bus[75] => ram_data_out1.DATAB
b_ram_data_out_bus[76] => ram_data_out1.DATAB
b_ram_data_out_bus[77] => ram_data_out1.DATAB
b_ram_data_out_bus[78] => ram_data_out1.DATAB
b_ram_data_out_bus[79] => ram_data_out1.DATAB
b_ram_data_out_bus[80] => ram_data_out1.DATAB
b_ram_data_out_bus[81] => ram_data_out1.DATAB
b_ram_data_out_bus[82] => ram_data_out1.DATAB
b_ram_data_out_bus[83] => ram_data_out1.DATAB
b_ram_data_out_bus[84] => ram_data_out1.DATAB
b_ram_data_out_bus[85] => ram_data_out1.DATAB
b_ram_data_out_bus[86] => ram_data_out1.DATAB
b_ram_data_out_bus[87] => ram_data_out1.DATAB
b_ram_data_out_bus[88] => ram_data_out1.DATAB
b_ram_data_out_bus[89] => ram_data_out1.DATAB
b_ram_data_out_bus[90] => ram_data_out1.DATAB
b_ram_data_out_bus[91] => ram_data_out1.DATAB
b_ram_data_out_bus[92] => ram_data_out1.DATAB
b_ram_data_out_bus[93] => ram_data_out1.DATAB
b_ram_data_out_bus[94] => ram_data_out1.DATAB
b_ram_data_out_bus[95] => ram_data_out1.DATAB
b_ram_data_out_bus[96] => ram_data_out0.DATAB
b_ram_data_out_bus[97] => ram_data_out0.DATAB
b_ram_data_out_bus[98] => ram_data_out0.DATAB
b_ram_data_out_bus[99] => ram_data_out0.DATAB
b_ram_data_out_bus[100] => ram_data_out0.DATAB
b_ram_data_out_bus[101] => ram_data_out0.DATAB
b_ram_data_out_bus[102] => ram_data_out0.DATAB
b_ram_data_out_bus[103] => ram_data_out0.DATAB
b_ram_data_out_bus[104] => ram_data_out0.DATAB
b_ram_data_out_bus[105] => ram_data_out0.DATAB
b_ram_data_out_bus[106] => ram_data_out0.DATAB
b_ram_data_out_bus[107] => ram_data_out0.DATAB
b_ram_data_out_bus[108] => ram_data_out0.DATAB
b_ram_data_out_bus[109] => ram_data_out0.DATAB
b_ram_data_out_bus[110] => ram_data_out0.DATAB
b_ram_data_out_bus[111] => ram_data_out0.DATAB
b_ram_data_out_bus[112] => ram_data_out0.DATAB
b_ram_data_out_bus[113] => ram_data_out0.DATAB
b_ram_data_out_bus[114] => ram_data_out0.DATAB
b_ram_data_out_bus[115] => ram_data_out0.DATAB
b_ram_data_out_bus[116] => ram_data_out0.DATAB
b_ram_data_out_bus[117] => ram_data_out0.DATAB
b_ram_data_out_bus[118] => ram_data_out0.DATAB
b_ram_data_out_bus[119] => ram_data_out0.DATAB
b_ram_data_out_bus[120] => ram_data_out0.DATAB
b_ram_data_out_bus[121] => ram_data_out0.DATAB
b_ram_data_out_bus[122] => ram_data_out0.DATAB
b_ram_data_out_bus[123] => ram_data_out0.DATAB
b_ram_data_out_bus[124] => ram_data_out0.DATAB
b_ram_data_out_bus[125] => ram_data_out0.DATAB
b_ram_data_out_bus[126] => ram_data_out0.DATAB
b_ram_data_out_bus[127] => ram_data_out0.DATAB
a_ram_data_in_bus[0] <= a_ram_data_in_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[1] <= a_ram_data_in_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[2] <= a_ram_data_in_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[3] <= a_ram_data_in_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[4] <= a_ram_data_in_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[5] <= a_ram_data_in_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[6] <= a_ram_data_in_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[7] <= a_ram_data_in_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[8] <= a_ram_data_in_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[9] <= a_ram_data_in_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[10] <= a_ram_data_in_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[11] <= a_ram_data_in_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[12] <= a_ram_data_in_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[13] <= a_ram_data_in_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[14] <= a_ram_data_in_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[15] <= a_ram_data_in_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[16] <= a_ram_data_in_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[17] <= a_ram_data_in_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[18] <= a_ram_data_in_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[19] <= a_ram_data_in_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[20] <= a_ram_data_in_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[21] <= a_ram_data_in_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[22] <= a_ram_data_in_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[23] <= a_ram_data_in_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[24] <= a_ram_data_in_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[25] <= a_ram_data_in_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[26] <= a_ram_data_in_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[27] <= a_ram_data_in_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[28] <= a_ram_data_in_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[29] <= a_ram_data_in_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[30] <= a_ram_data_in_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[31] <= a_ram_data_in_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[32] <= a_ram_data_in_bus[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[33] <= a_ram_data_in_bus[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[34] <= a_ram_data_in_bus[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[35] <= a_ram_data_in_bus[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[36] <= a_ram_data_in_bus[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[37] <= a_ram_data_in_bus[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[38] <= a_ram_data_in_bus[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[39] <= a_ram_data_in_bus[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[40] <= a_ram_data_in_bus[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[41] <= a_ram_data_in_bus[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[42] <= a_ram_data_in_bus[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[43] <= a_ram_data_in_bus[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[44] <= a_ram_data_in_bus[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[45] <= a_ram_data_in_bus[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[46] <= a_ram_data_in_bus[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[47] <= a_ram_data_in_bus[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[48] <= a_ram_data_in_bus[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[49] <= a_ram_data_in_bus[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[50] <= a_ram_data_in_bus[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[51] <= a_ram_data_in_bus[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[52] <= a_ram_data_in_bus[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[53] <= a_ram_data_in_bus[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[54] <= a_ram_data_in_bus[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[55] <= a_ram_data_in_bus[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[56] <= a_ram_data_in_bus[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[57] <= a_ram_data_in_bus[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[58] <= a_ram_data_in_bus[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[59] <= a_ram_data_in_bus[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[60] <= a_ram_data_in_bus[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[61] <= a_ram_data_in_bus[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[62] <= a_ram_data_in_bus[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[63] <= a_ram_data_in_bus[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[64] <= a_ram_data_in_bus[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[65] <= a_ram_data_in_bus[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[66] <= a_ram_data_in_bus[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[67] <= a_ram_data_in_bus[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[68] <= a_ram_data_in_bus[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[69] <= a_ram_data_in_bus[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[70] <= a_ram_data_in_bus[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[71] <= a_ram_data_in_bus[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[72] <= a_ram_data_in_bus[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[73] <= a_ram_data_in_bus[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[74] <= a_ram_data_in_bus[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[75] <= a_ram_data_in_bus[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[76] <= a_ram_data_in_bus[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[77] <= a_ram_data_in_bus[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[78] <= a_ram_data_in_bus[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[79] <= a_ram_data_in_bus[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[80] <= a_ram_data_in_bus[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[81] <= a_ram_data_in_bus[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[82] <= a_ram_data_in_bus[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[83] <= a_ram_data_in_bus[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[84] <= a_ram_data_in_bus[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[85] <= a_ram_data_in_bus[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[86] <= a_ram_data_in_bus[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[87] <= a_ram_data_in_bus[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[88] <= a_ram_data_in_bus[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[89] <= a_ram_data_in_bus[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[90] <= a_ram_data_in_bus[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[91] <= a_ram_data_in_bus[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[92] <= a_ram_data_in_bus[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[93] <= a_ram_data_in_bus[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[94] <= a_ram_data_in_bus[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[95] <= a_ram_data_in_bus[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[96] <= a_ram_data_in_bus[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[97] <= a_ram_data_in_bus[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[98] <= a_ram_data_in_bus[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[99] <= a_ram_data_in_bus[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[100] <= a_ram_data_in_bus[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[101] <= a_ram_data_in_bus[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[102] <= a_ram_data_in_bus[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[103] <= a_ram_data_in_bus[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[104] <= a_ram_data_in_bus[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[105] <= a_ram_data_in_bus[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[106] <= a_ram_data_in_bus[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[107] <= a_ram_data_in_bus[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[108] <= a_ram_data_in_bus[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[109] <= a_ram_data_in_bus[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[110] <= a_ram_data_in_bus[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[111] <= a_ram_data_in_bus[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[112] <= a_ram_data_in_bus[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[113] <= a_ram_data_in_bus[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[114] <= a_ram_data_in_bus[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[115] <= a_ram_data_in_bus[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[116] <= a_ram_data_in_bus[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[117] <= a_ram_data_in_bus[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[118] <= a_ram_data_in_bus[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[119] <= a_ram_data_in_bus[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[120] <= a_ram_data_in_bus[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[121] <= a_ram_data_in_bus[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[122] <= a_ram_data_in_bus[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[123] <= a_ram_data_in_bus[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[124] <= a_ram_data_in_bus[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[125] <= a_ram_data_in_bus[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[126] <= a_ram_data_in_bus[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_ram_data_in_bus[127] <= a_ram_data_in_bus[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[0] <= b_ram_data_in_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[1] <= b_ram_data_in_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[2] <= b_ram_data_in_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[3] <= b_ram_data_in_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[4] <= b_ram_data_in_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[5] <= b_ram_data_in_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[6] <= b_ram_data_in_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[7] <= b_ram_data_in_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[8] <= b_ram_data_in_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[9] <= b_ram_data_in_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[10] <= b_ram_data_in_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[11] <= b_ram_data_in_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[12] <= b_ram_data_in_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[13] <= b_ram_data_in_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[14] <= b_ram_data_in_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[15] <= b_ram_data_in_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[16] <= b_ram_data_in_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[17] <= b_ram_data_in_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[18] <= b_ram_data_in_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[19] <= b_ram_data_in_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[20] <= b_ram_data_in_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[21] <= b_ram_data_in_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[22] <= b_ram_data_in_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[23] <= b_ram_data_in_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[24] <= b_ram_data_in_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[25] <= b_ram_data_in_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[26] <= b_ram_data_in_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[27] <= b_ram_data_in_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[28] <= b_ram_data_in_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[29] <= b_ram_data_in_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[30] <= b_ram_data_in_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[31] <= b_ram_data_in_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[32] <= b_ram_data_in_bus[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[33] <= b_ram_data_in_bus[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[34] <= b_ram_data_in_bus[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[35] <= b_ram_data_in_bus[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[36] <= b_ram_data_in_bus[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[37] <= b_ram_data_in_bus[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[38] <= b_ram_data_in_bus[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[39] <= b_ram_data_in_bus[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[40] <= b_ram_data_in_bus[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[41] <= b_ram_data_in_bus[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[42] <= b_ram_data_in_bus[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[43] <= b_ram_data_in_bus[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[44] <= b_ram_data_in_bus[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[45] <= b_ram_data_in_bus[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[46] <= b_ram_data_in_bus[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[47] <= b_ram_data_in_bus[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[48] <= b_ram_data_in_bus[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[49] <= b_ram_data_in_bus[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[50] <= b_ram_data_in_bus[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[51] <= b_ram_data_in_bus[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[52] <= b_ram_data_in_bus[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[53] <= b_ram_data_in_bus[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[54] <= b_ram_data_in_bus[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[55] <= b_ram_data_in_bus[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[56] <= b_ram_data_in_bus[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[57] <= b_ram_data_in_bus[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[58] <= b_ram_data_in_bus[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[59] <= b_ram_data_in_bus[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[60] <= b_ram_data_in_bus[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[61] <= b_ram_data_in_bus[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[62] <= b_ram_data_in_bus[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[63] <= b_ram_data_in_bus[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[64] <= b_ram_data_in_bus[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[65] <= b_ram_data_in_bus[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[66] <= b_ram_data_in_bus[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[67] <= b_ram_data_in_bus[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[68] <= b_ram_data_in_bus[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[69] <= b_ram_data_in_bus[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[70] <= b_ram_data_in_bus[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[71] <= b_ram_data_in_bus[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[72] <= b_ram_data_in_bus[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[73] <= b_ram_data_in_bus[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[74] <= b_ram_data_in_bus[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[75] <= b_ram_data_in_bus[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[76] <= b_ram_data_in_bus[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[77] <= b_ram_data_in_bus[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[78] <= b_ram_data_in_bus[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[79] <= b_ram_data_in_bus[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[80] <= b_ram_data_in_bus[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[81] <= b_ram_data_in_bus[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[82] <= b_ram_data_in_bus[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[83] <= b_ram_data_in_bus[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[84] <= b_ram_data_in_bus[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[85] <= b_ram_data_in_bus[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[86] <= b_ram_data_in_bus[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[87] <= b_ram_data_in_bus[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[88] <= b_ram_data_in_bus[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[89] <= b_ram_data_in_bus[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[90] <= b_ram_data_in_bus[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[91] <= b_ram_data_in_bus[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[92] <= b_ram_data_in_bus[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[93] <= b_ram_data_in_bus[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[94] <= b_ram_data_in_bus[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[95] <= b_ram_data_in_bus[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[96] <= b_ram_data_in_bus[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[97] <= b_ram_data_in_bus[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[98] <= b_ram_data_in_bus[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[99] <= b_ram_data_in_bus[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[100] <= b_ram_data_in_bus[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[101] <= b_ram_data_in_bus[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[102] <= b_ram_data_in_bus[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[103] <= b_ram_data_in_bus[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[104] <= b_ram_data_in_bus[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[105] <= b_ram_data_in_bus[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[106] <= b_ram_data_in_bus[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[107] <= b_ram_data_in_bus[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[108] <= b_ram_data_in_bus[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[109] <= b_ram_data_in_bus[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[110] <= b_ram_data_in_bus[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[111] <= b_ram_data_in_bus[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[112] <= b_ram_data_in_bus[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[113] <= b_ram_data_in_bus[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[114] <= b_ram_data_in_bus[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[115] <= b_ram_data_in_bus[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[116] <= b_ram_data_in_bus[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[117] <= b_ram_data_in_bus[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[118] <= b_ram_data_in_bus[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[119] <= b_ram_data_in_bus[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[120] <= b_ram_data_in_bus[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[121] <= b_ram_data_in_bus[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[122] <= b_ram_data_in_bus[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[123] <= b_ram_data_in_bus[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[124] <= b_ram_data_in_bus[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[125] <= b_ram_data_in_bus[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[126] <= b_ram_data_in_bus[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_ram_data_in_bus[127] <= b_ram_data_in_bus[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[0] <= wraddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[1] <= wraddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[2] <= wraddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[3] <= wraddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[4] <= wraddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[5] <= wraddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[6] <= wraddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[7] <= wraddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[8] <= wraddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[9] <= wraddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[10] <= wraddress_a_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[11] <= wraddress_a_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[12] <= wraddress_a_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[13] <= wraddress_a_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[14] <= wraddress_a_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[15] <= wraddress_a_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[16] <= wraddress_a_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[17] <= wraddress_a_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[18] <= wraddress_a_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[19] <= wraddress_a_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[20] <= wraddress_a_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[21] <= wraddress_a_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[22] <= wraddress_a_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[23] <= wraddress_a_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[24] <= wraddress_a_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[25] <= wraddress_a_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[26] <= wraddress_a_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[27] <= wraddress_a_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[28] <= wraddress_a_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[29] <= wraddress_a_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[30] <= wraddress_a_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_a_bus[31] <= wraddress_a_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[0] <= wraddress_b_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[1] <= wraddress_b_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[2] <= wraddress_b_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[3] <= wraddress_b_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[4] <= wraddress_b_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[5] <= wraddress_b_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[6] <= wraddress_b_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[7] <= wraddress_b_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[8] <= wraddress_b_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[9] <= wraddress_b_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[10] <= wraddress_b_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[11] <= wraddress_b_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[12] <= wraddress_b_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[13] <= wraddress_b_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[14] <= wraddress_b_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[15] <= wraddress_b_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[16] <= wraddress_b_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[17] <= wraddress_b_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[18] <= wraddress_b_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[19] <= wraddress_b_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[20] <= wraddress_b_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[21] <= wraddress_b_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[22] <= wraddress_b_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[23] <= wraddress_b_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[24] <= wraddress_b_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[25] <= wraddress_b_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[26] <= wraddress_b_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[27] <= wraddress_b_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[28] <= wraddress_b_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[29] <= wraddress_b_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[30] <= wraddress_b_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wraddress_b_bus[31] <= wraddress_b_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[0] <= rdaddress_a_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[1] <= rdaddress_a_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[2] <= rdaddress_a_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[3] <= rdaddress_a_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[4] <= rdaddress_a_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[5] <= rdaddress_a_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[6] <= rdaddress_a_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[7] <= rdaddress_a_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[8] <= rdaddress_a_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[9] <= rdaddress_a_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[10] <= rdaddress_a_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[11] <= rdaddress_a_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[12] <= rdaddress_a_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[13] <= rdaddress_a_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[14] <= rdaddress_a_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[15] <= rdaddress_a_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[16] <= rdaddress_a_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[17] <= rdaddress_a_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[18] <= rdaddress_a_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[19] <= rdaddress_a_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[20] <= rdaddress_a_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[21] <= rdaddress_a_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[22] <= rdaddress_a_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[23] <= rdaddress_a_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[24] <= rdaddress_a_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[25] <= rdaddress_a_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[26] <= rdaddress_a_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[27] <= rdaddress_a_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[28] <= rdaddress_a_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[29] <= rdaddress_a_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[30] <= rdaddress_a_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_a_bus[31] <= rdaddress_a_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[0] <= rdaddress_b_bus[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[1] <= rdaddress_b_bus[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[2] <= rdaddress_b_bus[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[3] <= rdaddress_b_bus[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[4] <= rdaddress_b_bus[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[5] <= rdaddress_b_bus[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[6] <= rdaddress_b_bus[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[7] <= rdaddress_b_bus[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[8] <= rdaddress_b_bus[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[9] <= rdaddress_b_bus[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[10] <= rdaddress_b_bus[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[11] <= rdaddress_b_bus[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[12] <= rdaddress_b_bus[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[13] <= rdaddress_b_bus[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[14] <= rdaddress_b_bus[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[15] <= rdaddress_b_bus[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[16] <= rdaddress_b_bus[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[17] <= rdaddress_b_bus[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[18] <= rdaddress_b_bus[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[19] <= rdaddress_b_bus[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[20] <= rdaddress_b_bus[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[21] <= rdaddress_b_bus[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[22] <= rdaddress_b_bus[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[23] <= rdaddress_b_bus[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[24] <= rdaddress_b_bus[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[25] <= rdaddress_b_bus[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[26] <= rdaddress_b_bus[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[27] <= rdaddress_b_bus[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[28] <= rdaddress_b_bus[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[29] <= rdaddress_b_bus[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[30] <= rdaddress_b_bus[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddress_b_bus[31] <= rdaddress_b_bus[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[0] <= ram_data_out0[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[1] <= ram_data_out0[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[2] <= ram_data_out0[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[3] <= ram_data_out0[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[4] <= ram_data_out0[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[5] <= ram_data_out0[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[6] <= ram_data_out0[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[7] <= ram_data_out0[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[8] <= ram_data_out0[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[9] <= ram_data_out0[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[10] <= ram_data_out0[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[11] <= ram_data_out0[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[12] <= ram_data_out0[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[13] <= ram_data_out0[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[14] <= ram_data_out0[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[15] <= ram_data_out0[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[16] <= ram_data_out0[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[17] <= ram_data_out0[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[18] <= ram_data_out0[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[19] <= ram_data_out0[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[20] <= ram_data_out0[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[21] <= ram_data_out0[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[22] <= ram_data_out0[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[23] <= ram_data_out0[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[24] <= ram_data_out0[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[25] <= ram_data_out0[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[26] <= ram_data_out0[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[27] <= ram_data_out0[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[28] <= ram_data_out0[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[29] <= ram_data_out0[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[30] <= ram_data_out0[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out0[31] <= ram_data_out0[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[0] <= ram_data_out1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[1] <= ram_data_out1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[2] <= ram_data_out1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[3] <= ram_data_out1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[4] <= ram_data_out1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[5] <= ram_data_out1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[6] <= ram_data_out1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[7] <= ram_data_out1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[8] <= ram_data_out1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[9] <= ram_data_out1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[10] <= ram_data_out1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[11] <= ram_data_out1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[12] <= ram_data_out1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[13] <= ram_data_out1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[14] <= ram_data_out1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[15] <= ram_data_out1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[16] <= ram_data_out1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[17] <= ram_data_out1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[18] <= ram_data_out1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[19] <= ram_data_out1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[20] <= ram_data_out1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[21] <= ram_data_out1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[22] <= ram_data_out1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[23] <= ram_data_out1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[24] <= ram_data_out1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[25] <= ram_data_out1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[26] <= ram_data_out1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[27] <= ram_data_out1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[28] <= ram_data_out1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[29] <= ram_data_out1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[30] <= ram_data_out1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out1[31] <= ram_data_out1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[0] <= ram_data_out2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[1] <= ram_data_out2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[2] <= ram_data_out2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[3] <= ram_data_out2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[4] <= ram_data_out2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[5] <= ram_data_out2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[6] <= ram_data_out2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[7] <= ram_data_out2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[8] <= ram_data_out2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[9] <= ram_data_out2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[10] <= ram_data_out2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[11] <= ram_data_out2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[12] <= ram_data_out2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[13] <= ram_data_out2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[14] <= ram_data_out2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[15] <= ram_data_out2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[16] <= ram_data_out2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[17] <= ram_data_out2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[18] <= ram_data_out2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[19] <= ram_data_out2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[20] <= ram_data_out2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[21] <= ram_data_out2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[22] <= ram_data_out2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[23] <= ram_data_out2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[24] <= ram_data_out2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[25] <= ram_data_out2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[26] <= ram_data_out2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[27] <= ram_data_out2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[28] <= ram_data_out2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[29] <= ram_data_out2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[30] <= ram_data_out2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out2[31] <= ram_data_out2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[0] <= ram_data_out3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[1] <= ram_data_out3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[2] <= ram_data_out3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[3] <= ram_data_out3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[4] <= ram_data_out3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[5] <= ram_data_out3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[6] <= ram_data_out3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[7] <= ram_data_out3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[8] <= ram_data_out3[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[9] <= ram_data_out3[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[10] <= ram_data_out3[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[11] <= ram_data_out3[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[12] <= ram_data_out3[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[13] <= ram_data_out3[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[14] <= ram_data_out3[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[15] <= ram_data_out3[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[16] <= ram_data_out3[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[17] <= ram_data_out3[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[18] <= ram_data_out3[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[19] <= ram_data_out3[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[20] <= ram_data_out3[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[21] <= ram_data_out3[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[22] <= ram_data_out3[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[23] <= ram_data_out3[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[24] <= ram_data_out3[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[25] <= ram_data_out3[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[26] <= ram_data_out3[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[27] <= ram_data_out3[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[28] <= ram_data_out3[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[29] <= ram_data_out3[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[30] <= ram_data_out3[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_data_out3[31] <= ram_data_out3[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A
clk => asj_fft_data_ram:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[7]
rdaddress[8] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[0]
rdaddress[9] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[1]
rdaddress[10] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[2]
rdaddress[11] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[3]
rdaddress[12] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[4]
rdaddress[13] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[5]
rdaddress[14] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[6]
rdaddress[15] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[7]
rdaddress[16] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[0]
rdaddress[17] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[1]
rdaddress[18] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[2]
rdaddress[19] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[3]
rdaddress[20] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[4]
rdaddress[21] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[5]
rdaddress[22] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[6]
rdaddress[23] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[7]
rdaddress[24] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[0]
rdaddress[25] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[1]
rdaddress[26] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[2]
rdaddress[27] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[3]
rdaddress[28] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[4]
rdaddress[29] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[5]
rdaddress[30] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[6]
rdaddress[31] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[7]
wraddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[7]
wraddress[8] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[0]
wraddress[9] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[1]
wraddress[10] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[2]
wraddress[11] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[3]
wraddress[12] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[4]
wraddress[13] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[5]
wraddress[14] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[6]
wraddress[15] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[7]
wraddress[16] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[0]
wraddress[17] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[1]
wraddress[18] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[2]
wraddress[19] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[3]
wraddress[20] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[4]
wraddress[21] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[5]
wraddress[22] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[6]
wraddress[23] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[7]
wraddress[24] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[0]
wraddress[25] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[1]
wraddress[26] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[2]
wraddress[27] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[3]
wraddress[28] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[4]
wraddress[29] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[5]
wraddress[30] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[6]
wraddress[31] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[7]
data_in[0] => asj_fft_data_ram:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram:gen_rams:3:dat_A.data[16]
data_in[17] => asj_fft_data_ram:gen_rams:3:dat_A.data[17]
data_in[18] => asj_fft_data_ram:gen_rams:3:dat_A.data[18]
data_in[19] => asj_fft_data_ram:gen_rams:3:dat_A.data[19]
data_in[20] => asj_fft_data_ram:gen_rams:3:dat_A.data[20]
data_in[21] => asj_fft_data_ram:gen_rams:3:dat_A.data[21]
data_in[22] => asj_fft_data_ram:gen_rams:3:dat_A.data[22]
data_in[23] => asj_fft_data_ram:gen_rams:3:dat_A.data[23]
data_in[24] => asj_fft_data_ram:gen_rams:3:dat_A.data[24]
data_in[25] => asj_fft_data_ram:gen_rams:3:dat_A.data[25]
data_in[26] => asj_fft_data_ram:gen_rams:3:dat_A.data[26]
data_in[27] => asj_fft_data_ram:gen_rams:3:dat_A.data[27]
data_in[28] => asj_fft_data_ram:gen_rams:3:dat_A.data[28]
data_in[29] => asj_fft_data_ram:gen_rams:3:dat_A.data[29]
data_in[30] => asj_fft_data_ram:gen_rams:3:dat_A.data[30]
data_in[31] => asj_fft_data_ram:gen_rams:3:dat_A.data[31]
data_in[32] => asj_fft_data_ram:gen_rams:2:dat_A.data[0]
data_in[33] => asj_fft_data_ram:gen_rams:2:dat_A.data[1]
data_in[34] => asj_fft_data_ram:gen_rams:2:dat_A.data[2]
data_in[35] => asj_fft_data_ram:gen_rams:2:dat_A.data[3]
data_in[36] => asj_fft_data_ram:gen_rams:2:dat_A.data[4]
data_in[37] => asj_fft_data_ram:gen_rams:2:dat_A.data[5]
data_in[38] => asj_fft_data_ram:gen_rams:2:dat_A.data[6]
data_in[39] => asj_fft_data_ram:gen_rams:2:dat_A.data[7]
data_in[40] => asj_fft_data_ram:gen_rams:2:dat_A.data[8]
data_in[41] => asj_fft_data_ram:gen_rams:2:dat_A.data[9]
data_in[42] => asj_fft_data_ram:gen_rams:2:dat_A.data[10]
data_in[43] => asj_fft_data_ram:gen_rams:2:dat_A.data[11]
data_in[44] => asj_fft_data_ram:gen_rams:2:dat_A.data[12]
data_in[45] => asj_fft_data_ram:gen_rams:2:dat_A.data[13]
data_in[46] => asj_fft_data_ram:gen_rams:2:dat_A.data[14]
data_in[47] => asj_fft_data_ram:gen_rams:2:dat_A.data[15]
data_in[48] => asj_fft_data_ram:gen_rams:2:dat_A.data[16]
data_in[49] => asj_fft_data_ram:gen_rams:2:dat_A.data[17]
data_in[50] => asj_fft_data_ram:gen_rams:2:dat_A.data[18]
data_in[51] => asj_fft_data_ram:gen_rams:2:dat_A.data[19]
data_in[52] => asj_fft_data_ram:gen_rams:2:dat_A.data[20]
data_in[53] => asj_fft_data_ram:gen_rams:2:dat_A.data[21]
data_in[54] => asj_fft_data_ram:gen_rams:2:dat_A.data[22]
data_in[55] => asj_fft_data_ram:gen_rams:2:dat_A.data[23]
data_in[56] => asj_fft_data_ram:gen_rams:2:dat_A.data[24]
data_in[57] => asj_fft_data_ram:gen_rams:2:dat_A.data[25]
data_in[58] => asj_fft_data_ram:gen_rams:2:dat_A.data[26]
data_in[59] => asj_fft_data_ram:gen_rams:2:dat_A.data[27]
data_in[60] => asj_fft_data_ram:gen_rams:2:dat_A.data[28]
data_in[61] => asj_fft_data_ram:gen_rams:2:dat_A.data[29]
data_in[62] => asj_fft_data_ram:gen_rams:2:dat_A.data[30]
data_in[63] => asj_fft_data_ram:gen_rams:2:dat_A.data[31]
data_in[64] => asj_fft_data_ram:gen_rams:1:dat_A.data[0]
data_in[65] => asj_fft_data_ram:gen_rams:1:dat_A.data[1]
data_in[66] => asj_fft_data_ram:gen_rams:1:dat_A.data[2]
data_in[67] => asj_fft_data_ram:gen_rams:1:dat_A.data[3]
data_in[68] => asj_fft_data_ram:gen_rams:1:dat_A.data[4]
data_in[69] => asj_fft_data_ram:gen_rams:1:dat_A.data[5]
data_in[70] => asj_fft_data_ram:gen_rams:1:dat_A.data[6]
data_in[71] => asj_fft_data_ram:gen_rams:1:dat_A.data[7]
data_in[72] => asj_fft_data_ram:gen_rams:1:dat_A.data[8]
data_in[73] => asj_fft_data_ram:gen_rams:1:dat_A.data[9]
data_in[74] => asj_fft_data_ram:gen_rams:1:dat_A.data[10]
data_in[75] => asj_fft_data_ram:gen_rams:1:dat_A.data[11]
data_in[76] => asj_fft_data_ram:gen_rams:1:dat_A.data[12]
data_in[77] => asj_fft_data_ram:gen_rams:1:dat_A.data[13]
data_in[78] => asj_fft_data_ram:gen_rams:1:dat_A.data[14]
data_in[79] => asj_fft_data_ram:gen_rams:1:dat_A.data[15]
data_in[80] => asj_fft_data_ram:gen_rams:1:dat_A.data[16]
data_in[81] => asj_fft_data_ram:gen_rams:1:dat_A.data[17]
data_in[82] => asj_fft_data_ram:gen_rams:1:dat_A.data[18]
data_in[83] => asj_fft_data_ram:gen_rams:1:dat_A.data[19]
data_in[84] => asj_fft_data_ram:gen_rams:1:dat_A.data[20]
data_in[85] => asj_fft_data_ram:gen_rams:1:dat_A.data[21]
data_in[86] => asj_fft_data_ram:gen_rams:1:dat_A.data[22]
data_in[87] => asj_fft_data_ram:gen_rams:1:dat_A.data[23]
data_in[88] => asj_fft_data_ram:gen_rams:1:dat_A.data[24]
data_in[89] => asj_fft_data_ram:gen_rams:1:dat_A.data[25]
data_in[90] => asj_fft_data_ram:gen_rams:1:dat_A.data[26]
data_in[91] => asj_fft_data_ram:gen_rams:1:dat_A.data[27]
data_in[92] => asj_fft_data_ram:gen_rams:1:dat_A.data[28]
data_in[93] => asj_fft_data_ram:gen_rams:1:dat_A.data[29]
data_in[94] => asj_fft_data_ram:gen_rams:1:dat_A.data[30]
data_in[95] => asj_fft_data_ram:gen_rams:1:dat_A.data[31]
data_in[96] => asj_fft_data_ram:gen_rams:0:dat_A.data[0]
data_in[97] => asj_fft_data_ram:gen_rams:0:dat_A.data[1]
data_in[98] => asj_fft_data_ram:gen_rams:0:dat_A.data[2]
data_in[99] => asj_fft_data_ram:gen_rams:0:dat_A.data[3]
data_in[100] => asj_fft_data_ram:gen_rams:0:dat_A.data[4]
data_in[101] => asj_fft_data_ram:gen_rams:0:dat_A.data[5]
data_in[102] => asj_fft_data_ram:gen_rams:0:dat_A.data[6]
data_in[103] => asj_fft_data_ram:gen_rams:0:dat_A.data[7]
data_in[104] => asj_fft_data_ram:gen_rams:0:dat_A.data[8]
data_in[105] => asj_fft_data_ram:gen_rams:0:dat_A.data[9]
data_in[106] => asj_fft_data_ram:gen_rams:0:dat_A.data[10]
data_in[107] => asj_fft_data_ram:gen_rams:0:dat_A.data[11]
data_in[108] => asj_fft_data_ram:gen_rams:0:dat_A.data[12]
data_in[109] => asj_fft_data_ram:gen_rams:0:dat_A.data[13]
data_in[110] => asj_fft_data_ram:gen_rams:0:dat_A.data[14]
data_in[111] => asj_fft_data_ram:gen_rams:0:dat_A.data[15]
data_in[112] => asj_fft_data_ram:gen_rams:0:dat_A.data[16]
data_in[113] => asj_fft_data_ram:gen_rams:0:dat_A.data[17]
data_in[114] => asj_fft_data_ram:gen_rams:0:dat_A.data[18]
data_in[115] => asj_fft_data_ram:gen_rams:0:dat_A.data[19]
data_in[116] => asj_fft_data_ram:gen_rams:0:dat_A.data[20]
data_in[117] => asj_fft_data_ram:gen_rams:0:dat_A.data[21]
data_in[118] => asj_fft_data_ram:gen_rams:0:dat_A.data[22]
data_in[119] => asj_fft_data_ram:gen_rams:0:dat_A.data[23]
data_in[120] => asj_fft_data_ram:gen_rams:0:dat_A.data[24]
data_in[121] => asj_fft_data_ram:gen_rams:0:dat_A.data[25]
data_in[122] => asj_fft_data_ram:gen_rams:0:dat_A.data[26]
data_in[123] => asj_fft_data_ram:gen_rams:0:dat_A.data[27]
data_in[124] => asj_fft_data_ram:gen_rams:0:dat_A.data[28]
data_in[125] => asj_fft_data_ram:gen_rams:0:dat_A.data[29]
data_in[126] => asj_fft_data_ram:gen_rams:0:dat_A.data[30]
data_in[127] => asj_fft_data_ram:gen_rams:0:dat_A.data[31]
wren[0] => asj_fft_data_ram:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram:gen_rams:3:dat_A.q[16]
data_out[17] <= asj_fft_data_ram:gen_rams:3:dat_A.q[17]
data_out[18] <= asj_fft_data_ram:gen_rams:3:dat_A.q[18]
data_out[19] <= asj_fft_data_ram:gen_rams:3:dat_A.q[19]
data_out[20] <= asj_fft_data_ram:gen_rams:3:dat_A.q[20]
data_out[21] <= asj_fft_data_ram:gen_rams:3:dat_A.q[21]
data_out[22] <= asj_fft_data_ram:gen_rams:3:dat_A.q[22]
data_out[23] <= asj_fft_data_ram:gen_rams:3:dat_A.q[23]
data_out[24] <= asj_fft_data_ram:gen_rams:3:dat_A.q[24]
data_out[25] <= asj_fft_data_ram:gen_rams:3:dat_A.q[25]
data_out[26] <= asj_fft_data_ram:gen_rams:3:dat_A.q[26]
data_out[27] <= asj_fft_data_ram:gen_rams:3:dat_A.q[27]
data_out[28] <= asj_fft_data_ram:gen_rams:3:dat_A.q[28]
data_out[29] <= asj_fft_data_ram:gen_rams:3:dat_A.q[29]
data_out[30] <= asj_fft_data_ram:gen_rams:3:dat_A.q[30]
data_out[31] <= asj_fft_data_ram:gen_rams:3:dat_A.q[31]
data_out[32] <= asj_fft_data_ram:gen_rams:2:dat_A.q[0]
data_out[33] <= asj_fft_data_ram:gen_rams:2:dat_A.q[1]
data_out[34] <= asj_fft_data_ram:gen_rams:2:dat_A.q[2]
data_out[35] <= asj_fft_data_ram:gen_rams:2:dat_A.q[3]
data_out[36] <= asj_fft_data_ram:gen_rams:2:dat_A.q[4]
data_out[37] <= asj_fft_data_ram:gen_rams:2:dat_A.q[5]
data_out[38] <= asj_fft_data_ram:gen_rams:2:dat_A.q[6]
data_out[39] <= asj_fft_data_ram:gen_rams:2:dat_A.q[7]
data_out[40] <= asj_fft_data_ram:gen_rams:2:dat_A.q[8]
data_out[41] <= asj_fft_data_ram:gen_rams:2:dat_A.q[9]
data_out[42] <= asj_fft_data_ram:gen_rams:2:dat_A.q[10]
data_out[43] <= asj_fft_data_ram:gen_rams:2:dat_A.q[11]
data_out[44] <= asj_fft_data_ram:gen_rams:2:dat_A.q[12]
data_out[45] <= asj_fft_data_ram:gen_rams:2:dat_A.q[13]
data_out[46] <= asj_fft_data_ram:gen_rams:2:dat_A.q[14]
data_out[47] <= asj_fft_data_ram:gen_rams:2:dat_A.q[15]
data_out[48] <= asj_fft_data_ram:gen_rams:2:dat_A.q[16]
data_out[49] <= asj_fft_data_ram:gen_rams:2:dat_A.q[17]
data_out[50] <= asj_fft_data_ram:gen_rams:2:dat_A.q[18]
data_out[51] <= asj_fft_data_ram:gen_rams:2:dat_A.q[19]
data_out[52] <= asj_fft_data_ram:gen_rams:2:dat_A.q[20]
data_out[53] <= asj_fft_data_ram:gen_rams:2:dat_A.q[21]
data_out[54] <= asj_fft_data_ram:gen_rams:2:dat_A.q[22]
data_out[55] <= asj_fft_data_ram:gen_rams:2:dat_A.q[23]
data_out[56] <= asj_fft_data_ram:gen_rams:2:dat_A.q[24]
data_out[57] <= asj_fft_data_ram:gen_rams:2:dat_A.q[25]
data_out[58] <= asj_fft_data_ram:gen_rams:2:dat_A.q[26]
data_out[59] <= asj_fft_data_ram:gen_rams:2:dat_A.q[27]
data_out[60] <= asj_fft_data_ram:gen_rams:2:dat_A.q[28]
data_out[61] <= asj_fft_data_ram:gen_rams:2:dat_A.q[29]
data_out[62] <= asj_fft_data_ram:gen_rams:2:dat_A.q[30]
data_out[63] <= asj_fft_data_ram:gen_rams:2:dat_A.q[31]
data_out[64] <= asj_fft_data_ram:gen_rams:1:dat_A.q[0]
data_out[65] <= asj_fft_data_ram:gen_rams:1:dat_A.q[1]
data_out[66] <= asj_fft_data_ram:gen_rams:1:dat_A.q[2]
data_out[67] <= asj_fft_data_ram:gen_rams:1:dat_A.q[3]
data_out[68] <= asj_fft_data_ram:gen_rams:1:dat_A.q[4]
data_out[69] <= asj_fft_data_ram:gen_rams:1:dat_A.q[5]
data_out[70] <= asj_fft_data_ram:gen_rams:1:dat_A.q[6]
data_out[71] <= asj_fft_data_ram:gen_rams:1:dat_A.q[7]
data_out[72] <= asj_fft_data_ram:gen_rams:1:dat_A.q[8]
data_out[73] <= asj_fft_data_ram:gen_rams:1:dat_A.q[9]
data_out[74] <= asj_fft_data_ram:gen_rams:1:dat_A.q[10]
data_out[75] <= asj_fft_data_ram:gen_rams:1:dat_A.q[11]
data_out[76] <= asj_fft_data_ram:gen_rams:1:dat_A.q[12]
data_out[77] <= asj_fft_data_ram:gen_rams:1:dat_A.q[13]
data_out[78] <= asj_fft_data_ram:gen_rams:1:dat_A.q[14]
data_out[79] <= asj_fft_data_ram:gen_rams:1:dat_A.q[15]
data_out[80] <= asj_fft_data_ram:gen_rams:1:dat_A.q[16]
data_out[81] <= asj_fft_data_ram:gen_rams:1:dat_A.q[17]
data_out[82] <= asj_fft_data_ram:gen_rams:1:dat_A.q[18]
data_out[83] <= asj_fft_data_ram:gen_rams:1:dat_A.q[19]
data_out[84] <= asj_fft_data_ram:gen_rams:1:dat_A.q[20]
data_out[85] <= asj_fft_data_ram:gen_rams:1:dat_A.q[21]
data_out[86] <= asj_fft_data_ram:gen_rams:1:dat_A.q[22]
data_out[87] <= asj_fft_data_ram:gen_rams:1:dat_A.q[23]
data_out[88] <= asj_fft_data_ram:gen_rams:1:dat_A.q[24]
data_out[89] <= asj_fft_data_ram:gen_rams:1:dat_A.q[25]
data_out[90] <= asj_fft_data_ram:gen_rams:1:dat_A.q[26]
data_out[91] <= asj_fft_data_ram:gen_rams:1:dat_A.q[27]
data_out[92] <= asj_fft_data_ram:gen_rams:1:dat_A.q[28]
data_out[93] <= asj_fft_data_ram:gen_rams:1:dat_A.q[29]
data_out[94] <= asj_fft_data_ram:gen_rams:1:dat_A.q[30]
data_out[95] <= asj_fft_data_ram:gen_rams:1:dat_A.q[31]
data_out[96] <= asj_fft_data_ram:gen_rams:0:dat_A.q[0]
data_out[97] <= asj_fft_data_ram:gen_rams:0:dat_A.q[1]
data_out[98] <= asj_fft_data_ram:gen_rams:0:dat_A.q[2]
data_out[99] <= asj_fft_data_ram:gen_rams:0:dat_A.q[3]
data_out[100] <= asj_fft_data_ram:gen_rams:0:dat_A.q[4]
data_out[101] <= asj_fft_data_ram:gen_rams:0:dat_A.q[5]
data_out[102] <= asj_fft_data_ram:gen_rams:0:dat_A.q[6]
data_out[103] <= asj_fft_data_ram:gen_rams:0:dat_A.q[7]
data_out[104] <= asj_fft_data_ram:gen_rams:0:dat_A.q[8]
data_out[105] <= asj_fft_data_ram:gen_rams:0:dat_A.q[9]
data_out[106] <= asj_fft_data_ram:gen_rams:0:dat_A.q[10]
data_out[107] <= asj_fft_data_ram:gen_rams:0:dat_A.q[11]
data_out[108] <= asj_fft_data_ram:gen_rams:0:dat_A.q[12]
data_out[109] <= asj_fft_data_ram:gen_rams:0:dat_A.q[13]
data_out[110] <= asj_fft_data_ram:gen_rams:0:dat_A.q[14]
data_out[111] <= asj_fft_data_ram:gen_rams:0:dat_A.q[15]
data_out[112] <= asj_fft_data_ram:gen_rams:0:dat_A.q[16]
data_out[113] <= asj_fft_data_ram:gen_rams:0:dat_A.q[17]
data_out[114] <= asj_fft_data_ram:gen_rams:0:dat_A.q[18]
data_out[115] <= asj_fft_data_ram:gen_rams:0:dat_A.q[19]
data_out[116] <= asj_fft_data_ram:gen_rams:0:dat_A.q[20]
data_out[117] <= asj_fft_data_ram:gen_rams:0:dat_A.q[21]
data_out[118] <= asj_fft_data_ram:gen_rams:0:dat_A.q[22]
data_out[119] <= asj_fft_data_ram:gen_rams:0:dat_A.q[23]
data_out[120] <= asj_fft_data_ram:gen_rams:0:dat_A.q[24]
data_out[121] <= asj_fft_data_ram:gen_rams:0:dat_A.q[25]
data_out[122] <= asj_fft_data_ram:gen_rams:0:dat_A.q[26]
data_out[123] <= asj_fft_data_ram:gen_rams:0:dat_A.q[27]
data_out[124] <= asj_fft_data_ram:gen_rams:0:dat_A.q[28]
data_out[125] <= asj_fft_data_ram:gen_rams:0:dat_A.q[29]
data_out[126] <= asj_fft_data_ram:gen_rams:0:dat_A.q[30]
data_out[127] <= asj_fft_data_ram:gen_rams:0:dat_A.q[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
data[16] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[16]
data[17] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[17]
data[18] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[18]
data[19] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[19]
data[20] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[20]
data[21] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[21]
data[22] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[22]
data[23] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[23]
data[24] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[24]
data[25] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[25]
data[26] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[26]
data[27] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[27]
data[28] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[28]
data[29] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[29]
data[30] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[30]
data[31] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[31]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
wraddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[4]
wraddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[5]
wraddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[6]
wraddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[7]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
rdaddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[4]
rdaddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[5]
rdaddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[6]
rdaddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[7]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]
q[16] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[16]
q[17] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[17]
q[18] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[18]
q[19] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[19]
q[20] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[20]
q[21] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[21]
q[22] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[22]
q[23] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[23]
q[24] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[24]
q[25] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[25]
q[26] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[26]
q[27] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[27]
q[28] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[28]
q[29] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[29]
q[30] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[30]
q[31] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_0b04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_0b04:auto_generated.rden_b
data_a[0] => altsyncram_0b04:auto_generated.data_a[0]
data_a[1] => altsyncram_0b04:auto_generated.data_a[1]
data_a[2] => altsyncram_0b04:auto_generated.data_a[2]
data_a[3] => altsyncram_0b04:auto_generated.data_a[3]
data_a[4] => altsyncram_0b04:auto_generated.data_a[4]
data_a[5] => altsyncram_0b04:auto_generated.data_a[5]
data_a[6] => altsyncram_0b04:auto_generated.data_a[6]
data_a[7] => altsyncram_0b04:auto_generated.data_a[7]
data_a[8] => altsyncram_0b04:auto_generated.data_a[8]
data_a[9] => altsyncram_0b04:auto_generated.data_a[9]
data_a[10] => altsyncram_0b04:auto_generated.data_a[10]
data_a[11] => altsyncram_0b04:auto_generated.data_a[11]
data_a[12] => altsyncram_0b04:auto_generated.data_a[12]
data_a[13] => altsyncram_0b04:auto_generated.data_a[13]
data_a[14] => altsyncram_0b04:auto_generated.data_a[14]
data_a[15] => altsyncram_0b04:auto_generated.data_a[15]
data_a[16] => altsyncram_0b04:auto_generated.data_a[16]
data_a[17] => altsyncram_0b04:auto_generated.data_a[17]
data_a[18] => altsyncram_0b04:auto_generated.data_a[18]
data_a[19] => altsyncram_0b04:auto_generated.data_a[19]
data_a[20] => altsyncram_0b04:auto_generated.data_a[20]
data_a[21] => altsyncram_0b04:auto_generated.data_a[21]
data_a[22] => altsyncram_0b04:auto_generated.data_a[22]
data_a[23] => altsyncram_0b04:auto_generated.data_a[23]
data_a[24] => altsyncram_0b04:auto_generated.data_a[24]
data_a[25] => altsyncram_0b04:auto_generated.data_a[25]
data_a[26] => altsyncram_0b04:auto_generated.data_a[26]
data_a[27] => altsyncram_0b04:auto_generated.data_a[27]
data_a[28] => altsyncram_0b04:auto_generated.data_a[28]
data_a[29] => altsyncram_0b04:auto_generated.data_a[29]
data_a[30] => altsyncram_0b04:auto_generated.data_a[30]
data_a[31] => altsyncram_0b04:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_0b04:auto_generated.address_a[0]
address_a[1] => altsyncram_0b04:auto_generated.address_a[1]
address_a[2] => altsyncram_0b04:auto_generated.address_a[2]
address_a[3] => altsyncram_0b04:auto_generated.address_a[3]
address_a[4] => altsyncram_0b04:auto_generated.address_a[4]
address_a[5] => altsyncram_0b04:auto_generated.address_a[5]
address_a[6] => altsyncram_0b04:auto_generated.address_a[6]
address_a[7] => altsyncram_0b04:auto_generated.address_a[7]
address_b[0] => altsyncram_0b04:auto_generated.address_b[0]
address_b[1] => altsyncram_0b04:auto_generated.address_b[1]
address_b[2] => altsyncram_0b04:auto_generated.address_b[2]
address_b[3] => altsyncram_0b04:auto_generated.address_b[3]
address_b[4] => altsyncram_0b04:auto_generated.address_b[4]
address_b[5] => altsyncram_0b04:auto_generated.address_b[5]
address_b[6] => altsyncram_0b04:auto_generated.address_b[6]
address_b[7] => altsyncram_0b04:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0b04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0b04:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_0b04:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_0b04:auto_generated.q_b[0]
q_b[1] <= altsyncram_0b04:auto_generated.q_b[1]
q_b[2] <= altsyncram_0b04:auto_generated.q_b[2]
q_b[3] <= altsyncram_0b04:auto_generated.q_b[3]
q_b[4] <= altsyncram_0b04:auto_generated.q_b[4]
q_b[5] <= altsyncram_0b04:auto_generated.q_b[5]
q_b[6] <= altsyncram_0b04:auto_generated.q_b[6]
q_b[7] <= altsyncram_0b04:auto_generated.q_b[7]
q_b[8] <= altsyncram_0b04:auto_generated.q_b[8]
q_b[9] <= altsyncram_0b04:auto_generated.q_b[9]
q_b[10] <= altsyncram_0b04:auto_generated.q_b[10]
q_b[11] <= altsyncram_0b04:auto_generated.q_b[11]
q_b[12] <= altsyncram_0b04:auto_generated.q_b[12]
q_b[13] <= altsyncram_0b04:auto_generated.q_b[13]
q_b[14] <= altsyncram_0b04:auto_generated.q_b[14]
q_b[15] <= altsyncram_0b04:auto_generated.q_b[15]
q_b[16] <= altsyncram_0b04:auto_generated.q_b[16]
q_b[17] <= altsyncram_0b04:auto_generated.q_b[17]
q_b[18] <= altsyncram_0b04:auto_generated.q_b[18]
q_b[19] <= altsyncram_0b04:auto_generated.q_b[19]
q_b[20] <= altsyncram_0b04:auto_generated.q_b[20]
q_b[21] <= altsyncram_0b04:auto_generated.q_b[21]
q_b[22] <= altsyncram_0b04:auto_generated.q_b[22]
q_b[23] <= altsyncram_0b04:auto_generated.q_b[23]
q_b[24] <= altsyncram_0b04:auto_generated.q_b[24]
q_b[25] <= altsyncram_0b04:auto_generated.q_b[25]
q_b[26] <= altsyncram_0b04:auto_generated.q_b[26]
q_b[27] <= altsyncram_0b04:auto_generated.q_b[27]
q_b[28] <= altsyncram_0b04:auto_generated.q_b[28]
q_b[29] <= altsyncram_0b04:auto_generated.q_b[29]
q_b[30] <= altsyncram_0b04:auto_generated.q_b[30]
q_b[31] <= altsyncram_0b04:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0b04:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
data[16] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[16]
data[17] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[17]
data[18] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[18]
data[19] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[19]
data[20] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[20]
data[21] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[21]
data[22] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[22]
data[23] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[23]
data[24] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[24]
data[25] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[25]
data[26] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[26]
data[27] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[27]
data[28] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[28]
data[29] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[29]
data[30] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[30]
data[31] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[31]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
wraddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[4]
wraddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[5]
wraddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[6]
wraddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[7]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
rdaddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[4]
rdaddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[5]
rdaddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[6]
rdaddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[7]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]
q[16] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[16]
q[17] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[17]
q[18] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[18]
q[19] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[19]
q[20] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[20]
q[21] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[21]
q[22] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[22]
q[23] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[23]
q[24] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[24]
q[25] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[25]
q[26] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[26]
q[27] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[27]
q[28] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[28]
q[29] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[29]
q[30] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[30]
q[31] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_0b04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_0b04:auto_generated.rden_b
data_a[0] => altsyncram_0b04:auto_generated.data_a[0]
data_a[1] => altsyncram_0b04:auto_generated.data_a[1]
data_a[2] => altsyncram_0b04:auto_generated.data_a[2]
data_a[3] => altsyncram_0b04:auto_generated.data_a[3]
data_a[4] => altsyncram_0b04:auto_generated.data_a[4]
data_a[5] => altsyncram_0b04:auto_generated.data_a[5]
data_a[6] => altsyncram_0b04:auto_generated.data_a[6]
data_a[7] => altsyncram_0b04:auto_generated.data_a[7]
data_a[8] => altsyncram_0b04:auto_generated.data_a[8]
data_a[9] => altsyncram_0b04:auto_generated.data_a[9]
data_a[10] => altsyncram_0b04:auto_generated.data_a[10]
data_a[11] => altsyncram_0b04:auto_generated.data_a[11]
data_a[12] => altsyncram_0b04:auto_generated.data_a[12]
data_a[13] => altsyncram_0b04:auto_generated.data_a[13]
data_a[14] => altsyncram_0b04:auto_generated.data_a[14]
data_a[15] => altsyncram_0b04:auto_generated.data_a[15]
data_a[16] => altsyncram_0b04:auto_generated.data_a[16]
data_a[17] => altsyncram_0b04:auto_generated.data_a[17]
data_a[18] => altsyncram_0b04:auto_generated.data_a[18]
data_a[19] => altsyncram_0b04:auto_generated.data_a[19]
data_a[20] => altsyncram_0b04:auto_generated.data_a[20]
data_a[21] => altsyncram_0b04:auto_generated.data_a[21]
data_a[22] => altsyncram_0b04:auto_generated.data_a[22]
data_a[23] => altsyncram_0b04:auto_generated.data_a[23]
data_a[24] => altsyncram_0b04:auto_generated.data_a[24]
data_a[25] => altsyncram_0b04:auto_generated.data_a[25]
data_a[26] => altsyncram_0b04:auto_generated.data_a[26]
data_a[27] => altsyncram_0b04:auto_generated.data_a[27]
data_a[28] => altsyncram_0b04:auto_generated.data_a[28]
data_a[29] => altsyncram_0b04:auto_generated.data_a[29]
data_a[30] => altsyncram_0b04:auto_generated.data_a[30]
data_a[31] => altsyncram_0b04:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_0b04:auto_generated.address_a[0]
address_a[1] => altsyncram_0b04:auto_generated.address_a[1]
address_a[2] => altsyncram_0b04:auto_generated.address_a[2]
address_a[3] => altsyncram_0b04:auto_generated.address_a[3]
address_a[4] => altsyncram_0b04:auto_generated.address_a[4]
address_a[5] => altsyncram_0b04:auto_generated.address_a[5]
address_a[6] => altsyncram_0b04:auto_generated.address_a[6]
address_a[7] => altsyncram_0b04:auto_generated.address_a[7]
address_b[0] => altsyncram_0b04:auto_generated.address_b[0]
address_b[1] => altsyncram_0b04:auto_generated.address_b[1]
address_b[2] => altsyncram_0b04:auto_generated.address_b[2]
address_b[3] => altsyncram_0b04:auto_generated.address_b[3]
address_b[4] => altsyncram_0b04:auto_generated.address_b[4]
address_b[5] => altsyncram_0b04:auto_generated.address_b[5]
address_b[6] => altsyncram_0b04:auto_generated.address_b[6]
address_b[7] => altsyncram_0b04:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0b04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0b04:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_0b04:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_0b04:auto_generated.q_b[0]
q_b[1] <= altsyncram_0b04:auto_generated.q_b[1]
q_b[2] <= altsyncram_0b04:auto_generated.q_b[2]
q_b[3] <= altsyncram_0b04:auto_generated.q_b[3]
q_b[4] <= altsyncram_0b04:auto_generated.q_b[4]
q_b[5] <= altsyncram_0b04:auto_generated.q_b[5]
q_b[6] <= altsyncram_0b04:auto_generated.q_b[6]
q_b[7] <= altsyncram_0b04:auto_generated.q_b[7]
q_b[8] <= altsyncram_0b04:auto_generated.q_b[8]
q_b[9] <= altsyncram_0b04:auto_generated.q_b[9]
q_b[10] <= altsyncram_0b04:auto_generated.q_b[10]
q_b[11] <= altsyncram_0b04:auto_generated.q_b[11]
q_b[12] <= altsyncram_0b04:auto_generated.q_b[12]
q_b[13] <= altsyncram_0b04:auto_generated.q_b[13]
q_b[14] <= altsyncram_0b04:auto_generated.q_b[14]
q_b[15] <= altsyncram_0b04:auto_generated.q_b[15]
q_b[16] <= altsyncram_0b04:auto_generated.q_b[16]
q_b[17] <= altsyncram_0b04:auto_generated.q_b[17]
q_b[18] <= altsyncram_0b04:auto_generated.q_b[18]
q_b[19] <= altsyncram_0b04:auto_generated.q_b[19]
q_b[20] <= altsyncram_0b04:auto_generated.q_b[20]
q_b[21] <= altsyncram_0b04:auto_generated.q_b[21]
q_b[22] <= altsyncram_0b04:auto_generated.q_b[22]
q_b[23] <= altsyncram_0b04:auto_generated.q_b[23]
q_b[24] <= altsyncram_0b04:auto_generated.q_b[24]
q_b[25] <= altsyncram_0b04:auto_generated.q_b[25]
q_b[26] <= altsyncram_0b04:auto_generated.q_b[26]
q_b[27] <= altsyncram_0b04:auto_generated.q_b[27]
q_b[28] <= altsyncram_0b04:auto_generated.q_b[28]
q_b[29] <= altsyncram_0b04:auto_generated.q_b[29]
q_b[30] <= altsyncram_0b04:auto_generated.q_b[30]
q_b[31] <= altsyncram_0b04:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0b04:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
data[16] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[16]
data[17] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[17]
data[18] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[18]
data[19] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[19]
data[20] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[20]
data[21] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[21]
data[22] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[22]
data[23] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[23]
data[24] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[24]
data[25] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[25]
data[26] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[26]
data[27] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[27]
data[28] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[28]
data[29] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[29]
data[30] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[30]
data[31] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[31]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
wraddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[4]
wraddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[5]
wraddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[6]
wraddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[7]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
rdaddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[4]
rdaddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[5]
rdaddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[6]
rdaddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[7]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]
q[16] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[16]
q[17] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[17]
q[18] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[18]
q[19] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[19]
q[20] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[20]
q[21] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[21]
q[22] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[22]
q[23] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[23]
q[24] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[24]
q[25] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[25]
q[26] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[26]
q[27] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[27]
q[28] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[28]
q[29] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[29]
q[30] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[30]
q[31] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_0b04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_0b04:auto_generated.rden_b
data_a[0] => altsyncram_0b04:auto_generated.data_a[0]
data_a[1] => altsyncram_0b04:auto_generated.data_a[1]
data_a[2] => altsyncram_0b04:auto_generated.data_a[2]
data_a[3] => altsyncram_0b04:auto_generated.data_a[3]
data_a[4] => altsyncram_0b04:auto_generated.data_a[4]
data_a[5] => altsyncram_0b04:auto_generated.data_a[5]
data_a[6] => altsyncram_0b04:auto_generated.data_a[6]
data_a[7] => altsyncram_0b04:auto_generated.data_a[7]
data_a[8] => altsyncram_0b04:auto_generated.data_a[8]
data_a[9] => altsyncram_0b04:auto_generated.data_a[9]
data_a[10] => altsyncram_0b04:auto_generated.data_a[10]
data_a[11] => altsyncram_0b04:auto_generated.data_a[11]
data_a[12] => altsyncram_0b04:auto_generated.data_a[12]
data_a[13] => altsyncram_0b04:auto_generated.data_a[13]
data_a[14] => altsyncram_0b04:auto_generated.data_a[14]
data_a[15] => altsyncram_0b04:auto_generated.data_a[15]
data_a[16] => altsyncram_0b04:auto_generated.data_a[16]
data_a[17] => altsyncram_0b04:auto_generated.data_a[17]
data_a[18] => altsyncram_0b04:auto_generated.data_a[18]
data_a[19] => altsyncram_0b04:auto_generated.data_a[19]
data_a[20] => altsyncram_0b04:auto_generated.data_a[20]
data_a[21] => altsyncram_0b04:auto_generated.data_a[21]
data_a[22] => altsyncram_0b04:auto_generated.data_a[22]
data_a[23] => altsyncram_0b04:auto_generated.data_a[23]
data_a[24] => altsyncram_0b04:auto_generated.data_a[24]
data_a[25] => altsyncram_0b04:auto_generated.data_a[25]
data_a[26] => altsyncram_0b04:auto_generated.data_a[26]
data_a[27] => altsyncram_0b04:auto_generated.data_a[27]
data_a[28] => altsyncram_0b04:auto_generated.data_a[28]
data_a[29] => altsyncram_0b04:auto_generated.data_a[29]
data_a[30] => altsyncram_0b04:auto_generated.data_a[30]
data_a[31] => altsyncram_0b04:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_0b04:auto_generated.address_a[0]
address_a[1] => altsyncram_0b04:auto_generated.address_a[1]
address_a[2] => altsyncram_0b04:auto_generated.address_a[2]
address_a[3] => altsyncram_0b04:auto_generated.address_a[3]
address_a[4] => altsyncram_0b04:auto_generated.address_a[4]
address_a[5] => altsyncram_0b04:auto_generated.address_a[5]
address_a[6] => altsyncram_0b04:auto_generated.address_a[6]
address_a[7] => altsyncram_0b04:auto_generated.address_a[7]
address_b[0] => altsyncram_0b04:auto_generated.address_b[0]
address_b[1] => altsyncram_0b04:auto_generated.address_b[1]
address_b[2] => altsyncram_0b04:auto_generated.address_b[2]
address_b[3] => altsyncram_0b04:auto_generated.address_b[3]
address_b[4] => altsyncram_0b04:auto_generated.address_b[4]
address_b[5] => altsyncram_0b04:auto_generated.address_b[5]
address_b[6] => altsyncram_0b04:auto_generated.address_b[6]
address_b[7] => altsyncram_0b04:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0b04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0b04:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_0b04:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_0b04:auto_generated.q_b[0]
q_b[1] <= altsyncram_0b04:auto_generated.q_b[1]
q_b[2] <= altsyncram_0b04:auto_generated.q_b[2]
q_b[3] <= altsyncram_0b04:auto_generated.q_b[3]
q_b[4] <= altsyncram_0b04:auto_generated.q_b[4]
q_b[5] <= altsyncram_0b04:auto_generated.q_b[5]
q_b[6] <= altsyncram_0b04:auto_generated.q_b[6]
q_b[7] <= altsyncram_0b04:auto_generated.q_b[7]
q_b[8] <= altsyncram_0b04:auto_generated.q_b[8]
q_b[9] <= altsyncram_0b04:auto_generated.q_b[9]
q_b[10] <= altsyncram_0b04:auto_generated.q_b[10]
q_b[11] <= altsyncram_0b04:auto_generated.q_b[11]
q_b[12] <= altsyncram_0b04:auto_generated.q_b[12]
q_b[13] <= altsyncram_0b04:auto_generated.q_b[13]
q_b[14] <= altsyncram_0b04:auto_generated.q_b[14]
q_b[15] <= altsyncram_0b04:auto_generated.q_b[15]
q_b[16] <= altsyncram_0b04:auto_generated.q_b[16]
q_b[17] <= altsyncram_0b04:auto_generated.q_b[17]
q_b[18] <= altsyncram_0b04:auto_generated.q_b[18]
q_b[19] <= altsyncram_0b04:auto_generated.q_b[19]
q_b[20] <= altsyncram_0b04:auto_generated.q_b[20]
q_b[21] <= altsyncram_0b04:auto_generated.q_b[21]
q_b[22] <= altsyncram_0b04:auto_generated.q_b[22]
q_b[23] <= altsyncram_0b04:auto_generated.q_b[23]
q_b[24] <= altsyncram_0b04:auto_generated.q_b[24]
q_b[25] <= altsyncram_0b04:auto_generated.q_b[25]
q_b[26] <= altsyncram_0b04:auto_generated.q_b[26]
q_b[27] <= altsyncram_0b04:auto_generated.q_b[27]
q_b[28] <= altsyncram_0b04:auto_generated.q_b[28]
q_b[29] <= altsyncram_0b04:auto_generated.q_b[29]
q_b[30] <= altsyncram_0b04:auto_generated.q_b[30]
q_b[31] <= altsyncram_0b04:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0b04:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
data[16] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[16]
data[17] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[17]
data[18] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[18]
data[19] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[19]
data[20] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[20]
data[21] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[21]
data[22] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[22]
data[23] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[23]
data[24] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[24]
data[25] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[25]
data[26] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[26]
data[27] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[27]
data[28] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[28]
data[29] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[29]
data[30] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[30]
data[31] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[31]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
wraddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[4]
wraddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[5]
wraddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[6]
wraddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[7]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
rdaddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[4]
rdaddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[5]
rdaddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[6]
rdaddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[7]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]
q[16] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[16]
q[17] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[17]
q[18] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[18]
q[19] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[19]
q[20] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[20]
q[21] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[21]
q[22] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[22]
q[23] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[23]
q[24] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[24]
q[25] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[25]
q[26] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[26]
q[27] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[27]
q[28] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[28]
q[29] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[29]
q[30] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[30]
q[31] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_0b04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_0b04:auto_generated.rden_b
data_a[0] => altsyncram_0b04:auto_generated.data_a[0]
data_a[1] => altsyncram_0b04:auto_generated.data_a[1]
data_a[2] => altsyncram_0b04:auto_generated.data_a[2]
data_a[3] => altsyncram_0b04:auto_generated.data_a[3]
data_a[4] => altsyncram_0b04:auto_generated.data_a[4]
data_a[5] => altsyncram_0b04:auto_generated.data_a[5]
data_a[6] => altsyncram_0b04:auto_generated.data_a[6]
data_a[7] => altsyncram_0b04:auto_generated.data_a[7]
data_a[8] => altsyncram_0b04:auto_generated.data_a[8]
data_a[9] => altsyncram_0b04:auto_generated.data_a[9]
data_a[10] => altsyncram_0b04:auto_generated.data_a[10]
data_a[11] => altsyncram_0b04:auto_generated.data_a[11]
data_a[12] => altsyncram_0b04:auto_generated.data_a[12]
data_a[13] => altsyncram_0b04:auto_generated.data_a[13]
data_a[14] => altsyncram_0b04:auto_generated.data_a[14]
data_a[15] => altsyncram_0b04:auto_generated.data_a[15]
data_a[16] => altsyncram_0b04:auto_generated.data_a[16]
data_a[17] => altsyncram_0b04:auto_generated.data_a[17]
data_a[18] => altsyncram_0b04:auto_generated.data_a[18]
data_a[19] => altsyncram_0b04:auto_generated.data_a[19]
data_a[20] => altsyncram_0b04:auto_generated.data_a[20]
data_a[21] => altsyncram_0b04:auto_generated.data_a[21]
data_a[22] => altsyncram_0b04:auto_generated.data_a[22]
data_a[23] => altsyncram_0b04:auto_generated.data_a[23]
data_a[24] => altsyncram_0b04:auto_generated.data_a[24]
data_a[25] => altsyncram_0b04:auto_generated.data_a[25]
data_a[26] => altsyncram_0b04:auto_generated.data_a[26]
data_a[27] => altsyncram_0b04:auto_generated.data_a[27]
data_a[28] => altsyncram_0b04:auto_generated.data_a[28]
data_a[29] => altsyncram_0b04:auto_generated.data_a[29]
data_a[30] => altsyncram_0b04:auto_generated.data_a[30]
data_a[31] => altsyncram_0b04:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_0b04:auto_generated.address_a[0]
address_a[1] => altsyncram_0b04:auto_generated.address_a[1]
address_a[2] => altsyncram_0b04:auto_generated.address_a[2]
address_a[3] => altsyncram_0b04:auto_generated.address_a[3]
address_a[4] => altsyncram_0b04:auto_generated.address_a[4]
address_a[5] => altsyncram_0b04:auto_generated.address_a[5]
address_a[6] => altsyncram_0b04:auto_generated.address_a[6]
address_a[7] => altsyncram_0b04:auto_generated.address_a[7]
address_b[0] => altsyncram_0b04:auto_generated.address_b[0]
address_b[1] => altsyncram_0b04:auto_generated.address_b[1]
address_b[2] => altsyncram_0b04:auto_generated.address_b[2]
address_b[3] => altsyncram_0b04:auto_generated.address_b[3]
address_b[4] => altsyncram_0b04:auto_generated.address_b[4]
address_b[5] => altsyncram_0b04:auto_generated.address_b[5]
address_b[6] => altsyncram_0b04:auto_generated.address_b[6]
address_b[7] => altsyncram_0b04:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0b04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0b04:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_0b04:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_0b04:auto_generated.q_b[0]
q_b[1] <= altsyncram_0b04:auto_generated.q_b[1]
q_b[2] <= altsyncram_0b04:auto_generated.q_b[2]
q_b[3] <= altsyncram_0b04:auto_generated.q_b[3]
q_b[4] <= altsyncram_0b04:auto_generated.q_b[4]
q_b[5] <= altsyncram_0b04:auto_generated.q_b[5]
q_b[6] <= altsyncram_0b04:auto_generated.q_b[6]
q_b[7] <= altsyncram_0b04:auto_generated.q_b[7]
q_b[8] <= altsyncram_0b04:auto_generated.q_b[8]
q_b[9] <= altsyncram_0b04:auto_generated.q_b[9]
q_b[10] <= altsyncram_0b04:auto_generated.q_b[10]
q_b[11] <= altsyncram_0b04:auto_generated.q_b[11]
q_b[12] <= altsyncram_0b04:auto_generated.q_b[12]
q_b[13] <= altsyncram_0b04:auto_generated.q_b[13]
q_b[14] <= altsyncram_0b04:auto_generated.q_b[14]
q_b[15] <= altsyncram_0b04:auto_generated.q_b[15]
q_b[16] <= altsyncram_0b04:auto_generated.q_b[16]
q_b[17] <= altsyncram_0b04:auto_generated.q_b[17]
q_b[18] <= altsyncram_0b04:auto_generated.q_b[18]
q_b[19] <= altsyncram_0b04:auto_generated.q_b[19]
q_b[20] <= altsyncram_0b04:auto_generated.q_b[20]
q_b[21] <= altsyncram_0b04:auto_generated.q_b[21]
q_b[22] <= altsyncram_0b04:auto_generated.q_b[22]
q_b[23] <= altsyncram_0b04:auto_generated.q_b[23]
q_b[24] <= altsyncram_0b04:auto_generated.q_b[24]
q_b[25] <= altsyncram_0b04:auto_generated.q_b[25]
q_b[26] <= altsyncram_0b04:auto_generated.q_b[26]
q_b[27] <= altsyncram_0b04:auto_generated.q_b[27]
q_b[28] <= altsyncram_0b04:auto_generated.q_b[28]
q_b[29] <= altsyncram_0b04:auto_generated.q_b[29]
q_b[30] <= altsyncram_0b04:auto_generated.q_b[30]
q_b[31] <= altsyncram_0b04:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:\gen_M4K_input_stage:dat_A|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0b04:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B
clk => asj_fft_data_ram:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[7]
rdaddress[8] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[0]
rdaddress[9] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[1]
rdaddress[10] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[2]
rdaddress[11] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[3]
rdaddress[12] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[4]
rdaddress[13] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[5]
rdaddress[14] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[6]
rdaddress[15] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[7]
rdaddress[16] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[0]
rdaddress[17] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[1]
rdaddress[18] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[2]
rdaddress[19] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[3]
rdaddress[20] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[4]
rdaddress[21] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[5]
rdaddress[22] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[6]
rdaddress[23] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[7]
rdaddress[24] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[0]
rdaddress[25] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[1]
rdaddress[26] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[2]
rdaddress[27] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[3]
rdaddress[28] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[4]
rdaddress[29] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[5]
rdaddress[30] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[6]
rdaddress[31] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[7]
wraddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[7]
wraddress[8] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[0]
wraddress[9] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[1]
wraddress[10] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[2]
wraddress[11] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[3]
wraddress[12] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[4]
wraddress[13] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[5]
wraddress[14] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[6]
wraddress[15] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[7]
wraddress[16] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[0]
wraddress[17] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[1]
wraddress[18] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[2]
wraddress[19] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[3]
wraddress[20] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[4]
wraddress[21] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[5]
wraddress[22] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[6]
wraddress[23] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[7]
wraddress[24] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[0]
wraddress[25] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[1]
wraddress[26] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[2]
wraddress[27] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[3]
wraddress[28] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[4]
wraddress[29] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[5]
wraddress[30] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[6]
wraddress[31] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[7]
data_in[0] => asj_fft_data_ram:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram:gen_rams:3:dat_A.data[16]
data_in[17] => asj_fft_data_ram:gen_rams:3:dat_A.data[17]
data_in[18] => asj_fft_data_ram:gen_rams:3:dat_A.data[18]
data_in[19] => asj_fft_data_ram:gen_rams:3:dat_A.data[19]
data_in[20] => asj_fft_data_ram:gen_rams:3:dat_A.data[20]
data_in[21] => asj_fft_data_ram:gen_rams:3:dat_A.data[21]
data_in[22] => asj_fft_data_ram:gen_rams:3:dat_A.data[22]
data_in[23] => asj_fft_data_ram:gen_rams:3:dat_A.data[23]
data_in[24] => asj_fft_data_ram:gen_rams:3:dat_A.data[24]
data_in[25] => asj_fft_data_ram:gen_rams:3:dat_A.data[25]
data_in[26] => asj_fft_data_ram:gen_rams:3:dat_A.data[26]
data_in[27] => asj_fft_data_ram:gen_rams:3:dat_A.data[27]
data_in[28] => asj_fft_data_ram:gen_rams:3:dat_A.data[28]
data_in[29] => asj_fft_data_ram:gen_rams:3:dat_A.data[29]
data_in[30] => asj_fft_data_ram:gen_rams:3:dat_A.data[30]
data_in[31] => asj_fft_data_ram:gen_rams:3:dat_A.data[31]
data_in[32] => asj_fft_data_ram:gen_rams:2:dat_A.data[0]
data_in[33] => asj_fft_data_ram:gen_rams:2:dat_A.data[1]
data_in[34] => asj_fft_data_ram:gen_rams:2:dat_A.data[2]
data_in[35] => asj_fft_data_ram:gen_rams:2:dat_A.data[3]
data_in[36] => asj_fft_data_ram:gen_rams:2:dat_A.data[4]
data_in[37] => asj_fft_data_ram:gen_rams:2:dat_A.data[5]
data_in[38] => asj_fft_data_ram:gen_rams:2:dat_A.data[6]
data_in[39] => asj_fft_data_ram:gen_rams:2:dat_A.data[7]
data_in[40] => asj_fft_data_ram:gen_rams:2:dat_A.data[8]
data_in[41] => asj_fft_data_ram:gen_rams:2:dat_A.data[9]
data_in[42] => asj_fft_data_ram:gen_rams:2:dat_A.data[10]
data_in[43] => asj_fft_data_ram:gen_rams:2:dat_A.data[11]
data_in[44] => asj_fft_data_ram:gen_rams:2:dat_A.data[12]
data_in[45] => asj_fft_data_ram:gen_rams:2:dat_A.data[13]
data_in[46] => asj_fft_data_ram:gen_rams:2:dat_A.data[14]
data_in[47] => asj_fft_data_ram:gen_rams:2:dat_A.data[15]
data_in[48] => asj_fft_data_ram:gen_rams:2:dat_A.data[16]
data_in[49] => asj_fft_data_ram:gen_rams:2:dat_A.data[17]
data_in[50] => asj_fft_data_ram:gen_rams:2:dat_A.data[18]
data_in[51] => asj_fft_data_ram:gen_rams:2:dat_A.data[19]
data_in[52] => asj_fft_data_ram:gen_rams:2:dat_A.data[20]
data_in[53] => asj_fft_data_ram:gen_rams:2:dat_A.data[21]
data_in[54] => asj_fft_data_ram:gen_rams:2:dat_A.data[22]
data_in[55] => asj_fft_data_ram:gen_rams:2:dat_A.data[23]
data_in[56] => asj_fft_data_ram:gen_rams:2:dat_A.data[24]
data_in[57] => asj_fft_data_ram:gen_rams:2:dat_A.data[25]
data_in[58] => asj_fft_data_ram:gen_rams:2:dat_A.data[26]
data_in[59] => asj_fft_data_ram:gen_rams:2:dat_A.data[27]
data_in[60] => asj_fft_data_ram:gen_rams:2:dat_A.data[28]
data_in[61] => asj_fft_data_ram:gen_rams:2:dat_A.data[29]
data_in[62] => asj_fft_data_ram:gen_rams:2:dat_A.data[30]
data_in[63] => asj_fft_data_ram:gen_rams:2:dat_A.data[31]
data_in[64] => asj_fft_data_ram:gen_rams:1:dat_A.data[0]
data_in[65] => asj_fft_data_ram:gen_rams:1:dat_A.data[1]
data_in[66] => asj_fft_data_ram:gen_rams:1:dat_A.data[2]
data_in[67] => asj_fft_data_ram:gen_rams:1:dat_A.data[3]
data_in[68] => asj_fft_data_ram:gen_rams:1:dat_A.data[4]
data_in[69] => asj_fft_data_ram:gen_rams:1:dat_A.data[5]
data_in[70] => asj_fft_data_ram:gen_rams:1:dat_A.data[6]
data_in[71] => asj_fft_data_ram:gen_rams:1:dat_A.data[7]
data_in[72] => asj_fft_data_ram:gen_rams:1:dat_A.data[8]
data_in[73] => asj_fft_data_ram:gen_rams:1:dat_A.data[9]
data_in[74] => asj_fft_data_ram:gen_rams:1:dat_A.data[10]
data_in[75] => asj_fft_data_ram:gen_rams:1:dat_A.data[11]
data_in[76] => asj_fft_data_ram:gen_rams:1:dat_A.data[12]
data_in[77] => asj_fft_data_ram:gen_rams:1:dat_A.data[13]
data_in[78] => asj_fft_data_ram:gen_rams:1:dat_A.data[14]
data_in[79] => asj_fft_data_ram:gen_rams:1:dat_A.data[15]
data_in[80] => asj_fft_data_ram:gen_rams:1:dat_A.data[16]
data_in[81] => asj_fft_data_ram:gen_rams:1:dat_A.data[17]
data_in[82] => asj_fft_data_ram:gen_rams:1:dat_A.data[18]
data_in[83] => asj_fft_data_ram:gen_rams:1:dat_A.data[19]
data_in[84] => asj_fft_data_ram:gen_rams:1:dat_A.data[20]
data_in[85] => asj_fft_data_ram:gen_rams:1:dat_A.data[21]
data_in[86] => asj_fft_data_ram:gen_rams:1:dat_A.data[22]
data_in[87] => asj_fft_data_ram:gen_rams:1:dat_A.data[23]
data_in[88] => asj_fft_data_ram:gen_rams:1:dat_A.data[24]
data_in[89] => asj_fft_data_ram:gen_rams:1:dat_A.data[25]
data_in[90] => asj_fft_data_ram:gen_rams:1:dat_A.data[26]
data_in[91] => asj_fft_data_ram:gen_rams:1:dat_A.data[27]
data_in[92] => asj_fft_data_ram:gen_rams:1:dat_A.data[28]
data_in[93] => asj_fft_data_ram:gen_rams:1:dat_A.data[29]
data_in[94] => asj_fft_data_ram:gen_rams:1:dat_A.data[30]
data_in[95] => asj_fft_data_ram:gen_rams:1:dat_A.data[31]
data_in[96] => asj_fft_data_ram:gen_rams:0:dat_A.data[0]
data_in[97] => asj_fft_data_ram:gen_rams:0:dat_A.data[1]
data_in[98] => asj_fft_data_ram:gen_rams:0:dat_A.data[2]
data_in[99] => asj_fft_data_ram:gen_rams:0:dat_A.data[3]
data_in[100] => asj_fft_data_ram:gen_rams:0:dat_A.data[4]
data_in[101] => asj_fft_data_ram:gen_rams:0:dat_A.data[5]
data_in[102] => asj_fft_data_ram:gen_rams:0:dat_A.data[6]
data_in[103] => asj_fft_data_ram:gen_rams:0:dat_A.data[7]
data_in[104] => asj_fft_data_ram:gen_rams:0:dat_A.data[8]
data_in[105] => asj_fft_data_ram:gen_rams:0:dat_A.data[9]
data_in[106] => asj_fft_data_ram:gen_rams:0:dat_A.data[10]
data_in[107] => asj_fft_data_ram:gen_rams:0:dat_A.data[11]
data_in[108] => asj_fft_data_ram:gen_rams:0:dat_A.data[12]
data_in[109] => asj_fft_data_ram:gen_rams:0:dat_A.data[13]
data_in[110] => asj_fft_data_ram:gen_rams:0:dat_A.data[14]
data_in[111] => asj_fft_data_ram:gen_rams:0:dat_A.data[15]
data_in[112] => asj_fft_data_ram:gen_rams:0:dat_A.data[16]
data_in[113] => asj_fft_data_ram:gen_rams:0:dat_A.data[17]
data_in[114] => asj_fft_data_ram:gen_rams:0:dat_A.data[18]
data_in[115] => asj_fft_data_ram:gen_rams:0:dat_A.data[19]
data_in[116] => asj_fft_data_ram:gen_rams:0:dat_A.data[20]
data_in[117] => asj_fft_data_ram:gen_rams:0:dat_A.data[21]
data_in[118] => asj_fft_data_ram:gen_rams:0:dat_A.data[22]
data_in[119] => asj_fft_data_ram:gen_rams:0:dat_A.data[23]
data_in[120] => asj_fft_data_ram:gen_rams:0:dat_A.data[24]
data_in[121] => asj_fft_data_ram:gen_rams:0:dat_A.data[25]
data_in[122] => asj_fft_data_ram:gen_rams:0:dat_A.data[26]
data_in[123] => asj_fft_data_ram:gen_rams:0:dat_A.data[27]
data_in[124] => asj_fft_data_ram:gen_rams:0:dat_A.data[28]
data_in[125] => asj_fft_data_ram:gen_rams:0:dat_A.data[29]
data_in[126] => asj_fft_data_ram:gen_rams:0:dat_A.data[30]
data_in[127] => asj_fft_data_ram:gen_rams:0:dat_A.data[31]
wren[0] => asj_fft_data_ram:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram:gen_rams:3:dat_A.q[16]
data_out[17] <= asj_fft_data_ram:gen_rams:3:dat_A.q[17]
data_out[18] <= asj_fft_data_ram:gen_rams:3:dat_A.q[18]
data_out[19] <= asj_fft_data_ram:gen_rams:3:dat_A.q[19]
data_out[20] <= asj_fft_data_ram:gen_rams:3:dat_A.q[20]
data_out[21] <= asj_fft_data_ram:gen_rams:3:dat_A.q[21]
data_out[22] <= asj_fft_data_ram:gen_rams:3:dat_A.q[22]
data_out[23] <= asj_fft_data_ram:gen_rams:3:dat_A.q[23]
data_out[24] <= asj_fft_data_ram:gen_rams:3:dat_A.q[24]
data_out[25] <= asj_fft_data_ram:gen_rams:3:dat_A.q[25]
data_out[26] <= asj_fft_data_ram:gen_rams:3:dat_A.q[26]
data_out[27] <= asj_fft_data_ram:gen_rams:3:dat_A.q[27]
data_out[28] <= asj_fft_data_ram:gen_rams:3:dat_A.q[28]
data_out[29] <= asj_fft_data_ram:gen_rams:3:dat_A.q[29]
data_out[30] <= asj_fft_data_ram:gen_rams:3:dat_A.q[30]
data_out[31] <= asj_fft_data_ram:gen_rams:3:dat_A.q[31]
data_out[32] <= asj_fft_data_ram:gen_rams:2:dat_A.q[0]
data_out[33] <= asj_fft_data_ram:gen_rams:2:dat_A.q[1]
data_out[34] <= asj_fft_data_ram:gen_rams:2:dat_A.q[2]
data_out[35] <= asj_fft_data_ram:gen_rams:2:dat_A.q[3]
data_out[36] <= asj_fft_data_ram:gen_rams:2:dat_A.q[4]
data_out[37] <= asj_fft_data_ram:gen_rams:2:dat_A.q[5]
data_out[38] <= asj_fft_data_ram:gen_rams:2:dat_A.q[6]
data_out[39] <= asj_fft_data_ram:gen_rams:2:dat_A.q[7]
data_out[40] <= asj_fft_data_ram:gen_rams:2:dat_A.q[8]
data_out[41] <= asj_fft_data_ram:gen_rams:2:dat_A.q[9]
data_out[42] <= asj_fft_data_ram:gen_rams:2:dat_A.q[10]
data_out[43] <= asj_fft_data_ram:gen_rams:2:dat_A.q[11]
data_out[44] <= asj_fft_data_ram:gen_rams:2:dat_A.q[12]
data_out[45] <= asj_fft_data_ram:gen_rams:2:dat_A.q[13]
data_out[46] <= asj_fft_data_ram:gen_rams:2:dat_A.q[14]
data_out[47] <= asj_fft_data_ram:gen_rams:2:dat_A.q[15]
data_out[48] <= asj_fft_data_ram:gen_rams:2:dat_A.q[16]
data_out[49] <= asj_fft_data_ram:gen_rams:2:dat_A.q[17]
data_out[50] <= asj_fft_data_ram:gen_rams:2:dat_A.q[18]
data_out[51] <= asj_fft_data_ram:gen_rams:2:dat_A.q[19]
data_out[52] <= asj_fft_data_ram:gen_rams:2:dat_A.q[20]
data_out[53] <= asj_fft_data_ram:gen_rams:2:dat_A.q[21]
data_out[54] <= asj_fft_data_ram:gen_rams:2:dat_A.q[22]
data_out[55] <= asj_fft_data_ram:gen_rams:2:dat_A.q[23]
data_out[56] <= asj_fft_data_ram:gen_rams:2:dat_A.q[24]
data_out[57] <= asj_fft_data_ram:gen_rams:2:dat_A.q[25]
data_out[58] <= asj_fft_data_ram:gen_rams:2:dat_A.q[26]
data_out[59] <= asj_fft_data_ram:gen_rams:2:dat_A.q[27]
data_out[60] <= asj_fft_data_ram:gen_rams:2:dat_A.q[28]
data_out[61] <= asj_fft_data_ram:gen_rams:2:dat_A.q[29]
data_out[62] <= asj_fft_data_ram:gen_rams:2:dat_A.q[30]
data_out[63] <= asj_fft_data_ram:gen_rams:2:dat_A.q[31]
data_out[64] <= asj_fft_data_ram:gen_rams:1:dat_A.q[0]
data_out[65] <= asj_fft_data_ram:gen_rams:1:dat_A.q[1]
data_out[66] <= asj_fft_data_ram:gen_rams:1:dat_A.q[2]
data_out[67] <= asj_fft_data_ram:gen_rams:1:dat_A.q[3]
data_out[68] <= asj_fft_data_ram:gen_rams:1:dat_A.q[4]
data_out[69] <= asj_fft_data_ram:gen_rams:1:dat_A.q[5]
data_out[70] <= asj_fft_data_ram:gen_rams:1:dat_A.q[6]
data_out[71] <= asj_fft_data_ram:gen_rams:1:dat_A.q[7]
data_out[72] <= asj_fft_data_ram:gen_rams:1:dat_A.q[8]
data_out[73] <= asj_fft_data_ram:gen_rams:1:dat_A.q[9]
data_out[74] <= asj_fft_data_ram:gen_rams:1:dat_A.q[10]
data_out[75] <= asj_fft_data_ram:gen_rams:1:dat_A.q[11]
data_out[76] <= asj_fft_data_ram:gen_rams:1:dat_A.q[12]
data_out[77] <= asj_fft_data_ram:gen_rams:1:dat_A.q[13]
data_out[78] <= asj_fft_data_ram:gen_rams:1:dat_A.q[14]
data_out[79] <= asj_fft_data_ram:gen_rams:1:dat_A.q[15]
data_out[80] <= asj_fft_data_ram:gen_rams:1:dat_A.q[16]
data_out[81] <= asj_fft_data_ram:gen_rams:1:dat_A.q[17]
data_out[82] <= asj_fft_data_ram:gen_rams:1:dat_A.q[18]
data_out[83] <= asj_fft_data_ram:gen_rams:1:dat_A.q[19]
data_out[84] <= asj_fft_data_ram:gen_rams:1:dat_A.q[20]
data_out[85] <= asj_fft_data_ram:gen_rams:1:dat_A.q[21]
data_out[86] <= asj_fft_data_ram:gen_rams:1:dat_A.q[22]
data_out[87] <= asj_fft_data_ram:gen_rams:1:dat_A.q[23]
data_out[88] <= asj_fft_data_ram:gen_rams:1:dat_A.q[24]
data_out[89] <= asj_fft_data_ram:gen_rams:1:dat_A.q[25]
data_out[90] <= asj_fft_data_ram:gen_rams:1:dat_A.q[26]
data_out[91] <= asj_fft_data_ram:gen_rams:1:dat_A.q[27]
data_out[92] <= asj_fft_data_ram:gen_rams:1:dat_A.q[28]
data_out[93] <= asj_fft_data_ram:gen_rams:1:dat_A.q[29]
data_out[94] <= asj_fft_data_ram:gen_rams:1:dat_A.q[30]
data_out[95] <= asj_fft_data_ram:gen_rams:1:dat_A.q[31]
data_out[96] <= asj_fft_data_ram:gen_rams:0:dat_A.q[0]
data_out[97] <= asj_fft_data_ram:gen_rams:0:dat_A.q[1]
data_out[98] <= asj_fft_data_ram:gen_rams:0:dat_A.q[2]
data_out[99] <= asj_fft_data_ram:gen_rams:0:dat_A.q[3]
data_out[100] <= asj_fft_data_ram:gen_rams:0:dat_A.q[4]
data_out[101] <= asj_fft_data_ram:gen_rams:0:dat_A.q[5]
data_out[102] <= asj_fft_data_ram:gen_rams:0:dat_A.q[6]
data_out[103] <= asj_fft_data_ram:gen_rams:0:dat_A.q[7]
data_out[104] <= asj_fft_data_ram:gen_rams:0:dat_A.q[8]
data_out[105] <= asj_fft_data_ram:gen_rams:0:dat_A.q[9]
data_out[106] <= asj_fft_data_ram:gen_rams:0:dat_A.q[10]
data_out[107] <= asj_fft_data_ram:gen_rams:0:dat_A.q[11]
data_out[108] <= asj_fft_data_ram:gen_rams:0:dat_A.q[12]
data_out[109] <= asj_fft_data_ram:gen_rams:0:dat_A.q[13]
data_out[110] <= asj_fft_data_ram:gen_rams:0:dat_A.q[14]
data_out[111] <= asj_fft_data_ram:gen_rams:0:dat_A.q[15]
data_out[112] <= asj_fft_data_ram:gen_rams:0:dat_A.q[16]
data_out[113] <= asj_fft_data_ram:gen_rams:0:dat_A.q[17]
data_out[114] <= asj_fft_data_ram:gen_rams:0:dat_A.q[18]
data_out[115] <= asj_fft_data_ram:gen_rams:0:dat_A.q[19]
data_out[116] <= asj_fft_data_ram:gen_rams:0:dat_A.q[20]
data_out[117] <= asj_fft_data_ram:gen_rams:0:dat_A.q[21]
data_out[118] <= asj_fft_data_ram:gen_rams:0:dat_A.q[22]
data_out[119] <= asj_fft_data_ram:gen_rams:0:dat_A.q[23]
data_out[120] <= asj_fft_data_ram:gen_rams:0:dat_A.q[24]
data_out[121] <= asj_fft_data_ram:gen_rams:0:dat_A.q[25]
data_out[122] <= asj_fft_data_ram:gen_rams:0:dat_A.q[26]
data_out[123] <= asj_fft_data_ram:gen_rams:0:dat_A.q[27]
data_out[124] <= asj_fft_data_ram:gen_rams:0:dat_A.q[28]
data_out[125] <= asj_fft_data_ram:gen_rams:0:dat_A.q[29]
data_out[126] <= asj_fft_data_ram:gen_rams:0:dat_A.q[30]
data_out[127] <= asj_fft_data_ram:gen_rams:0:dat_A.q[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
data[16] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[16]
data[17] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[17]
data[18] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[18]
data[19] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[19]
data[20] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[20]
data[21] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[21]
data[22] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[22]
data[23] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[23]
data[24] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[24]
data[25] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[25]
data[26] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[26]
data[27] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[27]
data[28] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[28]
data[29] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[29]
data[30] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[30]
data[31] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[31]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
wraddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[4]
wraddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[5]
wraddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[6]
wraddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[7]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
rdaddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[4]
rdaddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[5]
rdaddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[6]
rdaddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[7]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]
q[16] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[16]
q[17] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[17]
q[18] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[18]
q[19] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[19]
q[20] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[20]
q[21] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[21]
q[22] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[22]
q[23] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[23]
q[24] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[24]
q[25] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[25]
q[26] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[26]
q[27] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[27]
q[28] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[28]
q[29] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[29]
q[30] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[30]
q[31] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_0b04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_0b04:auto_generated.rden_b
data_a[0] => altsyncram_0b04:auto_generated.data_a[0]
data_a[1] => altsyncram_0b04:auto_generated.data_a[1]
data_a[2] => altsyncram_0b04:auto_generated.data_a[2]
data_a[3] => altsyncram_0b04:auto_generated.data_a[3]
data_a[4] => altsyncram_0b04:auto_generated.data_a[4]
data_a[5] => altsyncram_0b04:auto_generated.data_a[5]
data_a[6] => altsyncram_0b04:auto_generated.data_a[6]
data_a[7] => altsyncram_0b04:auto_generated.data_a[7]
data_a[8] => altsyncram_0b04:auto_generated.data_a[8]
data_a[9] => altsyncram_0b04:auto_generated.data_a[9]
data_a[10] => altsyncram_0b04:auto_generated.data_a[10]
data_a[11] => altsyncram_0b04:auto_generated.data_a[11]
data_a[12] => altsyncram_0b04:auto_generated.data_a[12]
data_a[13] => altsyncram_0b04:auto_generated.data_a[13]
data_a[14] => altsyncram_0b04:auto_generated.data_a[14]
data_a[15] => altsyncram_0b04:auto_generated.data_a[15]
data_a[16] => altsyncram_0b04:auto_generated.data_a[16]
data_a[17] => altsyncram_0b04:auto_generated.data_a[17]
data_a[18] => altsyncram_0b04:auto_generated.data_a[18]
data_a[19] => altsyncram_0b04:auto_generated.data_a[19]
data_a[20] => altsyncram_0b04:auto_generated.data_a[20]
data_a[21] => altsyncram_0b04:auto_generated.data_a[21]
data_a[22] => altsyncram_0b04:auto_generated.data_a[22]
data_a[23] => altsyncram_0b04:auto_generated.data_a[23]
data_a[24] => altsyncram_0b04:auto_generated.data_a[24]
data_a[25] => altsyncram_0b04:auto_generated.data_a[25]
data_a[26] => altsyncram_0b04:auto_generated.data_a[26]
data_a[27] => altsyncram_0b04:auto_generated.data_a[27]
data_a[28] => altsyncram_0b04:auto_generated.data_a[28]
data_a[29] => altsyncram_0b04:auto_generated.data_a[29]
data_a[30] => altsyncram_0b04:auto_generated.data_a[30]
data_a[31] => altsyncram_0b04:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_0b04:auto_generated.address_a[0]
address_a[1] => altsyncram_0b04:auto_generated.address_a[1]
address_a[2] => altsyncram_0b04:auto_generated.address_a[2]
address_a[3] => altsyncram_0b04:auto_generated.address_a[3]
address_a[4] => altsyncram_0b04:auto_generated.address_a[4]
address_a[5] => altsyncram_0b04:auto_generated.address_a[5]
address_a[6] => altsyncram_0b04:auto_generated.address_a[6]
address_a[7] => altsyncram_0b04:auto_generated.address_a[7]
address_b[0] => altsyncram_0b04:auto_generated.address_b[0]
address_b[1] => altsyncram_0b04:auto_generated.address_b[1]
address_b[2] => altsyncram_0b04:auto_generated.address_b[2]
address_b[3] => altsyncram_0b04:auto_generated.address_b[3]
address_b[4] => altsyncram_0b04:auto_generated.address_b[4]
address_b[5] => altsyncram_0b04:auto_generated.address_b[5]
address_b[6] => altsyncram_0b04:auto_generated.address_b[6]
address_b[7] => altsyncram_0b04:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0b04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0b04:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_0b04:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_0b04:auto_generated.q_b[0]
q_b[1] <= altsyncram_0b04:auto_generated.q_b[1]
q_b[2] <= altsyncram_0b04:auto_generated.q_b[2]
q_b[3] <= altsyncram_0b04:auto_generated.q_b[3]
q_b[4] <= altsyncram_0b04:auto_generated.q_b[4]
q_b[5] <= altsyncram_0b04:auto_generated.q_b[5]
q_b[6] <= altsyncram_0b04:auto_generated.q_b[6]
q_b[7] <= altsyncram_0b04:auto_generated.q_b[7]
q_b[8] <= altsyncram_0b04:auto_generated.q_b[8]
q_b[9] <= altsyncram_0b04:auto_generated.q_b[9]
q_b[10] <= altsyncram_0b04:auto_generated.q_b[10]
q_b[11] <= altsyncram_0b04:auto_generated.q_b[11]
q_b[12] <= altsyncram_0b04:auto_generated.q_b[12]
q_b[13] <= altsyncram_0b04:auto_generated.q_b[13]
q_b[14] <= altsyncram_0b04:auto_generated.q_b[14]
q_b[15] <= altsyncram_0b04:auto_generated.q_b[15]
q_b[16] <= altsyncram_0b04:auto_generated.q_b[16]
q_b[17] <= altsyncram_0b04:auto_generated.q_b[17]
q_b[18] <= altsyncram_0b04:auto_generated.q_b[18]
q_b[19] <= altsyncram_0b04:auto_generated.q_b[19]
q_b[20] <= altsyncram_0b04:auto_generated.q_b[20]
q_b[21] <= altsyncram_0b04:auto_generated.q_b[21]
q_b[22] <= altsyncram_0b04:auto_generated.q_b[22]
q_b[23] <= altsyncram_0b04:auto_generated.q_b[23]
q_b[24] <= altsyncram_0b04:auto_generated.q_b[24]
q_b[25] <= altsyncram_0b04:auto_generated.q_b[25]
q_b[26] <= altsyncram_0b04:auto_generated.q_b[26]
q_b[27] <= altsyncram_0b04:auto_generated.q_b[27]
q_b[28] <= altsyncram_0b04:auto_generated.q_b[28]
q_b[29] <= altsyncram_0b04:auto_generated.q_b[29]
q_b[30] <= altsyncram_0b04:auto_generated.q_b[30]
q_b[31] <= altsyncram_0b04:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0b04:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
data[16] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[16]
data[17] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[17]
data[18] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[18]
data[19] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[19]
data[20] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[20]
data[21] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[21]
data[22] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[22]
data[23] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[23]
data[24] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[24]
data[25] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[25]
data[26] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[26]
data[27] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[27]
data[28] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[28]
data[29] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[29]
data[30] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[30]
data[31] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[31]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
wraddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[4]
wraddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[5]
wraddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[6]
wraddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[7]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
rdaddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[4]
rdaddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[5]
rdaddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[6]
rdaddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[7]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]
q[16] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[16]
q[17] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[17]
q[18] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[18]
q[19] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[19]
q[20] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[20]
q[21] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[21]
q[22] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[22]
q[23] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[23]
q[24] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[24]
q[25] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[25]
q[26] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[26]
q[27] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[27]
q[28] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[28]
q[29] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[29]
q[30] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[30]
q[31] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_0b04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_0b04:auto_generated.rden_b
data_a[0] => altsyncram_0b04:auto_generated.data_a[0]
data_a[1] => altsyncram_0b04:auto_generated.data_a[1]
data_a[2] => altsyncram_0b04:auto_generated.data_a[2]
data_a[3] => altsyncram_0b04:auto_generated.data_a[3]
data_a[4] => altsyncram_0b04:auto_generated.data_a[4]
data_a[5] => altsyncram_0b04:auto_generated.data_a[5]
data_a[6] => altsyncram_0b04:auto_generated.data_a[6]
data_a[7] => altsyncram_0b04:auto_generated.data_a[7]
data_a[8] => altsyncram_0b04:auto_generated.data_a[8]
data_a[9] => altsyncram_0b04:auto_generated.data_a[9]
data_a[10] => altsyncram_0b04:auto_generated.data_a[10]
data_a[11] => altsyncram_0b04:auto_generated.data_a[11]
data_a[12] => altsyncram_0b04:auto_generated.data_a[12]
data_a[13] => altsyncram_0b04:auto_generated.data_a[13]
data_a[14] => altsyncram_0b04:auto_generated.data_a[14]
data_a[15] => altsyncram_0b04:auto_generated.data_a[15]
data_a[16] => altsyncram_0b04:auto_generated.data_a[16]
data_a[17] => altsyncram_0b04:auto_generated.data_a[17]
data_a[18] => altsyncram_0b04:auto_generated.data_a[18]
data_a[19] => altsyncram_0b04:auto_generated.data_a[19]
data_a[20] => altsyncram_0b04:auto_generated.data_a[20]
data_a[21] => altsyncram_0b04:auto_generated.data_a[21]
data_a[22] => altsyncram_0b04:auto_generated.data_a[22]
data_a[23] => altsyncram_0b04:auto_generated.data_a[23]
data_a[24] => altsyncram_0b04:auto_generated.data_a[24]
data_a[25] => altsyncram_0b04:auto_generated.data_a[25]
data_a[26] => altsyncram_0b04:auto_generated.data_a[26]
data_a[27] => altsyncram_0b04:auto_generated.data_a[27]
data_a[28] => altsyncram_0b04:auto_generated.data_a[28]
data_a[29] => altsyncram_0b04:auto_generated.data_a[29]
data_a[30] => altsyncram_0b04:auto_generated.data_a[30]
data_a[31] => altsyncram_0b04:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_0b04:auto_generated.address_a[0]
address_a[1] => altsyncram_0b04:auto_generated.address_a[1]
address_a[2] => altsyncram_0b04:auto_generated.address_a[2]
address_a[3] => altsyncram_0b04:auto_generated.address_a[3]
address_a[4] => altsyncram_0b04:auto_generated.address_a[4]
address_a[5] => altsyncram_0b04:auto_generated.address_a[5]
address_a[6] => altsyncram_0b04:auto_generated.address_a[6]
address_a[7] => altsyncram_0b04:auto_generated.address_a[7]
address_b[0] => altsyncram_0b04:auto_generated.address_b[0]
address_b[1] => altsyncram_0b04:auto_generated.address_b[1]
address_b[2] => altsyncram_0b04:auto_generated.address_b[2]
address_b[3] => altsyncram_0b04:auto_generated.address_b[3]
address_b[4] => altsyncram_0b04:auto_generated.address_b[4]
address_b[5] => altsyncram_0b04:auto_generated.address_b[5]
address_b[6] => altsyncram_0b04:auto_generated.address_b[6]
address_b[7] => altsyncram_0b04:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0b04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0b04:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_0b04:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_0b04:auto_generated.q_b[0]
q_b[1] <= altsyncram_0b04:auto_generated.q_b[1]
q_b[2] <= altsyncram_0b04:auto_generated.q_b[2]
q_b[3] <= altsyncram_0b04:auto_generated.q_b[3]
q_b[4] <= altsyncram_0b04:auto_generated.q_b[4]
q_b[5] <= altsyncram_0b04:auto_generated.q_b[5]
q_b[6] <= altsyncram_0b04:auto_generated.q_b[6]
q_b[7] <= altsyncram_0b04:auto_generated.q_b[7]
q_b[8] <= altsyncram_0b04:auto_generated.q_b[8]
q_b[9] <= altsyncram_0b04:auto_generated.q_b[9]
q_b[10] <= altsyncram_0b04:auto_generated.q_b[10]
q_b[11] <= altsyncram_0b04:auto_generated.q_b[11]
q_b[12] <= altsyncram_0b04:auto_generated.q_b[12]
q_b[13] <= altsyncram_0b04:auto_generated.q_b[13]
q_b[14] <= altsyncram_0b04:auto_generated.q_b[14]
q_b[15] <= altsyncram_0b04:auto_generated.q_b[15]
q_b[16] <= altsyncram_0b04:auto_generated.q_b[16]
q_b[17] <= altsyncram_0b04:auto_generated.q_b[17]
q_b[18] <= altsyncram_0b04:auto_generated.q_b[18]
q_b[19] <= altsyncram_0b04:auto_generated.q_b[19]
q_b[20] <= altsyncram_0b04:auto_generated.q_b[20]
q_b[21] <= altsyncram_0b04:auto_generated.q_b[21]
q_b[22] <= altsyncram_0b04:auto_generated.q_b[22]
q_b[23] <= altsyncram_0b04:auto_generated.q_b[23]
q_b[24] <= altsyncram_0b04:auto_generated.q_b[24]
q_b[25] <= altsyncram_0b04:auto_generated.q_b[25]
q_b[26] <= altsyncram_0b04:auto_generated.q_b[26]
q_b[27] <= altsyncram_0b04:auto_generated.q_b[27]
q_b[28] <= altsyncram_0b04:auto_generated.q_b[28]
q_b[29] <= altsyncram_0b04:auto_generated.q_b[29]
q_b[30] <= altsyncram_0b04:auto_generated.q_b[30]
q_b[31] <= altsyncram_0b04:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0b04:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
data[16] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[16]
data[17] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[17]
data[18] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[18]
data[19] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[19]
data[20] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[20]
data[21] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[21]
data[22] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[22]
data[23] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[23]
data[24] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[24]
data[25] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[25]
data[26] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[26]
data[27] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[27]
data[28] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[28]
data[29] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[29]
data[30] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[30]
data[31] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[31]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
wraddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[4]
wraddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[5]
wraddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[6]
wraddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[7]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
rdaddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[4]
rdaddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[5]
rdaddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[6]
rdaddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[7]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]
q[16] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[16]
q[17] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[17]
q[18] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[18]
q[19] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[19]
q[20] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[20]
q[21] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[21]
q[22] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[22]
q[23] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[23]
q[24] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[24]
q[25] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[25]
q[26] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[26]
q[27] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[27]
q[28] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[28]
q[29] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[29]
q[30] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[30]
q[31] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_0b04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_0b04:auto_generated.rden_b
data_a[0] => altsyncram_0b04:auto_generated.data_a[0]
data_a[1] => altsyncram_0b04:auto_generated.data_a[1]
data_a[2] => altsyncram_0b04:auto_generated.data_a[2]
data_a[3] => altsyncram_0b04:auto_generated.data_a[3]
data_a[4] => altsyncram_0b04:auto_generated.data_a[4]
data_a[5] => altsyncram_0b04:auto_generated.data_a[5]
data_a[6] => altsyncram_0b04:auto_generated.data_a[6]
data_a[7] => altsyncram_0b04:auto_generated.data_a[7]
data_a[8] => altsyncram_0b04:auto_generated.data_a[8]
data_a[9] => altsyncram_0b04:auto_generated.data_a[9]
data_a[10] => altsyncram_0b04:auto_generated.data_a[10]
data_a[11] => altsyncram_0b04:auto_generated.data_a[11]
data_a[12] => altsyncram_0b04:auto_generated.data_a[12]
data_a[13] => altsyncram_0b04:auto_generated.data_a[13]
data_a[14] => altsyncram_0b04:auto_generated.data_a[14]
data_a[15] => altsyncram_0b04:auto_generated.data_a[15]
data_a[16] => altsyncram_0b04:auto_generated.data_a[16]
data_a[17] => altsyncram_0b04:auto_generated.data_a[17]
data_a[18] => altsyncram_0b04:auto_generated.data_a[18]
data_a[19] => altsyncram_0b04:auto_generated.data_a[19]
data_a[20] => altsyncram_0b04:auto_generated.data_a[20]
data_a[21] => altsyncram_0b04:auto_generated.data_a[21]
data_a[22] => altsyncram_0b04:auto_generated.data_a[22]
data_a[23] => altsyncram_0b04:auto_generated.data_a[23]
data_a[24] => altsyncram_0b04:auto_generated.data_a[24]
data_a[25] => altsyncram_0b04:auto_generated.data_a[25]
data_a[26] => altsyncram_0b04:auto_generated.data_a[26]
data_a[27] => altsyncram_0b04:auto_generated.data_a[27]
data_a[28] => altsyncram_0b04:auto_generated.data_a[28]
data_a[29] => altsyncram_0b04:auto_generated.data_a[29]
data_a[30] => altsyncram_0b04:auto_generated.data_a[30]
data_a[31] => altsyncram_0b04:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_0b04:auto_generated.address_a[0]
address_a[1] => altsyncram_0b04:auto_generated.address_a[1]
address_a[2] => altsyncram_0b04:auto_generated.address_a[2]
address_a[3] => altsyncram_0b04:auto_generated.address_a[3]
address_a[4] => altsyncram_0b04:auto_generated.address_a[4]
address_a[5] => altsyncram_0b04:auto_generated.address_a[5]
address_a[6] => altsyncram_0b04:auto_generated.address_a[6]
address_a[7] => altsyncram_0b04:auto_generated.address_a[7]
address_b[0] => altsyncram_0b04:auto_generated.address_b[0]
address_b[1] => altsyncram_0b04:auto_generated.address_b[1]
address_b[2] => altsyncram_0b04:auto_generated.address_b[2]
address_b[3] => altsyncram_0b04:auto_generated.address_b[3]
address_b[4] => altsyncram_0b04:auto_generated.address_b[4]
address_b[5] => altsyncram_0b04:auto_generated.address_b[5]
address_b[6] => altsyncram_0b04:auto_generated.address_b[6]
address_b[7] => altsyncram_0b04:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0b04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0b04:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_0b04:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_0b04:auto_generated.q_b[0]
q_b[1] <= altsyncram_0b04:auto_generated.q_b[1]
q_b[2] <= altsyncram_0b04:auto_generated.q_b[2]
q_b[3] <= altsyncram_0b04:auto_generated.q_b[3]
q_b[4] <= altsyncram_0b04:auto_generated.q_b[4]
q_b[5] <= altsyncram_0b04:auto_generated.q_b[5]
q_b[6] <= altsyncram_0b04:auto_generated.q_b[6]
q_b[7] <= altsyncram_0b04:auto_generated.q_b[7]
q_b[8] <= altsyncram_0b04:auto_generated.q_b[8]
q_b[9] <= altsyncram_0b04:auto_generated.q_b[9]
q_b[10] <= altsyncram_0b04:auto_generated.q_b[10]
q_b[11] <= altsyncram_0b04:auto_generated.q_b[11]
q_b[12] <= altsyncram_0b04:auto_generated.q_b[12]
q_b[13] <= altsyncram_0b04:auto_generated.q_b[13]
q_b[14] <= altsyncram_0b04:auto_generated.q_b[14]
q_b[15] <= altsyncram_0b04:auto_generated.q_b[15]
q_b[16] <= altsyncram_0b04:auto_generated.q_b[16]
q_b[17] <= altsyncram_0b04:auto_generated.q_b[17]
q_b[18] <= altsyncram_0b04:auto_generated.q_b[18]
q_b[19] <= altsyncram_0b04:auto_generated.q_b[19]
q_b[20] <= altsyncram_0b04:auto_generated.q_b[20]
q_b[21] <= altsyncram_0b04:auto_generated.q_b[21]
q_b[22] <= altsyncram_0b04:auto_generated.q_b[22]
q_b[23] <= altsyncram_0b04:auto_generated.q_b[23]
q_b[24] <= altsyncram_0b04:auto_generated.q_b[24]
q_b[25] <= altsyncram_0b04:auto_generated.q_b[25]
q_b[26] <= altsyncram_0b04:auto_generated.q_b[26]
q_b[27] <= altsyncram_0b04:auto_generated.q_b[27]
q_b[28] <= altsyncram_0b04:auto_generated.q_b[28]
q_b[29] <= altsyncram_0b04:auto_generated.q_b[29]
q_b[30] <= altsyncram_0b04:auto_generated.q_b[30]
q_b[31] <= altsyncram_0b04:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0b04:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
data[16] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[16]
data[17] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[17]
data[18] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[18]
data[19] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[19]
data[20] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[20]
data[21] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[21]
data[22] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[22]
data[23] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[23]
data[24] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[24]
data[25] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[25]
data[26] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[26]
data[27] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[27]
data[28] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[28]
data[29] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[29]
data[30] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[30]
data[31] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[31]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
wraddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[4]
wraddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[5]
wraddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[6]
wraddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[7]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
rdaddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[4]
rdaddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[5]
rdaddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[6]
rdaddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[7]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]
q[16] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[16]
q[17] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[17]
q[18] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[18]
q[19] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[19]
q[20] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[20]
q[21] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[21]
q[22] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[22]
q[23] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[23]
q[24] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[24]
q[25] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[25]
q[26] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[26]
q[27] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[27]
q[28] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[28]
q[29] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[29]
q[30] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[30]
q[31] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_0b04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_0b04:auto_generated.rden_b
data_a[0] => altsyncram_0b04:auto_generated.data_a[0]
data_a[1] => altsyncram_0b04:auto_generated.data_a[1]
data_a[2] => altsyncram_0b04:auto_generated.data_a[2]
data_a[3] => altsyncram_0b04:auto_generated.data_a[3]
data_a[4] => altsyncram_0b04:auto_generated.data_a[4]
data_a[5] => altsyncram_0b04:auto_generated.data_a[5]
data_a[6] => altsyncram_0b04:auto_generated.data_a[6]
data_a[7] => altsyncram_0b04:auto_generated.data_a[7]
data_a[8] => altsyncram_0b04:auto_generated.data_a[8]
data_a[9] => altsyncram_0b04:auto_generated.data_a[9]
data_a[10] => altsyncram_0b04:auto_generated.data_a[10]
data_a[11] => altsyncram_0b04:auto_generated.data_a[11]
data_a[12] => altsyncram_0b04:auto_generated.data_a[12]
data_a[13] => altsyncram_0b04:auto_generated.data_a[13]
data_a[14] => altsyncram_0b04:auto_generated.data_a[14]
data_a[15] => altsyncram_0b04:auto_generated.data_a[15]
data_a[16] => altsyncram_0b04:auto_generated.data_a[16]
data_a[17] => altsyncram_0b04:auto_generated.data_a[17]
data_a[18] => altsyncram_0b04:auto_generated.data_a[18]
data_a[19] => altsyncram_0b04:auto_generated.data_a[19]
data_a[20] => altsyncram_0b04:auto_generated.data_a[20]
data_a[21] => altsyncram_0b04:auto_generated.data_a[21]
data_a[22] => altsyncram_0b04:auto_generated.data_a[22]
data_a[23] => altsyncram_0b04:auto_generated.data_a[23]
data_a[24] => altsyncram_0b04:auto_generated.data_a[24]
data_a[25] => altsyncram_0b04:auto_generated.data_a[25]
data_a[26] => altsyncram_0b04:auto_generated.data_a[26]
data_a[27] => altsyncram_0b04:auto_generated.data_a[27]
data_a[28] => altsyncram_0b04:auto_generated.data_a[28]
data_a[29] => altsyncram_0b04:auto_generated.data_a[29]
data_a[30] => altsyncram_0b04:auto_generated.data_a[30]
data_a[31] => altsyncram_0b04:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_0b04:auto_generated.address_a[0]
address_a[1] => altsyncram_0b04:auto_generated.address_a[1]
address_a[2] => altsyncram_0b04:auto_generated.address_a[2]
address_a[3] => altsyncram_0b04:auto_generated.address_a[3]
address_a[4] => altsyncram_0b04:auto_generated.address_a[4]
address_a[5] => altsyncram_0b04:auto_generated.address_a[5]
address_a[6] => altsyncram_0b04:auto_generated.address_a[6]
address_a[7] => altsyncram_0b04:auto_generated.address_a[7]
address_b[0] => altsyncram_0b04:auto_generated.address_b[0]
address_b[1] => altsyncram_0b04:auto_generated.address_b[1]
address_b[2] => altsyncram_0b04:auto_generated.address_b[2]
address_b[3] => altsyncram_0b04:auto_generated.address_b[3]
address_b[4] => altsyncram_0b04:auto_generated.address_b[4]
address_b[5] => altsyncram_0b04:auto_generated.address_b[5]
address_b[6] => altsyncram_0b04:auto_generated.address_b[6]
address_b[7] => altsyncram_0b04:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0b04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0b04:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_0b04:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_0b04:auto_generated.q_b[0]
q_b[1] <= altsyncram_0b04:auto_generated.q_b[1]
q_b[2] <= altsyncram_0b04:auto_generated.q_b[2]
q_b[3] <= altsyncram_0b04:auto_generated.q_b[3]
q_b[4] <= altsyncram_0b04:auto_generated.q_b[4]
q_b[5] <= altsyncram_0b04:auto_generated.q_b[5]
q_b[6] <= altsyncram_0b04:auto_generated.q_b[6]
q_b[7] <= altsyncram_0b04:auto_generated.q_b[7]
q_b[8] <= altsyncram_0b04:auto_generated.q_b[8]
q_b[9] <= altsyncram_0b04:auto_generated.q_b[9]
q_b[10] <= altsyncram_0b04:auto_generated.q_b[10]
q_b[11] <= altsyncram_0b04:auto_generated.q_b[11]
q_b[12] <= altsyncram_0b04:auto_generated.q_b[12]
q_b[13] <= altsyncram_0b04:auto_generated.q_b[13]
q_b[14] <= altsyncram_0b04:auto_generated.q_b[14]
q_b[15] <= altsyncram_0b04:auto_generated.q_b[15]
q_b[16] <= altsyncram_0b04:auto_generated.q_b[16]
q_b[17] <= altsyncram_0b04:auto_generated.q_b[17]
q_b[18] <= altsyncram_0b04:auto_generated.q_b[18]
q_b[19] <= altsyncram_0b04:auto_generated.q_b[19]
q_b[20] <= altsyncram_0b04:auto_generated.q_b[20]
q_b[21] <= altsyncram_0b04:auto_generated.q_b[21]
q_b[22] <= altsyncram_0b04:auto_generated.q_b[22]
q_b[23] <= altsyncram_0b04:auto_generated.q_b[23]
q_b[24] <= altsyncram_0b04:auto_generated.q_b[24]
q_b[25] <= altsyncram_0b04:auto_generated.q_b[25]
q_b[26] <= altsyncram_0b04:auto_generated.q_b[26]
q_b[27] <= altsyncram_0b04:auto_generated.q_b[27]
q_b[28] <= altsyncram_0b04:auto_generated.q_b[28]
q_b[29] <= altsyncram_0b04:auto_generated.q_b[29]
q_b[30] <= altsyncram_0b04:auto_generated.q_b[30]
q_b[31] <= altsyncram_0b04:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_B|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0b04:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C
clk => asj_fft_data_ram:gen_rams:0:dat_A.clock
clk => asj_fft_data_ram:gen_rams:1:dat_A.clock
clk => asj_fft_data_ram:gen_rams:2:dat_A.clock
clk => asj_fft_data_ram:gen_rams:3:dat_A.clock
global_clock_enable => asj_fft_data_ram:gen_rams:0:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:1:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:2:dat_A.global_clock_enable
global_clock_enable => asj_fft_data_ram:gen_rams:3:dat_A.global_clock_enable
rdaddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[0]
rdaddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[1]
rdaddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[2]
rdaddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[3]
rdaddress[4] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[4]
rdaddress[5] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[5]
rdaddress[6] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[6]
rdaddress[7] => asj_fft_data_ram:gen_rams:3:dat_A.rdaddress[7]
rdaddress[8] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[0]
rdaddress[9] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[1]
rdaddress[10] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[2]
rdaddress[11] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[3]
rdaddress[12] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[4]
rdaddress[13] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[5]
rdaddress[14] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[6]
rdaddress[15] => asj_fft_data_ram:gen_rams:2:dat_A.rdaddress[7]
rdaddress[16] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[0]
rdaddress[17] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[1]
rdaddress[18] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[2]
rdaddress[19] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[3]
rdaddress[20] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[4]
rdaddress[21] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[5]
rdaddress[22] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[6]
rdaddress[23] => asj_fft_data_ram:gen_rams:1:dat_A.rdaddress[7]
rdaddress[24] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[0]
rdaddress[25] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[1]
rdaddress[26] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[2]
rdaddress[27] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[3]
rdaddress[28] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[4]
rdaddress[29] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[5]
rdaddress[30] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[6]
rdaddress[31] => asj_fft_data_ram:gen_rams:0:dat_A.rdaddress[7]
wraddress[0] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[0]
wraddress[1] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[1]
wraddress[2] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[2]
wraddress[3] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[3]
wraddress[4] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[4]
wraddress[5] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[5]
wraddress[6] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[6]
wraddress[7] => asj_fft_data_ram:gen_rams:3:dat_A.wraddress[7]
wraddress[8] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[0]
wraddress[9] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[1]
wraddress[10] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[2]
wraddress[11] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[3]
wraddress[12] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[4]
wraddress[13] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[5]
wraddress[14] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[6]
wraddress[15] => asj_fft_data_ram:gen_rams:2:dat_A.wraddress[7]
wraddress[16] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[0]
wraddress[17] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[1]
wraddress[18] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[2]
wraddress[19] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[3]
wraddress[20] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[4]
wraddress[21] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[5]
wraddress[22] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[6]
wraddress[23] => asj_fft_data_ram:gen_rams:1:dat_A.wraddress[7]
wraddress[24] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[0]
wraddress[25] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[1]
wraddress[26] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[2]
wraddress[27] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[3]
wraddress[28] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[4]
wraddress[29] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[5]
wraddress[30] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[6]
wraddress[31] => asj_fft_data_ram:gen_rams:0:dat_A.wraddress[7]
data_in[0] => asj_fft_data_ram:gen_rams:3:dat_A.data[0]
data_in[1] => asj_fft_data_ram:gen_rams:3:dat_A.data[1]
data_in[2] => asj_fft_data_ram:gen_rams:3:dat_A.data[2]
data_in[3] => asj_fft_data_ram:gen_rams:3:dat_A.data[3]
data_in[4] => asj_fft_data_ram:gen_rams:3:dat_A.data[4]
data_in[5] => asj_fft_data_ram:gen_rams:3:dat_A.data[5]
data_in[6] => asj_fft_data_ram:gen_rams:3:dat_A.data[6]
data_in[7] => asj_fft_data_ram:gen_rams:3:dat_A.data[7]
data_in[8] => asj_fft_data_ram:gen_rams:3:dat_A.data[8]
data_in[9] => asj_fft_data_ram:gen_rams:3:dat_A.data[9]
data_in[10] => asj_fft_data_ram:gen_rams:3:dat_A.data[10]
data_in[11] => asj_fft_data_ram:gen_rams:3:dat_A.data[11]
data_in[12] => asj_fft_data_ram:gen_rams:3:dat_A.data[12]
data_in[13] => asj_fft_data_ram:gen_rams:3:dat_A.data[13]
data_in[14] => asj_fft_data_ram:gen_rams:3:dat_A.data[14]
data_in[15] => asj_fft_data_ram:gen_rams:3:dat_A.data[15]
data_in[16] => asj_fft_data_ram:gen_rams:3:dat_A.data[16]
data_in[17] => asj_fft_data_ram:gen_rams:3:dat_A.data[17]
data_in[18] => asj_fft_data_ram:gen_rams:3:dat_A.data[18]
data_in[19] => asj_fft_data_ram:gen_rams:3:dat_A.data[19]
data_in[20] => asj_fft_data_ram:gen_rams:3:dat_A.data[20]
data_in[21] => asj_fft_data_ram:gen_rams:3:dat_A.data[21]
data_in[22] => asj_fft_data_ram:gen_rams:3:dat_A.data[22]
data_in[23] => asj_fft_data_ram:gen_rams:3:dat_A.data[23]
data_in[24] => asj_fft_data_ram:gen_rams:3:dat_A.data[24]
data_in[25] => asj_fft_data_ram:gen_rams:3:dat_A.data[25]
data_in[26] => asj_fft_data_ram:gen_rams:3:dat_A.data[26]
data_in[27] => asj_fft_data_ram:gen_rams:3:dat_A.data[27]
data_in[28] => asj_fft_data_ram:gen_rams:3:dat_A.data[28]
data_in[29] => asj_fft_data_ram:gen_rams:3:dat_A.data[29]
data_in[30] => asj_fft_data_ram:gen_rams:3:dat_A.data[30]
data_in[31] => asj_fft_data_ram:gen_rams:3:dat_A.data[31]
data_in[32] => asj_fft_data_ram:gen_rams:2:dat_A.data[0]
data_in[33] => asj_fft_data_ram:gen_rams:2:dat_A.data[1]
data_in[34] => asj_fft_data_ram:gen_rams:2:dat_A.data[2]
data_in[35] => asj_fft_data_ram:gen_rams:2:dat_A.data[3]
data_in[36] => asj_fft_data_ram:gen_rams:2:dat_A.data[4]
data_in[37] => asj_fft_data_ram:gen_rams:2:dat_A.data[5]
data_in[38] => asj_fft_data_ram:gen_rams:2:dat_A.data[6]
data_in[39] => asj_fft_data_ram:gen_rams:2:dat_A.data[7]
data_in[40] => asj_fft_data_ram:gen_rams:2:dat_A.data[8]
data_in[41] => asj_fft_data_ram:gen_rams:2:dat_A.data[9]
data_in[42] => asj_fft_data_ram:gen_rams:2:dat_A.data[10]
data_in[43] => asj_fft_data_ram:gen_rams:2:dat_A.data[11]
data_in[44] => asj_fft_data_ram:gen_rams:2:dat_A.data[12]
data_in[45] => asj_fft_data_ram:gen_rams:2:dat_A.data[13]
data_in[46] => asj_fft_data_ram:gen_rams:2:dat_A.data[14]
data_in[47] => asj_fft_data_ram:gen_rams:2:dat_A.data[15]
data_in[48] => asj_fft_data_ram:gen_rams:2:dat_A.data[16]
data_in[49] => asj_fft_data_ram:gen_rams:2:dat_A.data[17]
data_in[50] => asj_fft_data_ram:gen_rams:2:dat_A.data[18]
data_in[51] => asj_fft_data_ram:gen_rams:2:dat_A.data[19]
data_in[52] => asj_fft_data_ram:gen_rams:2:dat_A.data[20]
data_in[53] => asj_fft_data_ram:gen_rams:2:dat_A.data[21]
data_in[54] => asj_fft_data_ram:gen_rams:2:dat_A.data[22]
data_in[55] => asj_fft_data_ram:gen_rams:2:dat_A.data[23]
data_in[56] => asj_fft_data_ram:gen_rams:2:dat_A.data[24]
data_in[57] => asj_fft_data_ram:gen_rams:2:dat_A.data[25]
data_in[58] => asj_fft_data_ram:gen_rams:2:dat_A.data[26]
data_in[59] => asj_fft_data_ram:gen_rams:2:dat_A.data[27]
data_in[60] => asj_fft_data_ram:gen_rams:2:dat_A.data[28]
data_in[61] => asj_fft_data_ram:gen_rams:2:dat_A.data[29]
data_in[62] => asj_fft_data_ram:gen_rams:2:dat_A.data[30]
data_in[63] => asj_fft_data_ram:gen_rams:2:dat_A.data[31]
data_in[64] => asj_fft_data_ram:gen_rams:1:dat_A.data[0]
data_in[65] => asj_fft_data_ram:gen_rams:1:dat_A.data[1]
data_in[66] => asj_fft_data_ram:gen_rams:1:dat_A.data[2]
data_in[67] => asj_fft_data_ram:gen_rams:1:dat_A.data[3]
data_in[68] => asj_fft_data_ram:gen_rams:1:dat_A.data[4]
data_in[69] => asj_fft_data_ram:gen_rams:1:dat_A.data[5]
data_in[70] => asj_fft_data_ram:gen_rams:1:dat_A.data[6]
data_in[71] => asj_fft_data_ram:gen_rams:1:dat_A.data[7]
data_in[72] => asj_fft_data_ram:gen_rams:1:dat_A.data[8]
data_in[73] => asj_fft_data_ram:gen_rams:1:dat_A.data[9]
data_in[74] => asj_fft_data_ram:gen_rams:1:dat_A.data[10]
data_in[75] => asj_fft_data_ram:gen_rams:1:dat_A.data[11]
data_in[76] => asj_fft_data_ram:gen_rams:1:dat_A.data[12]
data_in[77] => asj_fft_data_ram:gen_rams:1:dat_A.data[13]
data_in[78] => asj_fft_data_ram:gen_rams:1:dat_A.data[14]
data_in[79] => asj_fft_data_ram:gen_rams:1:dat_A.data[15]
data_in[80] => asj_fft_data_ram:gen_rams:1:dat_A.data[16]
data_in[81] => asj_fft_data_ram:gen_rams:1:dat_A.data[17]
data_in[82] => asj_fft_data_ram:gen_rams:1:dat_A.data[18]
data_in[83] => asj_fft_data_ram:gen_rams:1:dat_A.data[19]
data_in[84] => asj_fft_data_ram:gen_rams:1:dat_A.data[20]
data_in[85] => asj_fft_data_ram:gen_rams:1:dat_A.data[21]
data_in[86] => asj_fft_data_ram:gen_rams:1:dat_A.data[22]
data_in[87] => asj_fft_data_ram:gen_rams:1:dat_A.data[23]
data_in[88] => asj_fft_data_ram:gen_rams:1:dat_A.data[24]
data_in[89] => asj_fft_data_ram:gen_rams:1:dat_A.data[25]
data_in[90] => asj_fft_data_ram:gen_rams:1:dat_A.data[26]
data_in[91] => asj_fft_data_ram:gen_rams:1:dat_A.data[27]
data_in[92] => asj_fft_data_ram:gen_rams:1:dat_A.data[28]
data_in[93] => asj_fft_data_ram:gen_rams:1:dat_A.data[29]
data_in[94] => asj_fft_data_ram:gen_rams:1:dat_A.data[30]
data_in[95] => asj_fft_data_ram:gen_rams:1:dat_A.data[31]
data_in[96] => asj_fft_data_ram:gen_rams:0:dat_A.data[0]
data_in[97] => asj_fft_data_ram:gen_rams:0:dat_A.data[1]
data_in[98] => asj_fft_data_ram:gen_rams:0:dat_A.data[2]
data_in[99] => asj_fft_data_ram:gen_rams:0:dat_A.data[3]
data_in[100] => asj_fft_data_ram:gen_rams:0:dat_A.data[4]
data_in[101] => asj_fft_data_ram:gen_rams:0:dat_A.data[5]
data_in[102] => asj_fft_data_ram:gen_rams:0:dat_A.data[6]
data_in[103] => asj_fft_data_ram:gen_rams:0:dat_A.data[7]
data_in[104] => asj_fft_data_ram:gen_rams:0:dat_A.data[8]
data_in[105] => asj_fft_data_ram:gen_rams:0:dat_A.data[9]
data_in[106] => asj_fft_data_ram:gen_rams:0:dat_A.data[10]
data_in[107] => asj_fft_data_ram:gen_rams:0:dat_A.data[11]
data_in[108] => asj_fft_data_ram:gen_rams:0:dat_A.data[12]
data_in[109] => asj_fft_data_ram:gen_rams:0:dat_A.data[13]
data_in[110] => asj_fft_data_ram:gen_rams:0:dat_A.data[14]
data_in[111] => asj_fft_data_ram:gen_rams:0:dat_A.data[15]
data_in[112] => asj_fft_data_ram:gen_rams:0:dat_A.data[16]
data_in[113] => asj_fft_data_ram:gen_rams:0:dat_A.data[17]
data_in[114] => asj_fft_data_ram:gen_rams:0:dat_A.data[18]
data_in[115] => asj_fft_data_ram:gen_rams:0:dat_A.data[19]
data_in[116] => asj_fft_data_ram:gen_rams:0:dat_A.data[20]
data_in[117] => asj_fft_data_ram:gen_rams:0:dat_A.data[21]
data_in[118] => asj_fft_data_ram:gen_rams:0:dat_A.data[22]
data_in[119] => asj_fft_data_ram:gen_rams:0:dat_A.data[23]
data_in[120] => asj_fft_data_ram:gen_rams:0:dat_A.data[24]
data_in[121] => asj_fft_data_ram:gen_rams:0:dat_A.data[25]
data_in[122] => asj_fft_data_ram:gen_rams:0:dat_A.data[26]
data_in[123] => asj_fft_data_ram:gen_rams:0:dat_A.data[27]
data_in[124] => asj_fft_data_ram:gen_rams:0:dat_A.data[28]
data_in[125] => asj_fft_data_ram:gen_rams:0:dat_A.data[29]
data_in[126] => asj_fft_data_ram:gen_rams:0:dat_A.data[30]
data_in[127] => asj_fft_data_ram:gen_rams:0:dat_A.data[31]
wren[0] => asj_fft_data_ram:gen_rams:0:dat_A.wren
wren[1] => asj_fft_data_ram:gen_rams:1:dat_A.wren
wren[2] => asj_fft_data_ram:gen_rams:2:dat_A.wren
wren[3] => asj_fft_data_ram:gen_rams:3:dat_A.wren
rden[0] => asj_fft_data_ram:gen_rams:0:dat_A.rden
rden[1] => asj_fft_data_ram:gen_rams:1:dat_A.rden
rden[2] => asj_fft_data_ram:gen_rams:2:dat_A.rden
rden[3] => asj_fft_data_ram:gen_rams:3:dat_A.rden
data_out[0] <= asj_fft_data_ram:gen_rams:3:dat_A.q[0]
data_out[1] <= asj_fft_data_ram:gen_rams:3:dat_A.q[1]
data_out[2] <= asj_fft_data_ram:gen_rams:3:dat_A.q[2]
data_out[3] <= asj_fft_data_ram:gen_rams:3:dat_A.q[3]
data_out[4] <= asj_fft_data_ram:gen_rams:3:dat_A.q[4]
data_out[5] <= asj_fft_data_ram:gen_rams:3:dat_A.q[5]
data_out[6] <= asj_fft_data_ram:gen_rams:3:dat_A.q[6]
data_out[7] <= asj_fft_data_ram:gen_rams:3:dat_A.q[7]
data_out[8] <= asj_fft_data_ram:gen_rams:3:dat_A.q[8]
data_out[9] <= asj_fft_data_ram:gen_rams:3:dat_A.q[9]
data_out[10] <= asj_fft_data_ram:gen_rams:3:dat_A.q[10]
data_out[11] <= asj_fft_data_ram:gen_rams:3:dat_A.q[11]
data_out[12] <= asj_fft_data_ram:gen_rams:3:dat_A.q[12]
data_out[13] <= asj_fft_data_ram:gen_rams:3:dat_A.q[13]
data_out[14] <= asj_fft_data_ram:gen_rams:3:dat_A.q[14]
data_out[15] <= asj_fft_data_ram:gen_rams:3:dat_A.q[15]
data_out[16] <= asj_fft_data_ram:gen_rams:3:dat_A.q[16]
data_out[17] <= asj_fft_data_ram:gen_rams:3:dat_A.q[17]
data_out[18] <= asj_fft_data_ram:gen_rams:3:dat_A.q[18]
data_out[19] <= asj_fft_data_ram:gen_rams:3:dat_A.q[19]
data_out[20] <= asj_fft_data_ram:gen_rams:3:dat_A.q[20]
data_out[21] <= asj_fft_data_ram:gen_rams:3:dat_A.q[21]
data_out[22] <= asj_fft_data_ram:gen_rams:3:dat_A.q[22]
data_out[23] <= asj_fft_data_ram:gen_rams:3:dat_A.q[23]
data_out[24] <= asj_fft_data_ram:gen_rams:3:dat_A.q[24]
data_out[25] <= asj_fft_data_ram:gen_rams:3:dat_A.q[25]
data_out[26] <= asj_fft_data_ram:gen_rams:3:dat_A.q[26]
data_out[27] <= asj_fft_data_ram:gen_rams:3:dat_A.q[27]
data_out[28] <= asj_fft_data_ram:gen_rams:3:dat_A.q[28]
data_out[29] <= asj_fft_data_ram:gen_rams:3:dat_A.q[29]
data_out[30] <= asj_fft_data_ram:gen_rams:3:dat_A.q[30]
data_out[31] <= asj_fft_data_ram:gen_rams:3:dat_A.q[31]
data_out[32] <= asj_fft_data_ram:gen_rams:2:dat_A.q[0]
data_out[33] <= asj_fft_data_ram:gen_rams:2:dat_A.q[1]
data_out[34] <= asj_fft_data_ram:gen_rams:2:dat_A.q[2]
data_out[35] <= asj_fft_data_ram:gen_rams:2:dat_A.q[3]
data_out[36] <= asj_fft_data_ram:gen_rams:2:dat_A.q[4]
data_out[37] <= asj_fft_data_ram:gen_rams:2:dat_A.q[5]
data_out[38] <= asj_fft_data_ram:gen_rams:2:dat_A.q[6]
data_out[39] <= asj_fft_data_ram:gen_rams:2:dat_A.q[7]
data_out[40] <= asj_fft_data_ram:gen_rams:2:dat_A.q[8]
data_out[41] <= asj_fft_data_ram:gen_rams:2:dat_A.q[9]
data_out[42] <= asj_fft_data_ram:gen_rams:2:dat_A.q[10]
data_out[43] <= asj_fft_data_ram:gen_rams:2:dat_A.q[11]
data_out[44] <= asj_fft_data_ram:gen_rams:2:dat_A.q[12]
data_out[45] <= asj_fft_data_ram:gen_rams:2:dat_A.q[13]
data_out[46] <= asj_fft_data_ram:gen_rams:2:dat_A.q[14]
data_out[47] <= asj_fft_data_ram:gen_rams:2:dat_A.q[15]
data_out[48] <= asj_fft_data_ram:gen_rams:2:dat_A.q[16]
data_out[49] <= asj_fft_data_ram:gen_rams:2:dat_A.q[17]
data_out[50] <= asj_fft_data_ram:gen_rams:2:dat_A.q[18]
data_out[51] <= asj_fft_data_ram:gen_rams:2:dat_A.q[19]
data_out[52] <= asj_fft_data_ram:gen_rams:2:dat_A.q[20]
data_out[53] <= asj_fft_data_ram:gen_rams:2:dat_A.q[21]
data_out[54] <= asj_fft_data_ram:gen_rams:2:dat_A.q[22]
data_out[55] <= asj_fft_data_ram:gen_rams:2:dat_A.q[23]
data_out[56] <= asj_fft_data_ram:gen_rams:2:dat_A.q[24]
data_out[57] <= asj_fft_data_ram:gen_rams:2:dat_A.q[25]
data_out[58] <= asj_fft_data_ram:gen_rams:2:dat_A.q[26]
data_out[59] <= asj_fft_data_ram:gen_rams:2:dat_A.q[27]
data_out[60] <= asj_fft_data_ram:gen_rams:2:dat_A.q[28]
data_out[61] <= asj_fft_data_ram:gen_rams:2:dat_A.q[29]
data_out[62] <= asj_fft_data_ram:gen_rams:2:dat_A.q[30]
data_out[63] <= asj_fft_data_ram:gen_rams:2:dat_A.q[31]
data_out[64] <= asj_fft_data_ram:gen_rams:1:dat_A.q[0]
data_out[65] <= asj_fft_data_ram:gen_rams:1:dat_A.q[1]
data_out[66] <= asj_fft_data_ram:gen_rams:1:dat_A.q[2]
data_out[67] <= asj_fft_data_ram:gen_rams:1:dat_A.q[3]
data_out[68] <= asj_fft_data_ram:gen_rams:1:dat_A.q[4]
data_out[69] <= asj_fft_data_ram:gen_rams:1:dat_A.q[5]
data_out[70] <= asj_fft_data_ram:gen_rams:1:dat_A.q[6]
data_out[71] <= asj_fft_data_ram:gen_rams:1:dat_A.q[7]
data_out[72] <= asj_fft_data_ram:gen_rams:1:dat_A.q[8]
data_out[73] <= asj_fft_data_ram:gen_rams:1:dat_A.q[9]
data_out[74] <= asj_fft_data_ram:gen_rams:1:dat_A.q[10]
data_out[75] <= asj_fft_data_ram:gen_rams:1:dat_A.q[11]
data_out[76] <= asj_fft_data_ram:gen_rams:1:dat_A.q[12]
data_out[77] <= asj_fft_data_ram:gen_rams:1:dat_A.q[13]
data_out[78] <= asj_fft_data_ram:gen_rams:1:dat_A.q[14]
data_out[79] <= asj_fft_data_ram:gen_rams:1:dat_A.q[15]
data_out[80] <= asj_fft_data_ram:gen_rams:1:dat_A.q[16]
data_out[81] <= asj_fft_data_ram:gen_rams:1:dat_A.q[17]
data_out[82] <= asj_fft_data_ram:gen_rams:1:dat_A.q[18]
data_out[83] <= asj_fft_data_ram:gen_rams:1:dat_A.q[19]
data_out[84] <= asj_fft_data_ram:gen_rams:1:dat_A.q[20]
data_out[85] <= asj_fft_data_ram:gen_rams:1:dat_A.q[21]
data_out[86] <= asj_fft_data_ram:gen_rams:1:dat_A.q[22]
data_out[87] <= asj_fft_data_ram:gen_rams:1:dat_A.q[23]
data_out[88] <= asj_fft_data_ram:gen_rams:1:dat_A.q[24]
data_out[89] <= asj_fft_data_ram:gen_rams:1:dat_A.q[25]
data_out[90] <= asj_fft_data_ram:gen_rams:1:dat_A.q[26]
data_out[91] <= asj_fft_data_ram:gen_rams:1:dat_A.q[27]
data_out[92] <= asj_fft_data_ram:gen_rams:1:dat_A.q[28]
data_out[93] <= asj_fft_data_ram:gen_rams:1:dat_A.q[29]
data_out[94] <= asj_fft_data_ram:gen_rams:1:dat_A.q[30]
data_out[95] <= asj_fft_data_ram:gen_rams:1:dat_A.q[31]
data_out[96] <= asj_fft_data_ram:gen_rams:0:dat_A.q[0]
data_out[97] <= asj_fft_data_ram:gen_rams:0:dat_A.q[1]
data_out[98] <= asj_fft_data_ram:gen_rams:0:dat_A.q[2]
data_out[99] <= asj_fft_data_ram:gen_rams:0:dat_A.q[3]
data_out[100] <= asj_fft_data_ram:gen_rams:0:dat_A.q[4]
data_out[101] <= asj_fft_data_ram:gen_rams:0:dat_A.q[5]
data_out[102] <= asj_fft_data_ram:gen_rams:0:dat_A.q[6]
data_out[103] <= asj_fft_data_ram:gen_rams:0:dat_A.q[7]
data_out[104] <= asj_fft_data_ram:gen_rams:0:dat_A.q[8]
data_out[105] <= asj_fft_data_ram:gen_rams:0:dat_A.q[9]
data_out[106] <= asj_fft_data_ram:gen_rams:0:dat_A.q[10]
data_out[107] <= asj_fft_data_ram:gen_rams:0:dat_A.q[11]
data_out[108] <= asj_fft_data_ram:gen_rams:0:dat_A.q[12]
data_out[109] <= asj_fft_data_ram:gen_rams:0:dat_A.q[13]
data_out[110] <= asj_fft_data_ram:gen_rams:0:dat_A.q[14]
data_out[111] <= asj_fft_data_ram:gen_rams:0:dat_A.q[15]
data_out[112] <= asj_fft_data_ram:gen_rams:0:dat_A.q[16]
data_out[113] <= asj_fft_data_ram:gen_rams:0:dat_A.q[17]
data_out[114] <= asj_fft_data_ram:gen_rams:0:dat_A.q[18]
data_out[115] <= asj_fft_data_ram:gen_rams:0:dat_A.q[19]
data_out[116] <= asj_fft_data_ram:gen_rams:0:dat_A.q[20]
data_out[117] <= asj_fft_data_ram:gen_rams:0:dat_A.q[21]
data_out[118] <= asj_fft_data_ram:gen_rams:0:dat_A.q[22]
data_out[119] <= asj_fft_data_ram:gen_rams:0:dat_A.q[23]
data_out[120] <= asj_fft_data_ram:gen_rams:0:dat_A.q[24]
data_out[121] <= asj_fft_data_ram:gen_rams:0:dat_A.q[25]
data_out[122] <= asj_fft_data_ram:gen_rams:0:dat_A.q[26]
data_out[123] <= asj_fft_data_ram:gen_rams:0:dat_A.q[27]
data_out[124] <= asj_fft_data_ram:gen_rams:0:dat_A.q[28]
data_out[125] <= asj_fft_data_ram:gen_rams:0:dat_A.q[29]
data_out[126] <= asj_fft_data_ram:gen_rams:0:dat_A.q[30]
data_out[127] <= asj_fft_data_ram:gen_rams:0:dat_A.q[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
data[16] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[16]
data[17] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[17]
data[18] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[18]
data[19] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[19]
data[20] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[20]
data[21] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[21]
data[22] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[22]
data[23] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[23]
data[24] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[24]
data[25] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[25]
data[26] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[26]
data[27] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[27]
data[28] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[28]
data[29] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[29]
data[30] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[30]
data[31] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[31]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
wraddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[4]
wraddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[5]
wraddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[6]
wraddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[7]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
rdaddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[4]
rdaddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[5]
rdaddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[6]
rdaddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[7]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]
q[16] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[16]
q[17] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[17]
q[18] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[18]
q[19] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[19]
q[20] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[20]
q[21] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[21]
q[22] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[22]
q[23] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[23]
q[24] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[24]
q[25] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[25]
q[26] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[26]
q[27] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[27]
q[28] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[28]
q[29] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[29]
q[30] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[30]
q[31] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_0b04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_0b04:auto_generated.rden_b
data_a[0] => altsyncram_0b04:auto_generated.data_a[0]
data_a[1] => altsyncram_0b04:auto_generated.data_a[1]
data_a[2] => altsyncram_0b04:auto_generated.data_a[2]
data_a[3] => altsyncram_0b04:auto_generated.data_a[3]
data_a[4] => altsyncram_0b04:auto_generated.data_a[4]
data_a[5] => altsyncram_0b04:auto_generated.data_a[5]
data_a[6] => altsyncram_0b04:auto_generated.data_a[6]
data_a[7] => altsyncram_0b04:auto_generated.data_a[7]
data_a[8] => altsyncram_0b04:auto_generated.data_a[8]
data_a[9] => altsyncram_0b04:auto_generated.data_a[9]
data_a[10] => altsyncram_0b04:auto_generated.data_a[10]
data_a[11] => altsyncram_0b04:auto_generated.data_a[11]
data_a[12] => altsyncram_0b04:auto_generated.data_a[12]
data_a[13] => altsyncram_0b04:auto_generated.data_a[13]
data_a[14] => altsyncram_0b04:auto_generated.data_a[14]
data_a[15] => altsyncram_0b04:auto_generated.data_a[15]
data_a[16] => altsyncram_0b04:auto_generated.data_a[16]
data_a[17] => altsyncram_0b04:auto_generated.data_a[17]
data_a[18] => altsyncram_0b04:auto_generated.data_a[18]
data_a[19] => altsyncram_0b04:auto_generated.data_a[19]
data_a[20] => altsyncram_0b04:auto_generated.data_a[20]
data_a[21] => altsyncram_0b04:auto_generated.data_a[21]
data_a[22] => altsyncram_0b04:auto_generated.data_a[22]
data_a[23] => altsyncram_0b04:auto_generated.data_a[23]
data_a[24] => altsyncram_0b04:auto_generated.data_a[24]
data_a[25] => altsyncram_0b04:auto_generated.data_a[25]
data_a[26] => altsyncram_0b04:auto_generated.data_a[26]
data_a[27] => altsyncram_0b04:auto_generated.data_a[27]
data_a[28] => altsyncram_0b04:auto_generated.data_a[28]
data_a[29] => altsyncram_0b04:auto_generated.data_a[29]
data_a[30] => altsyncram_0b04:auto_generated.data_a[30]
data_a[31] => altsyncram_0b04:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_0b04:auto_generated.address_a[0]
address_a[1] => altsyncram_0b04:auto_generated.address_a[1]
address_a[2] => altsyncram_0b04:auto_generated.address_a[2]
address_a[3] => altsyncram_0b04:auto_generated.address_a[3]
address_a[4] => altsyncram_0b04:auto_generated.address_a[4]
address_a[5] => altsyncram_0b04:auto_generated.address_a[5]
address_a[6] => altsyncram_0b04:auto_generated.address_a[6]
address_a[7] => altsyncram_0b04:auto_generated.address_a[7]
address_b[0] => altsyncram_0b04:auto_generated.address_b[0]
address_b[1] => altsyncram_0b04:auto_generated.address_b[1]
address_b[2] => altsyncram_0b04:auto_generated.address_b[2]
address_b[3] => altsyncram_0b04:auto_generated.address_b[3]
address_b[4] => altsyncram_0b04:auto_generated.address_b[4]
address_b[5] => altsyncram_0b04:auto_generated.address_b[5]
address_b[6] => altsyncram_0b04:auto_generated.address_b[6]
address_b[7] => altsyncram_0b04:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0b04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0b04:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_0b04:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_0b04:auto_generated.q_b[0]
q_b[1] <= altsyncram_0b04:auto_generated.q_b[1]
q_b[2] <= altsyncram_0b04:auto_generated.q_b[2]
q_b[3] <= altsyncram_0b04:auto_generated.q_b[3]
q_b[4] <= altsyncram_0b04:auto_generated.q_b[4]
q_b[5] <= altsyncram_0b04:auto_generated.q_b[5]
q_b[6] <= altsyncram_0b04:auto_generated.q_b[6]
q_b[7] <= altsyncram_0b04:auto_generated.q_b[7]
q_b[8] <= altsyncram_0b04:auto_generated.q_b[8]
q_b[9] <= altsyncram_0b04:auto_generated.q_b[9]
q_b[10] <= altsyncram_0b04:auto_generated.q_b[10]
q_b[11] <= altsyncram_0b04:auto_generated.q_b[11]
q_b[12] <= altsyncram_0b04:auto_generated.q_b[12]
q_b[13] <= altsyncram_0b04:auto_generated.q_b[13]
q_b[14] <= altsyncram_0b04:auto_generated.q_b[14]
q_b[15] <= altsyncram_0b04:auto_generated.q_b[15]
q_b[16] <= altsyncram_0b04:auto_generated.q_b[16]
q_b[17] <= altsyncram_0b04:auto_generated.q_b[17]
q_b[18] <= altsyncram_0b04:auto_generated.q_b[18]
q_b[19] <= altsyncram_0b04:auto_generated.q_b[19]
q_b[20] <= altsyncram_0b04:auto_generated.q_b[20]
q_b[21] <= altsyncram_0b04:auto_generated.q_b[21]
q_b[22] <= altsyncram_0b04:auto_generated.q_b[22]
q_b[23] <= altsyncram_0b04:auto_generated.q_b[23]
q_b[24] <= altsyncram_0b04:auto_generated.q_b[24]
q_b[25] <= altsyncram_0b04:auto_generated.q_b[25]
q_b[26] <= altsyncram_0b04:auto_generated.q_b[26]
q_b[27] <= altsyncram_0b04:auto_generated.q_b[27]
q_b[28] <= altsyncram_0b04:auto_generated.q_b[28]
q_b[29] <= altsyncram_0b04:auto_generated.q_b[29]
q_b[30] <= altsyncram_0b04:auto_generated.q_b[30]
q_b[31] <= altsyncram_0b04:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:0:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0b04:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
data[16] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[16]
data[17] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[17]
data[18] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[18]
data[19] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[19]
data[20] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[20]
data[21] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[21]
data[22] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[22]
data[23] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[23]
data[24] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[24]
data[25] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[25]
data[26] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[26]
data[27] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[27]
data[28] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[28]
data[29] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[29]
data[30] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[30]
data[31] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[31]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
wraddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[4]
wraddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[5]
wraddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[6]
wraddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[7]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
rdaddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[4]
rdaddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[5]
rdaddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[6]
rdaddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[7]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]
q[16] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[16]
q[17] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[17]
q[18] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[18]
q[19] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[19]
q[20] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[20]
q[21] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[21]
q[22] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[22]
q[23] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[23]
q[24] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[24]
q[25] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[25]
q[26] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[26]
q[27] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[27]
q[28] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[28]
q[29] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[29]
q[30] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[30]
q[31] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_0b04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_0b04:auto_generated.rden_b
data_a[0] => altsyncram_0b04:auto_generated.data_a[0]
data_a[1] => altsyncram_0b04:auto_generated.data_a[1]
data_a[2] => altsyncram_0b04:auto_generated.data_a[2]
data_a[3] => altsyncram_0b04:auto_generated.data_a[3]
data_a[4] => altsyncram_0b04:auto_generated.data_a[4]
data_a[5] => altsyncram_0b04:auto_generated.data_a[5]
data_a[6] => altsyncram_0b04:auto_generated.data_a[6]
data_a[7] => altsyncram_0b04:auto_generated.data_a[7]
data_a[8] => altsyncram_0b04:auto_generated.data_a[8]
data_a[9] => altsyncram_0b04:auto_generated.data_a[9]
data_a[10] => altsyncram_0b04:auto_generated.data_a[10]
data_a[11] => altsyncram_0b04:auto_generated.data_a[11]
data_a[12] => altsyncram_0b04:auto_generated.data_a[12]
data_a[13] => altsyncram_0b04:auto_generated.data_a[13]
data_a[14] => altsyncram_0b04:auto_generated.data_a[14]
data_a[15] => altsyncram_0b04:auto_generated.data_a[15]
data_a[16] => altsyncram_0b04:auto_generated.data_a[16]
data_a[17] => altsyncram_0b04:auto_generated.data_a[17]
data_a[18] => altsyncram_0b04:auto_generated.data_a[18]
data_a[19] => altsyncram_0b04:auto_generated.data_a[19]
data_a[20] => altsyncram_0b04:auto_generated.data_a[20]
data_a[21] => altsyncram_0b04:auto_generated.data_a[21]
data_a[22] => altsyncram_0b04:auto_generated.data_a[22]
data_a[23] => altsyncram_0b04:auto_generated.data_a[23]
data_a[24] => altsyncram_0b04:auto_generated.data_a[24]
data_a[25] => altsyncram_0b04:auto_generated.data_a[25]
data_a[26] => altsyncram_0b04:auto_generated.data_a[26]
data_a[27] => altsyncram_0b04:auto_generated.data_a[27]
data_a[28] => altsyncram_0b04:auto_generated.data_a[28]
data_a[29] => altsyncram_0b04:auto_generated.data_a[29]
data_a[30] => altsyncram_0b04:auto_generated.data_a[30]
data_a[31] => altsyncram_0b04:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_0b04:auto_generated.address_a[0]
address_a[1] => altsyncram_0b04:auto_generated.address_a[1]
address_a[2] => altsyncram_0b04:auto_generated.address_a[2]
address_a[3] => altsyncram_0b04:auto_generated.address_a[3]
address_a[4] => altsyncram_0b04:auto_generated.address_a[4]
address_a[5] => altsyncram_0b04:auto_generated.address_a[5]
address_a[6] => altsyncram_0b04:auto_generated.address_a[6]
address_a[7] => altsyncram_0b04:auto_generated.address_a[7]
address_b[0] => altsyncram_0b04:auto_generated.address_b[0]
address_b[1] => altsyncram_0b04:auto_generated.address_b[1]
address_b[2] => altsyncram_0b04:auto_generated.address_b[2]
address_b[3] => altsyncram_0b04:auto_generated.address_b[3]
address_b[4] => altsyncram_0b04:auto_generated.address_b[4]
address_b[5] => altsyncram_0b04:auto_generated.address_b[5]
address_b[6] => altsyncram_0b04:auto_generated.address_b[6]
address_b[7] => altsyncram_0b04:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0b04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0b04:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_0b04:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_0b04:auto_generated.q_b[0]
q_b[1] <= altsyncram_0b04:auto_generated.q_b[1]
q_b[2] <= altsyncram_0b04:auto_generated.q_b[2]
q_b[3] <= altsyncram_0b04:auto_generated.q_b[3]
q_b[4] <= altsyncram_0b04:auto_generated.q_b[4]
q_b[5] <= altsyncram_0b04:auto_generated.q_b[5]
q_b[6] <= altsyncram_0b04:auto_generated.q_b[6]
q_b[7] <= altsyncram_0b04:auto_generated.q_b[7]
q_b[8] <= altsyncram_0b04:auto_generated.q_b[8]
q_b[9] <= altsyncram_0b04:auto_generated.q_b[9]
q_b[10] <= altsyncram_0b04:auto_generated.q_b[10]
q_b[11] <= altsyncram_0b04:auto_generated.q_b[11]
q_b[12] <= altsyncram_0b04:auto_generated.q_b[12]
q_b[13] <= altsyncram_0b04:auto_generated.q_b[13]
q_b[14] <= altsyncram_0b04:auto_generated.q_b[14]
q_b[15] <= altsyncram_0b04:auto_generated.q_b[15]
q_b[16] <= altsyncram_0b04:auto_generated.q_b[16]
q_b[17] <= altsyncram_0b04:auto_generated.q_b[17]
q_b[18] <= altsyncram_0b04:auto_generated.q_b[18]
q_b[19] <= altsyncram_0b04:auto_generated.q_b[19]
q_b[20] <= altsyncram_0b04:auto_generated.q_b[20]
q_b[21] <= altsyncram_0b04:auto_generated.q_b[21]
q_b[22] <= altsyncram_0b04:auto_generated.q_b[22]
q_b[23] <= altsyncram_0b04:auto_generated.q_b[23]
q_b[24] <= altsyncram_0b04:auto_generated.q_b[24]
q_b[25] <= altsyncram_0b04:auto_generated.q_b[25]
q_b[26] <= altsyncram_0b04:auto_generated.q_b[26]
q_b[27] <= altsyncram_0b04:auto_generated.q_b[27]
q_b[28] <= altsyncram_0b04:auto_generated.q_b[28]
q_b[29] <= altsyncram_0b04:auto_generated.q_b[29]
q_b[30] <= altsyncram_0b04:auto_generated.q_b[30]
q_b[31] <= altsyncram_0b04:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:1:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0b04:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
data[16] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[16]
data[17] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[17]
data[18] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[18]
data[19] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[19]
data[20] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[20]
data[21] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[21]
data[22] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[22]
data[23] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[23]
data[24] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[24]
data[25] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[25]
data[26] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[26]
data[27] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[27]
data[28] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[28]
data[29] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[29]
data[30] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[30]
data[31] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[31]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
wraddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[4]
wraddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[5]
wraddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[6]
wraddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[7]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
rdaddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[4]
rdaddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[5]
rdaddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[6]
rdaddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[7]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]
q[16] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[16]
q[17] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[17]
q[18] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[18]
q[19] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[19]
q[20] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[20]
q[21] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[21]
q[22] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[22]
q[23] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[23]
q[24] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[24]
q[25] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[25]
q[26] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[26]
q[27] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[27]
q[28] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[28]
q[29] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[29]
q[30] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[30]
q[31] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_0b04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_0b04:auto_generated.rden_b
data_a[0] => altsyncram_0b04:auto_generated.data_a[0]
data_a[1] => altsyncram_0b04:auto_generated.data_a[1]
data_a[2] => altsyncram_0b04:auto_generated.data_a[2]
data_a[3] => altsyncram_0b04:auto_generated.data_a[3]
data_a[4] => altsyncram_0b04:auto_generated.data_a[4]
data_a[5] => altsyncram_0b04:auto_generated.data_a[5]
data_a[6] => altsyncram_0b04:auto_generated.data_a[6]
data_a[7] => altsyncram_0b04:auto_generated.data_a[7]
data_a[8] => altsyncram_0b04:auto_generated.data_a[8]
data_a[9] => altsyncram_0b04:auto_generated.data_a[9]
data_a[10] => altsyncram_0b04:auto_generated.data_a[10]
data_a[11] => altsyncram_0b04:auto_generated.data_a[11]
data_a[12] => altsyncram_0b04:auto_generated.data_a[12]
data_a[13] => altsyncram_0b04:auto_generated.data_a[13]
data_a[14] => altsyncram_0b04:auto_generated.data_a[14]
data_a[15] => altsyncram_0b04:auto_generated.data_a[15]
data_a[16] => altsyncram_0b04:auto_generated.data_a[16]
data_a[17] => altsyncram_0b04:auto_generated.data_a[17]
data_a[18] => altsyncram_0b04:auto_generated.data_a[18]
data_a[19] => altsyncram_0b04:auto_generated.data_a[19]
data_a[20] => altsyncram_0b04:auto_generated.data_a[20]
data_a[21] => altsyncram_0b04:auto_generated.data_a[21]
data_a[22] => altsyncram_0b04:auto_generated.data_a[22]
data_a[23] => altsyncram_0b04:auto_generated.data_a[23]
data_a[24] => altsyncram_0b04:auto_generated.data_a[24]
data_a[25] => altsyncram_0b04:auto_generated.data_a[25]
data_a[26] => altsyncram_0b04:auto_generated.data_a[26]
data_a[27] => altsyncram_0b04:auto_generated.data_a[27]
data_a[28] => altsyncram_0b04:auto_generated.data_a[28]
data_a[29] => altsyncram_0b04:auto_generated.data_a[29]
data_a[30] => altsyncram_0b04:auto_generated.data_a[30]
data_a[31] => altsyncram_0b04:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_0b04:auto_generated.address_a[0]
address_a[1] => altsyncram_0b04:auto_generated.address_a[1]
address_a[2] => altsyncram_0b04:auto_generated.address_a[2]
address_a[3] => altsyncram_0b04:auto_generated.address_a[3]
address_a[4] => altsyncram_0b04:auto_generated.address_a[4]
address_a[5] => altsyncram_0b04:auto_generated.address_a[5]
address_a[6] => altsyncram_0b04:auto_generated.address_a[6]
address_a[7] => altsyncram_0b04:auto_generated.address_a[7]
address_b[0] => altsyncram_0b04:auto_generated.address_b[0]
address_b[1] => altsyncram_0b04:auto_generated.address_b[1]
address_b[2] => altsyncram_0b04:auto_generated.address_b[2]
address_b[3] => altsyncram_0b04:auto_generated.address_b[3]
address_b[4] => altsyncram_0b04:auto_generated.address_b[4]
address_b[5] => altsyncram_0b04:auto_generated.address_b[5]
address_b[6] => altsyncram_0b04:auto_generated.address_b[6]
address_b[7] => altsyncram_0b04:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0b04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0b04:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_0b04:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_0b04:auto_generated.q_b[0]
q_b[1] <= altsyncram_0b04:auto_generated.q_b[1]
q_b[2] <= altsyncram_0b04:auto_generated.q_b[2]
q_b[3] <= altsyncram_0b04:auto_generated.q_b[3]
q_b[4] <= altsyncram_0b04:auto_generated.q_b[4]
q_b[5] <= altsyncram_0b04:auto_generated.q_b[5]
q_b[6] <= altsyncram_0b04:auto_generated.q_b[6]
q_b[7] <= altsyncram_0b04:auto_generated.q_b[7]
q_b[8] <= altsyncram_0b04:auto_generated.q_b[8]
q_b[9] <= altsyncram_0b04:auto_generated.q_b[9]
q_b[10] <= altsyncram_0b04:auto_generated.q_b[10]
q_b[11] <= altsyncram_0b04:auto_generated.q_b[11]
q_b[12] <= altsyncram_0b04:auto_generated.q_b[12]
q_b[13] <= altsyncram_0b04:auto_generated.q_b[13]
q_b[14] <= altsyncram_0b04:auto_generated.q_b[14]
q_b[15] <= altsyncram_0b04:auto_generated.q_b[15]
q_b[16] <= altsyncram_0b04:auto_generated.q_b[16]
q_b[17] <= altsyncram_0b04:auto_generated.q_b[17]
q_b[18] <= altsyncram_0b04:auto_generated.q_b[18]
q_b[19] <= altsyncram_0b04:auto_generated.q_b[19]
q_b[20] <= altsyncram_0b04:auto_generated.q_b[20]
q_b[21] <= altsyncram_0b04:auto_generated.q_b[21]
q_b[22] <= altsyncram_0b04:auto_generated.q_b[22]
q_b[23] <= altsyncram_0b04:auto_generated.q_b[23]
q_b[24] <= altsyncram_0b04:auto_generated.q_b[24]
q_b[25] <= altsyncram_0b04:auto_generated.q_b[25]
q_b[26] <= altsyncram_0b04:auto_generated.q_b[26]
q_b[27] <= altsyncram_0b04:auto_generated.q_b[27]
q_b[28] <= altsyncram_0b04:auto_generated.q_b[28]
q_b[29] <= altsyncram_0b04:auto_generated.q_b[29]
q_b[30] <= altsyncram_0b04:auto_generated.q_b[30]
q_b[31] <= altsyncram_0b04:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:2:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0b04:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A
global_clock_enable => altera_fft_dual_port_ram:gen_M4K:ram_component.clocken0
data[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[0]
data[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[1]
data[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[2]
data[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[3]
data[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[4]
data[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[5]
data[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[6]
data[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[7]
data[8] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[8]
data[9] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[9]
data[10] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[10]
data[11] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[11]
data[12] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[12]
data[13] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[13]
data[14] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[14]
data[15] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[15]
data[16] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[16]
data[17] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[17]
data[18] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[18]
data[19] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[19]
data[20] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[20]
data[21] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[21]
data[22] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[22]
data[23] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[23]
data[24] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[24]
data[25] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[25]
data[26] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[26]
data[27] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[27]
data[28] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[28]
data[29] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[29]
data[30] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[30]
data[31] => altera_fft_dual_port_ram:gen_M4K:ram_component.data_a[31]
wren => altera_fft_dual_port_ram:gen_M4K:ram_component.wren_a
rden => ~NO_FANOUT~
wraddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[0]
wraddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[1]
wraddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[2]
wraddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[3]
wraddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[4]
wraddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[5]
wraddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[6]
wraddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_a[7]
rdaddress[0] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[0]
rdaddress[1] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[1]
rdaddress[2] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[2]
rdaddress[3] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[3]
rdaddress[4] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[4]
rdaddress[5] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[5]
rdaddress[6] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[6]
rdaddress[7] => altera_fft_dual_port_ram:gen_M4K:ram_component.address_b[7]
clock => altera_fft_dual_port_ram:gen_M4K:ram_component.clock0
q[0] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[0]
q[1] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[1]
q[2] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[2]
q[3] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[3]
q[4] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[4]
q[5] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[5]
q[6] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[6]
q[7] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[7]
q[8] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[8]
q[9] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[9]
q[10] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[10]
q[11] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[11]
q[12] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[12]
q[13] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[13]
q[14] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[14]
q[15] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[15]
q[16] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[16]
q[17] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[17]
q[18] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[18]
q[19] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[19]
q[20] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[20]
q[21] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[21]
q[22] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[22]
q[23] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[23]
q[24] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[24]
q[25] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[25]
q[26] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[26]
q[27] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[27]
q[28] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[28]
q[29] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[29]
q[30] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[30]
q[31] <= altera_fft_dual_port_ram:gen_M4K:ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
aclr0 => altsyncram:old_ram_gen:old_ram_component.aclr0
wren_a => altsyncram:old_ram_gen:old_ram_component.wren_a
rden_b => altsyncram:old_ram_gen:old_ram_component.rden_b
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
address_b[0] => altsyncram:old_ram_gen:old_ram_component.address_b[0]
address_b[1] => altsyncram:old_ram_gen:old_ram_component.address_b[1]
address_b[2] => altsyncram:old_ram_gen:old_ram_component.address_b[2]
address_b[3] => altsyncram:old_ram_gen:old_ram_component.address_b[3]
address_b[4] => altsyncram:old_ram_gen:old_ram_component.address_b[4]
address_b[5] => altsyncram:old_ram_gen:old_ram_component.address_b[5]
address_b[6] => altsyncram:old_ram_gen:old_ram_component.address_b[6]
address_b[7] => altsyncram:old_ram_gen:old_ram_component.address_b[7]
data_a[0] => altsyncram:old_ram_gen:old_ram_component.data_a[0]
data_a[1] => altsyncram:old_ram_gen:old_ram_component.data_a[1]
data_a[2] => altsyncram:old_ram_gen:old_ram_component.data_a[2]
data_a[3] => altsyncram:old_ram_gen:old_ram_component.data_a[3]
data_a[4] => altsyncram:old_ram_gen:old_ram_component.data_a[4]
data_a[5] => altsyncram:old_ram_gen:old_ram_component.data_a[5]
data_a[6] => altsyncram:old_ram_gen:old_ram_component.data_a[6]
data_a[7] => altsyncram:old_ram_gen:old_ram_component.data_a[7]
data_a[8] => altsyncram:old_ram_gen:old_ram_component.data_a[8]
data_a[9] => altsyncram:old_ram_gen:old_ram_component.data_a[9]
data_a[10] => altsyncram:old_ram_gen:old_ram_component.data_a[10]
data_a[11] => altsyncram:old_ram_gen:old_ram_component.data_a[11]
data_a[12] => altsyncram:old_ram_gen:old_ram_component.data_a[12]
data_a[13] => altsyncram:old_ram_gen:old_ram_component.data_a[13]
data_a[14] => altsyncram:old_ram_gen:old_ram_component.data_a[14]
data_a[15] => altsyncram:old_ram_gen:old_ram_component.data_a[15]
data_a[16] => altsyncram:old_ram_gen:old_ram_component.data_a[16]
data_a[17] => altsyncram:old_ram_gen:old_ram_component.data_a[17]
data_a[18] => altsyncram:old_ram_gen:old_ram_component.data_a[18]
data_a[19] => altsyncram:old_ram_gen:old_ram_component.data_a[19]
data_a[20] => altsyncram:old_ram_gen:old_ram_component.data_a[20]
data_a[21] => altsyncram:old_ram_gen:old_ram_component.data_a[21]
data_a[22] => altsyncram:old_ram_gen:old_ram_component.data_a[22]
data_a[23] => altsyncram:old_ram_gen:old_ram_component.data_a[23]
data_a[24] => altsyncram:old_ram_gen:old_ram_component.data_a[24]
data_a[25] => altsyncram:old_ram_gen:old_ram_component.data_a[25]
data_a[26] => altsyncram:old_ram_gen:old_ram_component.data_a[26]
data_a[27] => altsyncram:old_ram_gen:old_ram_component.data_a[27]
data_a[28] => altsyncram:old_ram_gen:old_ram_component.data_a[28]
data_a[29] => altsyncram:old_ram_gen:old_ram_component.data_a[29]
data_a[30] => altsyncram:old_ram_gen:old_ram_component.data_a[30]
data_a[31] => altsyncram:old_ram_gen:old_ram_component.data_a[31]
q_b[0] <= altsyncram:old_ram_gen:old_ram_component.q_b[0]
q_b[1] <= altsyncram:old_ram_gen:old_ram_component.q_b[1]
q_b[2] <= altsyncram:old_ram_gen:old_ram_component.q_b[2]
q_b[3] <= altsyncram:old_ram_gen:old_ram_component.q_b[3]
q_b[4] <= altsyncram:old_ram_gen:old_ram_component.q_b[4]
q_b[5] <= altsyncram:old_ram_gen:old_ram_component.q_b[5]
q_b[6] <= altsyncram:old_ram_gen:old_ram_component.q_b[6]
q_b[7] <= altsyncram:old_ram_gen:old_ram_component.q_b[7]
q_b[8] <= altsyncram:old_ram_gen:old_ram_component.q_b[8]
q_b[9] <= altsyncram:old_ram_gen:old_ram_component.q_b[9]
q_b[10] <= altsyncram:old_ram_gen:old_ram_component.q_b[10]
q_b[11] <= altsyncram:old_ram_gen:old_ram_component.q_b[11]
q_b[12] <= altsyncram:old_ram_gen:old_ram_component.q_b[12]
q_b[13] <= altsyncram:old_ram_gen:old_ram_component.q_b[13]
q_b[14] <= altsyncram:old_ram_gen:old_ram_component.q_b[14]
q_b[15] <= altsyncram:old_ram_gen:old_ram_component.q_b[15]
q_b[16] <= altsyncram:old_ram_gen:old_ram_component.q_b[16]
q_b[17] <= altsyncram:old_ram_gen:old_ram_component.q_b[17]
q_b[18] <= altsyncram:old_ram_gen:old_ram_component.q_b[18]
q_b[19] <= altsyncram:old_ram_gen:old_ram_component.q_b[19]
q_b[20] <= altsyncram:old_ram_gen:old_ram_component.q_b[20]
q_b[21] <= altsyncram:old_ram_gen:old_ram_component.q_b[21]
q_b[22] <= altsyncram:old_ram_gen:old_ram_component.q_b[22]
q_b[23] <= altsyncram:old_ram_gen:old_ram_component.q_b[23]
q_b[24] <= altsyncram:old_ram_gen:old_ram_component.q_b[24]
q_b[25] <= altsyncram:old_ram_gen:old_ram_component.q_b[25]
q_b[26] <= altsyncram:old_ram_gen:old_ram_component.q_b[26]
q_b[27] <= altsyncram:old_ram_gen:old_ram_component.q_b[27]
q_b[28] <= altsyncram:old_ram_gen:old_ram_component.q_b[28]
q_b[29] <= altsyncram:old_ram_gen:old_ram_component.q_b[29]
q_b[30] <= altsyncram:old_ram_gen:old_ram_component.q_b[30]
q_b[31] <= altsyncram:old_ram_gen:old_ram_component.q_b[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => altsyncram_0b04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_0b04:auto_generated.rden_b
data_a[0] => altsyncram_0b04:auto_generated.data_a[0]
data_a[1] => altsyncram_0b04:auto_generated.data_a[1]
data_a[2] => altsyncram_0b04:auto_generated.data_a[2]
data_a[3] => altsyncram_0b04:auto_generated.data_a[3]
data_a[4] => altsyncram_0b04:auto_generated.data_a[4]
data_a[5] => altsyncram_0b04:auto_generated.data_a[5]
data_a[6] => altsyncram_0b04:auto_generated.data_a[6]
data_a[7] => altsyncram_0b04:auto_generated.data_a[7]
data_a[8] => altsyncram_0b04:auto_generated.data_a[8]
data_a[9] => altsyncram_0b04:auto_generated.data_a[9]
data_a[10] => altsyncram_0b04:auto_generated.data_a[10]
data_a[11] => altsyncram_0b04:auto_generated.data_a[11]
data_a[12] => altsyncram_0b04:auto_generated.data_a[12]
data_a[13] => altsyncram_0b04:auto_generated.data_a[13]
data_a[14] => altsyncram_0b04:auto_generated.data_a[14]
data_a[15] => altsyncram_0b04:auto_generated.data_a[15]
data_a[16] => altsyncram_0b04:auto_generated.data_a[16]
data_a[17] => altsyncram_0b04:auto_generated.data_a[17]
data_a[18] => altsyncram_0b04:auto_generated.data_a[18]
data_a[19] => altsyncram_0b04:auto_generated.data_a[19]
data_a[20] => altsyncram_0b04:auto_generated.data_a[20]
data_a[21] => altsyncram_0b04:auto_generated.data_a[21]
data_a[22] => altsyncram_0b04:auto_generated.data_a[22]
data_a[23] => altsyncram_0b04:auto_generated.data_a[23]
data_a[24] => altsyncram_0b04:auto_generated.data_a[24]
data_a[25] => altsyncram_0b04:auto_generated.data_a[25]
data_a[26] => altsyncram_0b04:auto_generated.data_a[26]
data_a[27] => altsyncram_0b04:auto_generated.data_a[27]
data_a[28] => altsyncram_0b04:auto_generated.data_a[28]
data_a[29] => altsyncram_0b04:auto_generated.data_a[29]
data_a[30] => altsyncram_0b04:auto_generated.data_a[30]
data_a[31] => altsyncram_0b04:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
address_a[0] => altsyncram_0b04:auto_generated.address_a[0]
address_a[1] => altsyncram_0b04:auto_generated.address_a[1]
address_a[2] => altsyncram_0b04:auto_generated.address_a[2]
address_a[3] => altsyncram_0b04:auto_generated.address_a[3]
address_a[4] => altsyncram_0b04:auto_generated.address_a[4]
address_a[5] => altsyncram_0b04:auto_generated.address_a[5]
address_a[6] => altsyncram_0b04:auto_generated.address_a[6]
address_a[7] => altsyncram_0b04:auto_generated.address_a[7]
address_b[0] => altsyncram_0b04:auto_generated.address_b[0]
address_b[1] => altsyncram_0b04:auto_generated.address_b[1]
address_b[2] => altsyncram_0b04:auto_generated.address_b[2]
address_b[3] => altsyncram_0b04:auto_generated.address_b[3]
address_b[4] => altsyncram_0b04:auto_generated.address_b[4]
address_b[5] => altsyncram_0b04:auto_generated.address_b[5]
address_b[6] => altsyncram_0b04:auto_generated.address_b[6]
address_b[7] => altsyncram_0b04:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_0b04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_0b04:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_0b04:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_b[0] <= altsyncram_0b04:auto_generated.q_b[0]
q_b[1] <= altsyncram_0b04:auto_generated.q_b[1]
q_b[2] <= altsyncram_0b04:auto_generated.q_b[2]
q_b[3] <= altsyncram_0b04:auto_generated.q_b[3]
q_b[4] <= altsyncram_0b04:auto_generated.q_b[4]
q_b[5] <= altsyncram_0b04:auto_generated.q_b[5]
q_b[6] <= altsyncram_0b04:auto_generated.q_b[6]
q_b[7] <= altsyncram_0b04:auto_generated.q_b[7]
q_b[8] <= altsyncram_0b04:auto_generated.q_b[8]
q_b[9] <= altsyncram_0b04:auto_generated.q_b[9]
q_b[10] <= altsyncram_0b04:auto_generated.q_b[10]
q_b[11] <= altsyncram_0b04:auto_generated.q_b[11]
q_b[12] <= altsyncram_0b04:auto_generated.q_b[12]
q_b[13] <= altsyncram_0b04:auto_generated.q_b[13]
q_b[14] <= altsyncram_0b04:auto_generated.q_b[14]
q_b[15] <= altsyncram_0b04:auto_generated.q_b[15]
q_b[16] <= altsyncram_0b04:auto_generated.q_b[16]
q_b[17] <= altsyncram_0b04:auto_generated.q_b[17]
q_b[18] <= altsyncram_0b04:auto_generated.q_b[18]
q_b[19] <= altsyncram_0b04:auto_generated.q_b[19]
q_b[20] <= altsyncram_0b04:auto_generated.q_b[20]
q_b[21] <= altsyncram_0b04:auto_generated.q_b[21]
q_b[22] <= altsyncram_0b04:auto_generated.q_b[22]
q_b[23] <= altsyncram_0b04:auto_generated.q_b[23]
q_b[24] <= altsyncram_0b04:auto_generated.q_b[24]
q_b[25] <= altsyncram_0b04:auto_generated.q_b[25]
q_b[26] <= altsyncram_0b04:auto_generated.q_b[26]
q_b[27] <= altsyncram_0b04:auto_generated.q_b[27]
q_b[28] <= altsyncram_0b04:auto_generated.q_b[28]
q_b[29] <= altsyncram_0b04:auto_generated.q_b[29]
q_b[30] <= altsyncram_0b04:auto_generated.q_b[30]
q_b[31] <= altsyncram_0b04:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_4dp_ram:dat_C|asj_fft_data_ram:\gen_rams:3:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_0b04:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dataadgen:rd_adgen
clk => rd_addr_d[0]~reg0.CLK
clk => rd_addr_d[1]~reg0.CLK
clk => rd_addr_d[2]~reg0.CLK
clk => rd_addr_d[3]~reg0.CLK
clk => rd_addr_d[4]~reg0.CLK
clk => rd_addr_d[5]~reg0.CLK
clk => rd_addr_d[6]~reg0.CLK
clk => rd_addr_d[7]~reg0.CLK
clk => rd_addr_c[0]~reg0.CLK
clk => rd_addr_c[1]~reg0.CLK
clk => rd_addr_c[2]~reg0.CLK
clk => rd_addr_c[3]~reg0.CLK
clk => rd_addr_c[4]~reg0.CLK
clk => rd_addr_c[5]~reg0.CLK
clk => rd_addr_c[6]~reg0.CLK
clk => rd_addr_c[7]~reg0.CLK
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_b[4]~reg0.CLK
clk => rd_addr_b[5]~reg0.CLK
clk => rd_addr_b[6]~reg0.CLK
clk => rd_addr_b[7]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => rd_addr_a[7]~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
global_clock_enable => rd_addr_d[0]~reg0.ENA
global_clock_enable => rd_addr_d[1]~reg0.ENA
global_clock_enable => rd_addr_d[2]~reg0.ENA
global_clock_enable => rd_addr_d[3]~reg0.ENA
global_clock_enable => rd_addr_d[4]~reg0.ENA
global_clock_enable => rd_addr_d[5]~reg0.ENA
global_clock_enable => rd_addr_d[6]~reg0.ENA
global_clock_enable => rd_addr_d[7]~reg0.ENA
global_clock_enable => rd_addr_c[0]~reg0.ENA
global_clock_enable => rd_addr_c[1]~reg0.ENA
global_clock_enable => rd_addr_c[2]~reg0.ENA
global_clock_enable => rd_addr_c[3]~reg0.ENA
global_clock_enable => rd_addr_c[4]~reg0.ENA
global_clock_enable => rd_addr_c[5]~reg0.ENA
global_clock_enable => rd_addr_c[6]~reg0.ENA
global_clock_enable => rd_addr_c[7]~reg0.ENA
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_b[4]~reg0.ENA
global_clock_enable => rd_addr_b[5]~reg0.ENA
global_clock_enable => rd_addr_b[6]~reg0.ENA
global_clock_enable => rd_addr_b[7]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => rd_addr_a[5]~reg0.ENA
global_clock_enable => rd_addr_a[6]~reg0.ENA
global_clock_enable => rd_addr_a[7]~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
k_count[0] => Add0.IN4
k_count[0] => Mux1.IN7
k_count[0] => Mux7.IN3
k_count[0] => Mux7.IN4
k_count[0] => Mux7.IN5
k_count[0] => Mux7.IN6
k_count[0] => Mux7.IN7
k_count[0] => Mux10.IN3
k_count[0] => Mux10.IN4
k_count[0] => Mux10.IN5
k_count[0] => Mux10.IN6
k_count[0] => Mux10.IN7
k_count[1] => Add0.IN3
k_count[1] => Mux0.IN7
k_count[1] => Mux6.IN3
k_count[1] => Mux6.IN4
k_count[1] => Mux6.IN5
k_count[1] => Mux6.IN6
k_count[1] => Mux6.IN7
k_count[1] => Mux13.IN3
k_count[1] => Mux13.IN4
k_count[1] => Mux13.IN5
k_count[1] => Mux13.IN6
k_count[1] => Mux13.IN7
k_count[2] => Add0.IN2
k_count[2] => Mux5.IN2
k_count[2] => Mux5.IN3
k_count[2] => Mux5.IN4
k_count[2] => Mux5.IN5
k_count[2] => Mux5.IN6
k_count[2] => Mux5.IN7
k_count[2] => Mux7.IN1
k_count[2] => Mux7.IN2
k_count[2] => Mux9.IN2
k_count[2] => Mux9.IN3
k_count[2] => Mux9.IN4
k_count[2] => Mux9.IN5
k_count[2] => Mux9.IN6
k_count[2] => Mux9.IN7
k_count[2] => Mux10.IN1
k_count[2] => Mux10.IN2
k_count[3] => Add0.IN1
k_count[3] => Mux4.IN2
k_count[3] => Mux4.IN3
k_count[3] => Mux4.IN4
k_count[3] => Mux4.IN5
k_count[3] => Mux4.IN6
k_count[3] => Mux4.IN7
k_count[3] => Mux6.IN1
k_count[3] => Mux6.IN2
k_count[3] => Mux12.IN2
k_count[3] => Mux12.IN3
k_count[3] => Mux12.IN4
k_count[3] => Mux12.IN5
k_count[3] => Mux12.IN6
k_count[3] => Mux12.IN7
k_count[3] => Mux13.IN1
k_count[3] => Mux13.IN2
k_count[4] => Add1.IN4
k_count[4] => Mux3.IN1
k_count[4] => Mux3.IN2
k_count[4] => Mux3.IN3
k_count[4] => Mux3.IN4
k_count[4] => Mux3.IN5
k_count[4] => Mux3.IN6
k_count[4] => Mux3.IN7
k_count[4] => Mux5.IN1
k_count[4] => Mux8.IN1
k_count[4] => Mux8.IN2
k_count[4] => Mux8.IN3
k_count[4] => Mux8.IN4
k_count[4] => Mux8.IN5
k_count[4] => Mux8.IN6
k_count[4] => Mux8.IN7
k_count[4] => Mux9.IN1
k_count[5] => Add1.IN3
k_count[5] => Mux2.IN1
k_count[5] => Mux2.IN2
k_count[5] => Mux2.IN3
k_count[5] => Mux2.IN4
k_count[5] => Mux2.IN5
k_count[5] => Mux2.IN6
k_count[5] => Mux2.IN7
k_count[5] => Mux4.IN1
k_count[5] => Mux11.IN1
k_count[5] => Mux11.IN2
k_count[5] => Mux11.IN3
k_count[5] => Mux11.IN4
k_count[5] => Mux11.IN5
k_count[5] => Mux11.IN6
k_count[5] => Mux11.IN7
k_count[5] => Mux12.IN1
k_count[6] => Mux1.IN6
k_count[6] => rd_addr_d[6]~reg0.DATAIN
k_count[6] => rd_addr_c[6]~reg0.DATAIN
k_count[6] => rd_addr_b[6]~reg0.DATAIN
k_count[6] => rd_addr_a[6]~reg0.DATAIN
k_count[7] => Mux0.IN6
k_count[7] => rd_addr_d[7]~reg0.DATAIN
k_count[7] => rd_addr_c[7]~reg0.DATAIN
k_count[7] => rd_addr_b[7]~reg0.DATAIN
k_count[7] => rd_addr_a[7]~reg0.DATAIN
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[0] => Mux8.IN10
p_count[0] => Mux9.IN10
p_count[0] => Mux10.IN10
p_count[0] => Mux11.IN10
p_count[0] => Mux12.IN10
p_count[0] => Mux13.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[1] => Mux8.IN9
p_count[1] => Mux9.IN9
p_count[1] => Mux10.IN9
p_count[1] => Mux11.IN9
p_count[1] => Mux12.IN9
p_count[1] => Mux13.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
p_count[2] => Mux8.IN8
p_count[2] => Mux9.IN8
p_count[2] => Mux10.IN8
p_count[2] => Mux11.IN8
p_count[2] => Mux12.IN8
p_count[2] => Mux13.IN8
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[4] <= rd_addr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[5] <= rd_addr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[6] <= rd_addr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[7] <= rd_addr_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= rd_addr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[1] <= rd_addr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[2] <= rd_addr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[3] <= rd_addr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[4] <= rd_addr_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[5] <= rd_addr_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[6] <= rd_addr_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[7] <= rd_addr_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[0] <= rd_addr_c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[1] <= rd_addr_c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[2] <= rd_addr_c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[3] <= rd_addr_c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[4] <= rd_addr_c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[5] <= rd_addr_c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[6] <= rd_addr_c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[7] <= rd_addr_c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[0] <= rd_addr_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[1] <= rd_addr_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[2] <= rd_addr_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[3] <= rd_addr_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[4] <= rd_addr_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[5] <= rd_addr_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[6] <= rd_addr_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[7] <= rd_addr_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[1] <= sw[1].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_rd
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
sw_0_in[0] => Mux7.IN2
sw_0_in[0] => Mux15.IN2
sw_0_in[0] => Mux23.IN2
sw_0_in[0] => Mux31.IN2
sw_0_in[1] => Mux6.IN2
sw_0_in[1] => Mux14.IN2
sw_0_in[1] => Mux22.IN2
sw_0_in[1] => Mux30.IN2
sw_0_in[2] => Mux5.IN2
sw_0_in[2] => Mux13.IN2
sw_0_in[2] => Mux21.IN2
sw_0_in[2] => Mux29.IN2
sw_0_in[3] => Mux4.IN2
sw_0_in[3] => Mux12.IN2
sw_0_in[3] => Mux20.IN2
sw_0_in[3] => Mux28.IN2
sw_0_in[4] => Mux3.IN2
sw_0_in[4] => Mux11.IN2
sw_0_in[4] => Mux19.IN2
sw_0_in[4] => Mux27.IN2
sw_0_in[5] => Mux2.IN2
sw_0_in[5] => Mux10.IN2
sw_0_in[5] => Mux18.IN2
sw_0_in[5] => Mux26.IN2
sw_0_in[6] => Mux1.IN2
sw_0_in[6] => Mux9.IN2
sw_0_in[6] => Mux17.IN2
sw_0_in[6] => Mux25.IN2
sw_0_in[7] => Mux0.IN2
sw_0_in[7] => Mux8.IN2
sw_0_in[7] => Mux16.IN2
sw_0_in[7] => Mux24.IN2
sw_1_in[0] => Mux7.IN3
sw_1_in[0] => Mux15.IN3
sw_1_in[0] => Mux23.IN3
sw_1_in[0] => Mux31.IN3
sw_1_in[1] => Mux6.IN3
sw_1_in[1] => Mux14.IN3
sw_1_in[1] => Mux22.IN3
sw_1_in[1] => Mux30.IN3
sw_1_in[2] => Mux5.IN3
sw_1_in[2] => Mux13.IN3
sw_1_in[2] => Mux21.IN3
sw_1_in[2] => Mux29.IN3
sw_1_in[3] => Mux4.IN3
sw_1_in[3] => Mux12.IN3
sw_1_in[3] => Mux20.IN3
sw_1_in[3] => Mux28.IN3
sw_1_in[4] => Mux3.IN3
sw_1_in[4] => Mux11.IN3
sw_1_in[4] => Mux19.IN3
sw_1_in[4] => Mux27.IN3
sw_1_in[5] => Mux2.IN3
sw_1_in[5] => Mux10.IN3
sw_1_in[5] => Mux18.IN3
sw_1_in[5] => Mux26.IN3
sw_1_in[6] => Mux1.IN3
sw_1_in[6] => Mux9.IN3
sw_1_in[6] => Mux17.IN3
sw_1_in[6] => Mux25.IN3
sw_1_in[7] => Mux0.IN3
sw_1_in[7] => Mux8.IN3
sw_1_in[7] => Mux16.IN3
sw_1_in[7] => Mux24.IN3
sw_2_in[0] => Mux7.IN4
sw_2_in[0] => Mux15.IN4
sw_2_in[0] => Mux23.IN4
sw_2_in[0] => Mux31.IN4
sw_2_in[1] => Mux6.IN4
sw_2_in[1] => Mux14.IN4
sw_2_in[1] => Mux22.IN4
sw_2_in[1] => Mux30.IN4
sw_2_in[2] => Mux5.IN4
sw_2_in[2] => Mux13.IN4
sw_2_in[2] => Mux21.IN4
sw_2_in[2] => Mux29.IN4
sw_2_in[3] => Mux4.IN4
sw_2_in[3] => Mux12.IN4
sw_2_in[3] => Mux20.IN4
sw_2_in[3] => Mux28.IN4
sw_2_in[4] => Mux3.IN4
sw_2_in[4] => Mux11.IN4
sw_2_in[4] => Mux19.IN4
sw_2_in[4] => Mux27.IN4
sw_2_in[5] => Mux2.IN4
sw_2_in[5] => Mux10.IN4
sw_2_in[5] => Mux18.IN4
sw_2_in[5] => Mux26.IN4
sw_2_in[6] => Mux1.IN4
sw_2_in[6] => Mux9.IN4
sw_2_in[6] => Mux17.IN4
sw_2_in[6] => Mux25.IN4
sw_2_in[7] => Mux0.IN4
sw_2_in[7] => Mux8.IN4
sw_2_in[7] => Mux16.IN4
sw_2_in[7] => Mux24.IN4
sw_3_in[0] => Mux7.IN5
sw_3_in[0] => Mux15.IN5
sw_3_in[0] => Mux23.IN5
sw_3_in[0] => Mux31.IN5
sw_3_in[1] => Mux6.IN5
sw_3_in[1] => Mux14.IN5
sw_3_in[1] => Mux22.IN5
sw_3_in[1] => Mux30.IN5
sw_3_in[2] => Mux5.IN5
sw_3_in[2] => Mux13.IN5
sw_3_in[2] => Mux21.IN5
sw_3_in[2] => Mux29.IN5
sw_3_in[3] => Mux4.IN5
sw_3_in[3] => Mux12.IN5
sw_3_in[3] => Mux20.IN5
sw_3_in[3] => Mux28.IN5
sw_3_in[4] => Mux3.IN5
sw_3_in[4] => Mux11.IN5
sw_3_in[4] => Mux19.IN5
sw_3_in[4] => Mux27.IN5
sw_3_in[5] => Mux2.IN5
sw_3_in[5] => Mux10.IN5
sw_3_in[5] => Mux18.IN5
sw_3_in[5] => Mux26.IN5
sw_3_in[6] => Mux1.IN5
sw_3_in[6] => Mux9.IN5
sw_3_in[6] => Mux17.IN5
sw_3_in[6] => Mux25.IN5
sw_3_in[7] => Mux0.IN5
sw_3_in[7] => Mux8.IN5
sw_3_in[7] => Mux16.IN5
sw_3_in[7] => Mux24.IN5
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[0] => Mux16.IN1
ram_sel[0] => Mux17.IN1
ram_sel[0] => Mux18.IN1
ram_sel[0] => Mux19.IN1
ram_sel[0] => Mux20.IN1
ram_sel[0] => Mux21.IN1
ram_sel[0] => Mux22.IN1
ram_sel[0] => Mux23.IN1
ram_sel[0] => Mux24.IN1
ram_sel[0] => Mux25.IN1
ram_sel[0] => Mux26.IN1
ram_sel[0] => Mux27.IN1
ram_sel[0] => Mux28.IN1
ram_sel[0] => Mux29.IN1
ram_sel[0] => Mux30.IN1
ram_sel[0] => Mux31.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
ram_sel[1] => Mux16.IN0
ram_sel[1] => Mux17.IN0
ram_sel[1] => Mux18.IN0
ram_sel[1] => Mux19.IN0
ram_sel[1] => Mux20.IN0
ram_sel[1] => Mux21.IN0
ram_sel[1] => Mux22.IN0
ram_sel[1] => Mux23.IN0
ram_sel[1] => Mux24.IN0
ram_sel[1] => Mux25.IN0
ram_sel[1] => Mux26.IN0
ram_sel[1] => Mux27.IN0
ram_sel[1] => Mux28.IN0
ram_sel[1] => Mux29.IN0
ram_sel[1] => Mux30.IN0
ram_sel[1] => Mux31.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_wrswgen:get_wr_swtiches
clk => swa[0].CLK
clk => swa[1].CLK
clk => swd[0].CLK
clk => swd[1].CLK
clk => swa_tdl[16][0].CLK
clk => swa_tdl[16][1].CLK
clk => swa_tdl[15][0].CLK
clk => swa_tdl[15][1].CLK
clk => swa_tdl[14][0].CLK
clk => swa_tdl[14][1].CLK
clk => swa_tdl[13][0].CLK
clk => swa_tdl[13][1].CLK
clk => swa_tdl[12][0].CLK
clk => swa_tdl[12][1].CLK
clk => swa_tdl[11][0].CLK
clk => swa_tdl[11][1].CLK
clk => swa_tdl[10][0].CLK
clk => swa_tdl[10][1].CLK
clk => swa_tdl[9][0].CLK
clk => swa_tdl[9][1].CLK
clk => swa_tdl[8][0].CLK
clk => swa_tdl[8][1].CLK
clk => swa_tdl[7][0].CLK
clk => swa_tdl[7][1].CLK
clk => swa_tdl[6][0].CLK
clk => swa_tdl[6][1].CLK
clk => swa_tdl[5][0].CLK
clk => swa_tdl[5][1].CLK
clk => swa_tdl[4][0].CLK
clk => swa_tdl[4][1].CLK
clk => swa_tdl[3][0].CLK
clk => swa_tdl[3][1].CLK
clk => swa_tdl[2][0].CLK
clk => swa_tdl[2][1].CLK
clk => swa_tdl[1][0].CLK
clk => swa_tdl[1][1].CLK
clk => swa_tdl[0][0].CLK
clk => swa_tdl[0][1].CLK
clk => swd_tdl[16][0].CLK
clk => swd_tdl[16][1].CLK
clk => swd_tdl[15][0].CLK
clk => swd_tdl[15][1].CLK
clk => swd_tdl[14][0].CLK
clk => swd_tdl[14][1].CLK
clk => swd_tdl[13][0].CLK
clk => swd_tdl[13][1].CLK
clk => swd_tdl[12][0].CLK
clk => swd_tdl[12][1].CLK
clk => swd_tdl[11][0].CLK
clk => swd_tdl[11][1].CLK
clk => swd_tdl[10][0].CLK
clk => swd_tdl[10][1].CLK
clk => swd_tdl[9][0].CLK
clk => swd_tdl[9][1].CLK
clk => swd_tdl[8][0].CLK
clk => swd_tdl[8][1].CLK
clk => swd_tdl[7][0].CLK
clk => swd_tdl[7][1].CLK
clk => swd_tdl[6][0].CLK
clk => swd_tdl[6][1].CLK
clk => swd_tdl[5][0].CLK
clk => swd_tdl[5][1].CLK
clk => swd_tdl[4][0].CLK
clk => swd_tdl[4][1].CLK
clk => swd_tdl[3][0].CLK
clk => swd_tdl[3][1].CLK
clk => swd_tdl[2][0].CLK
clk => swd_tdl[2][1].CLK
clk => swd_tdl[1][0].CLK
clk => swd_tdl[1][1].CLK
clk => swd_tdl[0][0].CLK
clk => swd_tdl[0][1].CLK
global_clock_enable => swa[0].ENA
global_clock_enable => swa[1].ENA
global_clock_enable => swd[0].ENA
global_clock_enable => swd[1].ENA
global_clock_enable => swa_tdl[16][0].ENA
global_clock_enable => swa_tdl[16][1].ENA
global_clock_enable => swa_tdl[15][0].ENA
global_clock_enable => swa_tdl[15][1].ENA
global_clock_enable => swa_tdl[14][0].ENA
global_clock_enable => swa_tdl[14][1].ENA
global_clock_enable => swa_tdl[13][0].ENA
global_clock_enable => swa_tdl[13][1].ENA
global_clock_enable => swa_tdl[12][0].ENA
global_clock_enable => swa_tdl[12][1].ENA
global_clock_enable => swa_tdl[11][0].ENA
global_clock_enable => swa_tdl[11][1].ENA
global_clock_enable => swa_tdl[10][0].ENA
global_clock_enable => swa_tdl[10][1].ENA
global_clock_enable => swa_tdl[9][0].ENA
global_clock_enable => swa_tdl[9][1].ENA
global_clock_enable => swa_tdl[8][0].ENA
global_clock_enable => swa_tdl[8][1].ENA
global_clock_enable => swa_tdl[7][0].ENA
global_clock_enable => swa_tdl[7][1].ENA
global_clock_enable => swa_tdl[6][0].ENA
global_clock_enable => swa_tdl[6][1].ENA
global_clock_enable => swa_tdl[5][0].ENA
global_clock_enable => swa_tdl[5][1].ENA
global_clock_enable => swa_tdl[4][0].ENA
global_clock_enable => swa_tdl[4][1].ENA
global_clock_enable => swa_tdl[3][0].ENA
global_clock_enable => swa_tdl[3][1].ENA
global_clock_enable => swa_tdl[2][0].ENA
global_clock_enable => swa_tdl[2][1].ENA
global_clock_enable => swa_tdl[1][0].ENA
global_clock_enable => swa_tdl[1][1].ENA
global_clock_enable => swa_tdl[0][0].ENA
global_clock_enable => swa_tdl[0][1].ENA
global_clock_enable => swd_tdl[16][0].ENA
global_clock_enable => swd_tdl[16][1].ENA
global_clock_enable => swd_tdl[15][0].ENA
global_clock_enable => swd_tdl[15][1].ENA
global_clock_enable => swd_tdl[14][0].ENA
global_clock_enable => swd_tdl[14][1].ENA
global_clock_enable => swd_tdl[13][0].ENA
global_clock_enable => swd_tdl[13][1].ENA
global_clock_enable => swd_tdl[12][0].ENA
global_clock_enable => swd_tdl[12][1].ENA
global_clock_enable => swd_tdl[11][0].ENA
global_clock_enable => swd_tdl[11][1].ENA
global_clock_enable => swd_tdl[10][0].ENA
global_clock_enable => swd_tdl[10][1].ENA
global_clock_enable => swd_tdl[9][0].ENA
global_clock_enable => swd_tdl[9][1].ENA
global_clock_enable => swd_tdl[8][0].ENA
global_clock_enable => swd_tdl[8][1].ENA
global_clock_enable => swd_tdl[7][0].ENA
global_clock_enable => swd_tdl[7][1].ENA
global_clock_enable => swd_tdl[6][0].ENA
global_clock_enable => swd_tdl[6][1].ENA
global_clock_enable => swd_tdl[5][0].ENA
global_clock_enable => swd_tdl[5][1].ENA
global_clock_enable => swd_tdl[4][0].ENA
global_clock_enable => swd_tdl[4][1].ENA
global_clock_enable => swd_tdl[3][0].ENA
global_clock_enable => swd_tdl[3][1].ENA
global_clock_enable => swd_tdl[2][0].ENA
global_clock_enable => swd_tdl[2][1].ENA
global_clock_enable => swd_tdl[1][0].ENA
global_clock_enable => swd_tdl[1][1].ENA
global_clock_enable => swd_tdl[0][0].ENA
global_clock_enable => swd_tdl[0][1].ENA
k_count[0] => Add0.IN4
k_count[0] => Mux1.IN7
k_count[0] => Mux3.IN7
k_count[1] => Add0.IN3
k_count[1] => Mux0.IN7
k_count[1] => Mux2.IN7
k_count[2] => Add0.IN2
k_count[2] => Mux3.IN6
k_count[3] => Add0.IN1
k_count[3] => Mux2.IN6
k_count[4] => Add1.IN4
k_count[4] => Mux3.IN5
k_count[5] => Add1.IN3
k_count[5] => Mux2.IN5
k_count[6] => Add2.IN4
k_count[6] => Mux3.IN4
k_count[7] => Add2.IN3
k_count[7] => Mux2.IN4
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
sw_data_write[0] <= swd_tdl[16][0].DB_MAX_OUTPUT_PORT_TYPE
sw_data_write[1] <= swd_tdl[16][1].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_write[0] <= swa_tdl[16][0].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_write[1] <= swa_tdl[16][1].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:ram_cxb_wr
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
clk => sw_3_arr[15][0].CLK
clk => sw_3_arr[15][1].CLK
clk => sw_3_arr[15][2].CLK
clk => sw_3_arr[15][3].CLK
clk => sw_3_arr[15][4].CLK
clk => sw_3_arr[15][5].CLK
clk => sw_3_arr[15][6].CLK
clk => sw_3_arr[15][7].CLK
clk => sw_3_arr[14][0].CLK
clk => sw_3_arr[14][1].CLK
clk => sw_3_arr[14][2].CLK
clk => sw_3_arr[14][3].CLK
clk => sw_3_arr[14][4].CLK
clk => sw_3_arr[14][5].CLK
clk => sw_3_arr[14][6].CLK
clk => sw_3_arr[14][7].CLK
clk => sw_3_arr[13][0].CLK
clk => sw_3_arr[13][1].CLK
clk => sw_3_arr[13][2].CLK
clk => sw_3_arr[13][3].CLK
clk => sw_3_arr[13][4].CLK
clk => sw_3_arr[13][5].CLK
clk => sw_3_arr[13][6].CLK
clk => sw_3_arr[13][7].CLK
clk => sw_3_arr[12][0].CLK
clk => sw_3_arr[12][1].CLK
clk => sw_3_arr[12][2].CLK
clk => sw_3_arr[12][3].CLK
clk => sw_3_arr[12][4].CLK
clk => sw_3_arr[12][5].CLK
clk => sw_3_arr[12][6].CLK
clk => sw_3_arr[12][7].CLK
clk => sw_3_arr[11][0].CLK
clk => sw_3_arr[11][1].CLK
clk => sw_3_arr[11][2].CLK
clk => sw_3_arr[11][3].CLK
clk => sw_3_arr[11][4].CLK
clk => sw_3_arr[11][5].CLK
clk => sw_3_arr[11][6].CLK
clk => sw_3_arr[11][7].CLK
clk => sw_3_arr[10][0].CLK
clk => sw_3_arr[10][1].CLK
clk => sw_3_arr[10][2].CLK
clk => sw_3_arr[10][3].CLK
clk => sw_3_arr[10][4].CLK
clk => sw_3_arr[10][5].CLK
clk => sw_3_arr[10][6].CLK
clk => sw_3_arr[10][7].CLK
clk => sw_3_arr[9][0].CLK
clk => sw_3_arr[9][1].CLK
clk => sw_3_arr[9][2].CLK
clk => sw_3_arr[9][3].CLK
clk => sw_3_arr[9][4].CLK
clk => sw_3_arr[9][5].CLK
clk => sw_3_arr[9][6].CLK
clk => sw_3_arr[9][7].CLK
clk => sw_3_arr[8][0].CLK
clk => sw_3_arr[8][1].CLK
clk => sw_3_arr[8][2].CLK
clk => sw_3_arr[8][3].CLK
clk => sw_3_arr[8][4].CLK
clk => sw_3_arr[8][5].CLK
clk => sw_3_arr[8][6].CLK
clk => sw_3_arr[8][7].CLK
clk => sw_3_arr[7][0].CLK
clk => sw_3_arr[7][1].CLK
clk => sw_3_arr[7][2].CLK
clk => sw_3_arr[7][3].CLK
clk => sw_3_arr[7][4].CLK
clk => sw_3_arr[7][5].CLK
clk => sw_3_arr[7][6].CLK
clk => sw_3_arr[7][7].CLK
clk => sw_3_arr[6][0].CLK
clk => sw_3_arr[6][1].CLK
clk => sw_3_arr[6][2].CLK
clk => sw_3_arr[6][3].CLK
clk => sw_3_arr[6][4].CLK
clk => sw_3_arr[6][5].CLK
clk => sw_3_arr[6][6].CLK
clk => sw_3_arr[6][7].CLK
clk => sw_3_arr[5][0].CLK
clk => sw_3_arr[5][1].CLK
clk => sw_3_arr[5][2].CLK
clk => sw_3_arr[5][3].CLK
clk => sw_3_arr[5][4].CLK
clk => sw_3_arr[5][5].CLK
clk => sw_3_arr[5][6].CLK
clk => sw_3_arr[5][7].CLK
clk => sw_3_arr[4][0].CLK
clk => sw_3_arr[4][1].CLK
clk => sw_3_arr[4][2].CLK
clk => sw_3_arr[4][3].CLK
clk => sw_3_arr[4][4].CLK
clk => sw_3_arr[4][5].CLK
clk => sw_3_arr[4][6].CLK
clk => sw_3_arr[4][7].CLK
clk => sw_3_arr[3][0].CLK
clk => sw_3_arr[3][1].CLK
clk => sw_3_arr[3][2].CLK
clk => sw_3_arr[3][3].CLK
clk => sw_3_arr[3][4].CLK
clk => sw_3_arr[3][5].CLK
clk => sw_3_arr[3][6].CLK
clk => sw_3_arr[3][7].CLK
clk => sw_3_arr[2][0].CLK
clk => sw_3_arr[2][1].CLK
clk => sw_3_arr[2][2].CLK
clk => sw_3_arr[2][3].CLK
clk => sw_3_arr[2][4].CLK
clk => sw_3_arr[2][5].CLK
clk => sw_3_arr[2][6].CLK
clk => sw_3_arr[2][7].CLK
clk => sw_3_arr[1][0].CLK
clk => sw_3_arr[1][1].CLK
clk => sw_3_arr[1][2].CLK
clk => sw_3_arr[1][3].CLK
clk => sw_3_arr[1][4].CLK
clk => sw_3_arr[1][5].CLK
clk => sw_3_arr[1][6].CLK
clk => sw_3_arr[1][7].CLK
clk => sw_3_arr[0][0].CLK
clk => sw_3_arr[0][1].CLK
clk => sw_3_arr[0][2].CLK
clk => sw_3_arr[0][3].CLK
clk => sw_3_arr[0][4].CLK
clk => sw_3_arr[0][5].CLK
clk => sw_3_arr[0][6].CLK
clk => sw_3_arr[0][7].CLK
clk => sw_2_arr[15][0].CLK
clk => sw_2_arr[15][1].CLK
clk => sw_2_arr[15][2].CLK
clk => sw_2_arr[15][3].CLK
clk => sw_2_arr[15][4].CLK
clk => sw_2_arr[15][5].CLK
clk => sw_2_arr[15][6].CLK
clk => sw_2_arr[15][7].CLK
clk => sw_2_arr[14][0].CLK
clk => sw_2_arr[14][1].CLK
clk => sw_2_arr[14][2].CLK
clk => sw_2_arr[14][3].CLK
clk => sw_2_arr[14][4].CLK
clk => sw_2_arr[14][5].CLK
clk => sw_2_arr[14][6].CLK
clk => sw_2_arr[14][7].CLK
clk => sw_2_arr[13][0].CLK
clk => sw_2_arr[13][1].CLK
clk => sw_2_arr[13][2].CLK
clk => sw_2_arr[13][3].CLK
clk => sw_2_arr[13][4].CLK
clk => sw_2_arr[13][5].CLK
clk => sw_2_arr[13][6].CLK
clk => sw_2_arr[13][7].CLK
clk => sw_2_arr[12][0].CLK
clk => sw_2_arr[12][1].CLK
clk => sw_2_arr[12][2].CLK
clk => sw_2_arr[12][3].CLK
clk => sw_2_arr[12][4].CLK
clk => sw_2_arr[12][5].CLK
clk => sw_2_arr[12][6].CLK
clk => sw_2_arr[12][7].CLK
clk => sw_2_arr[11][0].CLK
clk => sw_2_arr[11][1].CLK
clk => sw_2_arr[11][2].CLK
clk => sw_2_arr[11][3].CLK
clk => sw_2_arr[11][4].CLK
clk => sw_2_arr[11][5].CLK
clk => sw_2_arr[11][6].CLK
clk => sw_2_arr[11][7].CLK
clk => sw_2_arr[10][0].CLK
clk => sw_2_arr[10][1].CLK
clk => sw_2_arr[10][2].CLK
clk => sw_2_arr[10][3].CLK
clk => sw_2_arr[10][4].CLK
clk => sw_2_arr[10][5].CLK
clk => sw_2_arr[10][6].CLK
clk => sw_2_arr[10][7].CLK
clk => sw_2_arr[9][0].CLK
clk => sw_2_arr[9][1].CLK
clk => sw_2_arr[9][2].CLK
clk => sw_2_arr[9][3].CLK
clk => sw_2_arr[9][4].CLK
clk => sw_2_arr[9][5].CLK
clk => sw_2_arr[9][6].CLK
clk => sw_2_arr[9][7].CLK
clk => sw_2_arr[8][0].CLK
clk => sw_2_arr[8][1].CLK
clk => sw_2_arr[8][2].CLK
clk => sw_2_arr[8][3].CLK
clk => sw_2_arr[8][4].CLK
clk => sw_2_arr[8][5].CLK
clk => sw_2_arr[8][6].CLK
clk => sw_2_arr[8][7].CLK
clk => sw_2_arr[7][0].CLK
clk => sw_2_arr[7][1].CLK
clk => sw_2_arr[7][2].CLK
clk => sw_2_arr[7][3].CLK
clk => sw_2_arr[7][4].CLK
clk => sw_2_arr[7][5].CLK
clk => sw_2_arr[7][6].CLK
clk => sw_2_arr[7][7].CLK
clk => sw_2_arr[6][0].CLK
clk => sw_2_arr[6][1].CLK
clk => sw_2_arr[6][2].CLK
clk => sw_2_arr[6][3].CLK
clk => sw_2_arr[6][4].CLK
clk => sw_2_arr[6][5].CLK
clk => sw_2_arr[6][6].CLK
clk => sw_2_arr[6][7].CLK
clk => sw_2_arr[5][0].CLK
clk => sw_2_arr[5][1].CLK
clk => sw_2_arr[5][2].CLK
clk => sw_2_arr[5][3].CLK
clk => sw_2_arr[5][4].CLK
clk => sw_2_arr[5][5].CLK
clk => sw_2_arr[5][6].CLK
clk => sw_2_arr[5][7].CLK
clk => sw_2_arr[4][0].CLK
clk => sw_2_arr[4][1].CLK
clk => sw_2_arr[4][2].CLK
clk => sw_2_arr[4][3].CLK
clk => sw_2_arr[4][4].CLK
clk => sw_2_arr[4][5].CLK
clk => sw_2_arr[4][6].CLK
clk => sw_2_arr[4][7].CLK
clk => sw_2_arr[3][0].CLK
clk => sw_2_arr[3][1].CLK
clk => sw_2_arr[3][2].CLK
clk => sw_2_arr[3][3].CLK
clk => sw_2_arr[3][4].CLK
clk => sw_2_arr[3][5].CLK
clk => sw_2_arr[3][6].CLK
clk => sw_2_arr[3][7].CLK
clk => sw_2_arr[2][0].CLK
clk => sw_2_arr[2][1].CLK
clk => sw_2_arr[2][2].CLK
clk => sw_2_arr[2][3].CLK
clk => sw_2_arr[2][4].CLK
clk => sw_2_arr[2][5].CLK
clk => sw_2_arr[2][6].CLK
clk => sw_2_arr[2][7].CLK
clk => sw_2_arr[1][0].CLK
clk => sw_2_arr[1][1].CLK
clk => sw_2_arr[1][2].CLK
clk => sw_2_arr[1][3].CLK
clk => sw_2_arr[1][4].CLK
clk => sw_2_arr[1][5].CLK
clk => sw_2_arr[1][6].CLK
clk => sw_2_arr[1][7].CLK
clk => sw_2_arr[0][0].CLK
clk => sw_2_arr[0][1].CLK
clk => sw_2_arr[0][2].CLK
clk => sw_2_arr[0][3].CLK
clk => sw_2_arr[0][4].CLK
clk => sw_2_arr[0][5].CLK
clk => sw_2_arr[0][6].CLK
clk => sw_2_arr[0][7].CLK
clk => sw_1_arr[15][0].CLK
clk => sw_1_arr[15][1].CLK
clk => sw_1_arr[15][2].CLK
clk => sw_1_arr[15][3].CLK
clk => sw_1_arr[15][4].CLK
clk => sw_1_arr[15][5].CLK
clk => sw_1_arr[15][6].CLK
clk => sw_1_arr[15][7].CLK
clk => sw_1_arr[14][0].CLK
clk => sw_1_arr[14][1].CLK
clk => sw_1_arr[14][2].CLK
clk => sw_1_arr[14][3].CLK
clk => sw_1_arr[14][4].CLK
clk => sw_1_arr[14][5].CLK
clk => sw_1_arr[14][6].CLK
clk => sw_1_arr[14][7].CLK
clk => sw_1_arr[13][0].CLK
clk => sw_1_arr[13][1].CLK
clk => sw_1_arr[13][2].CLK
clk => sw_1_arr[13][3].CLK
clk => sw_1_arr[13][4].CLK
clk => sw_1_arr[13][5].CLK
clk => sw_1_arr[13][6].CLK
clk => sw_1_arr[13][7].CLK
clk => sw_1_arr[12][0].CLK
clk => sw_1_arr[12][1].CLK
clk => sw_1_arr[12][2].CLK
clk => sw_1_arr[12][3].CLK
clk => sw_1_arr[12][4].CLK
clk => sw_1_arr[12][5].CLK
clk => sw_1_arr[12][6].CLK
clk => sw_1_arr[12][7].CLK
clk => sw_1_arr[11][0].CLK
clk => sw_1_arr[11][1].CLK
clk => sw_1_arr[11][2].CLK
clk => sw_1_arr[11][3].CLK
clk => sw_1_arr[11][4].CLK
clk => sw_1_arr[11][5].CLK
clk => sw_1_arr[11][6].CLK
clk => sw_1_arr[11][7].CLK
clk => sw_1_arr[10][0].CLK
clk => sw_1_arr[10][1].CLK
clk => sw_1_arr[10][2].CLK
clk => sw_1_arr[10][3].CLK
clk => sw_1_arr[10][4].CLK
clk => sw_1_arr[10][5].CLK
clk => sw_1_arr[10][6].CLK
clk => sw_1_arr[10][7].CLK
clk => sw_1_arr[9][0].CLK
clk => sw_1_arr[9][1].CLK
clk => sw_1_arr[9][2].CLK
clk => sw_1_arr[9][3].CLK
clk => sw_1_arr[9][4].CLK
clk => sw_1_arr[9][5].CLK
clk => sw_1_arr[9][6].CLK
clk => sw_1_arr[9][7].CLK
clk => sw_1_arr[8][0].CLK
clk => sw_1_arr[8][1].CLK
clk => sw_1_arr[8][2].CLK
clk => sw_1_arr[8][3].CLK
clk => sw_1_arr[8][4].CLK
clk => sw_1_arr[8][5].CLK
clk => sw_1_arr[8][6].CLK
clk => sw_1_arr[8][7].CLK
clk => sw_1_arr[7][0].CLK
clk => sw_1_arr[7][1].CLK
clk => sw_1_arr[7][2].CLK
clk => sw_1_arr[7][3].CLK
clk => sw_1_arr[7][4].CLK
clk => sw_1_arr[7][5].CLK
clk => sw_1_arr[7][6].CLK
clk => sw_1_arr[7][7].CLK
clk => sw_1_arr[6][0].CLK
clk => sw_1_arr[6][1].CLK
clk => sw_1_arr[6][2].CLK
clk => sw_1_arr[6][3].CLK
clk => sw_1_arr[6][4].CLK
clk => sw_1_arr[6][5].CLK
clk => sw_1_arr[6][6].CLK
clk => sw_1_arr[6][7].CLK
clk => sw_1_arr[5][0].CLK
clk => sw_1_arr[5][1].CLK
clk => sw_1_arr[5][2].CLK
clk => sw_1_arr[5][3].CLK
clk => sw_1_arr[5][4].CLK
clk => sw_1_arr[5][5].CLK
clk => sw_1_arr[5][6].CLK
clk => sw_1_arr[5][7].CLK
clk => sw_1_arr[4][0].CLK
clk => sw_1_arr[4][1].CLK
clk => sw_1_arr[4][2].CLK
clk => sw_1_arr[4][3].CLK
clk => sw_1_arr[4][4].CLK
clk => sw_1_arr[4][5].CLK
clk => sw_1_arr[4][6].CLK
clk => sw_1_arr[4][7].CLK
clk => sw_1_arr[3][0].CLK
clk => sw_1_arr[3][1].CLK
clk => sw_1_arr[3][2].CLK
clk => sw_1_arr[3][3].CLK
clk => sw_1_arr[3][4].CLK
clk => sw_1_arr[3][5].CLK
clk => sw_1_arr[3][6].CLK
clk => sw_1_arr[3][7].CLK
clk => sw_1_arr[2][0].CLK
clk => sw_1_arr[2][1].CLK
clk => sw_1_arr[2][2].CLK
clk => sw_1_arr[2][3].CLK
clk => sw_1_arr[2][4].CLK
clk => sw_1_arr[2][5].CLK
clk => sw_1_arr[2][6].CLK
clk => sw_1_arr[2][7].CLK
clk => sw_1_arr[1][0].CLK
clk => sw_1_arr[1][1].CLK
clk => sw_1_arr[1][2].CLK
clk => sw_1_arr[1][3].CLK
clk => sw_1_arr[1][4].CLK
clk => sw_1_arr[1][5].CLK
clk => sw_1_arr[1][6].CLK
clk => sw_1_arr[1][7].CLK
clk => sw_1_arr[0][0].CLK
clk => sw_1_arr[0][1].CLK
clk => sw_1_arr[0][2].CLK
clk => sw_1_arr[0][3].CLK
clk => sw_1_arr[0][4].CLK
clk => sw_1_arr[0][5].CLK
clk => sw_1_arr[0][6].CLK
clk => sw_1_arr[0][7].CLK
clk => sw_0_arr[15][0].CLK
clk => sw_0_arr[15][1].CLK
clk => sw_0_arr[15][2].CLK
clk => sw_0_arr[15][3].CLK
clk => sw_0_arr[15][4].CLK
clk => sw_0_arr[15][5].CLK
clk => sw_0_arr[15][6].CLK
clk => sw_0_arr[15][7].CLK
clk => sw_0_arr[14][0].CLK
clk => sw_0_arr[14][1].CLK
clk => sw_0_arr[14][2].CLK
clk => sw_0_arr[14][3].CLK
clk => sw_0_arr[14][4].CLK
clk => sw_0_arr[14][5].CLK
clk => sw_0_arr[14][6].CLK
clk => sw_0_arr[14][7].CLK
clk => sw_0_arr[13][0].CLK
clk => sw_0_arr[13][1].CLK
clk => sw_0_arr[13][2].CLK
clk => sw_0_arr[13][3].CLK
clk => sw_0_arr[13][4].CLK
clk => sw_0_arr[13][5].CLK
clk => sw_0_arr[13][6].CLK
clk => sw_0_arr[13][7].CLK
clk => sw_0_arr[12][0].CLK
clk => sw_0_arr[12][1].CLK
clk => sw_0_arr[12][2].CLK
clk => sw_0_arr[12][3].CLK
clk => sw_0_arr[12][4].CLK
clk => sw_0_arr[12][5].CLK
clk => sw_0_arr[12][6].CLK
clk => sw_0_arr[12][7].CLK
clk => sw_0_arr[11][0].CLK
clk => sw_0_arr[11][1].CLK
clk => sw_0_arr[11][2].CLK
clk => sw_0_arr[11][3].CLK
clk => sw_0_arr[11][4].CLK
clk => sw_0_arr[11][5].CLK
clk => sw_0_arr[11][6].CLK
clk => sw_0_arr[11][7].CLK
clk => sw_0_arr[10][0].CLK
clk => sw_0_arr[10][1].CLK
clk => sw_0_arr[10][2].CLK
clk => sw_0_arr[10][3].CLK
clk => sw_0_arr[10][4].CLK
clk => sw_0_arr[10][5].CLK
clk => sw_0_arr[10][6].CLK
clk => sw_0_arr[10][7].CLK
clk => sw_0_arr[9][0].CLK
clk => sw_0_arr[9][1].CLK
clk => sw_0_arr[9][2].CLK
clk => sw_0_arr[9][3].CLK
clk => sw_0_arr[9][4].CLK
clk => sw_0_arr[9][5].CLK
clk => sw_0_arr[9][6].CLK
clk => sw_0_arr[9][7].CLK
clk => sw_0_arr[8][0].CLK
clk => sw_0_arr[8][1].CLK
clk => sw_0_arr[8][2].CLK
clk => sw_0_arr[8][3].CLK
clk => sw_0_arr[8][4].CLK
clk => sw_0_arr[8][5].CLK
clk => sw_0_arr[8][6].CLK
clk => sw_0_arr[8][7].CLK
clk => sw_0_arr[7][0].CLK
clk => sw_0_arr[7][1].CLK
clk => sw_0_arr[7][2].CLK
clk => sw_0_arr[7][3].CLK
clk => sw_0_arr[7][4].CLK
clk => sw_0_arr[7][5].CLK
clk => sw_0_arr[7][6].CLK
clk => sw_0_arr[7][7].CLK
clk => sw_0_arr[6][0].CLK
clk => sw_0_arr[6][1].CLK
clk => sw_0_arr[6][2].CLK
clk => sw_0_arr[6][3].CLK
clk => sw_0_arr[6][4].CLK
clk => sw_0_arr[6][5].CLK
clk => sw_0_arr[6][6].CLK
clk => sw_0_arr[6][7].CLK
clk => sw_0_arr[5][0].CLK
clk => sw_0_arr[5][1].CLK
clk => sw_0_arr[5][2].CLK
clk => sw_0_arr[5][3].CLK
clk => sw_0_arr[5][4].CLK
clk => sw_0_arr[5][5].CLK
clk => sw_0_arr[5][6].CLK
clk => sw_0_arr[5][7].CLK
clk => sw_0_arr[4][0].CLK
clk => sw_0_arr[4][1].CLK
clk => sw_0_arr[4][2].CLK
clk => sw_0_arr[4][3].CLK
clk => sw_0_arr[4][4].CLK
clk => sw_0_arr[4][5].CLK
clk => sw_0_arr[4][6].CLK
clk => sw_0_arr[4][7].CLK
clk => sw_0_arr[3][0].CLK
clk => sw_0_arr[3][1].CLK
clk => sw_0_arr[3][2].CLK
clk => sw_0_arr[3][3].CLK
clk => sw_0_arr[3][4].CLK
clk => sw_0_arr[3][5].CLK
clk => sw_0_arr[3][6].CLK
clk => sw_0_arr[3][7].CLK
clk => sw_0_arr[2][0].CLK
clk => sw_0_arr[2][1].CLK
clk => sw_0_arr[2][2].CLK
clk => sw_0_arr[2][3].CLK
clk => sw_0_arr[2][4].CLK
clk => sw_0_arr[2][5].CLK
clk => sw_0_arr[2][6].CLK
clk => sw_0_arr[2][7].CLK
clk => sw_0_arr[1][0].CLK
clk => sw_0_arr[1][1].CLK
clk => sw_0_arr[1][2].CLK
clk => sw_0_arr[1][3].CLK
clk => sw_0_arr[1][4].CLK
clk => sw_0_arr[1][5].CLK
clk => sw_0_arr[1][6].CLK
clk => sw_0_arr[1][7].CLK
clk => sw_0_arr[0][0].CLK
clk => sw_0_arr[0][1].CLK
clk => sw_0_arr[0][2].CLK
clk => sw_0_arr[0][3].CLK
clk => sw_0_arr[0][4].CLK
clk => sw_0_arr[0][5].CLK
clk => sw_0_arr[0][6].CLK
clk => sw_0_arr[0][7].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
global_clock_enable => sw_3_arr[15][0].ENA
global_clock_enable => sw_3_arr[15][1].ENA
global_clock_enable => sw_3_arr[15][2].ENA
global_clock_enable => sw_3_arr[15][3].ENA
global_clock_enable => sw_3_arr[15][4].ENA
global_clock_enable => sw_3_arr[15][5].ENA
global_clock_enable => sw_3_arr[15][6].ENA
global_clock_enable => sw_3_arr[15][7].ENA
global_clock_enable => sw_3_arr[14][0].ENA
global_clock_enable => sw_3_arr[14][1].ENA
global_clock_enable => sw_3_arr[14][2].ENA
global_clock_enable => sw_3_arr[14][3].ENA
global_clock_enable => sw_3_arr[14][4].ENA
global_clock_enable => sw_3_arr[14][5].ENA
global_clock_enable => sw_3_arr[14][6].ENA
global_clock_enable => sw_3_arr[14][7].ENA
global_clock_enable => sw_3_arr[13][0].ENA
global_clock_enable => sw_3_arr[13][1].ENA
global_clock_enable => sw_3_arr[13][2].ENA
global_clock_enable => sw_3_arr[13][3].ENA
global_clock_enable => sw_3_arr[13][4].ENA
global_clock_enable => sw_3_arr[13][5].ENA
global_clock_enable => sw_3_arr[13][6].ENA
global_clock_enable => sw_3_arr[13][7].ENA
global_clock_enable => sw_3_arr[12][0].ENA
global_clock_enable => sw_3_arr[12][1].ENA
global_clock_enable => sw_3_arr[12][2].ENA
global_clock_enable => sw_3_arr[12][3].ENA
global_clock_enable => sw_3_arr[12][4].ENA
global_clock_enable => sw_3_arr[12][5].ENA
global_clock_enable => sw_3_arr[12][6].ENA
global_clock_enable => sw_3_arr[12][7].ENA
global_clock_enable => sw_3_arr[11][0].ENA
global_clock_enable => sw_3_arr[11][1].ENA
global_clock_enable => sw_3_arr[11][2].ENA
global_clock_enable => sw_3_arr[11][3].ENA
global_clock_enable => sw_3_arr[11][4].ENA
global_clock_enable => sw_3_arr[11][5].ENA
global_clock_enable => sw_3_arr[11][6].ENA
global_clock_enable => sw_3_arr[11][7].ENA
global_clock_enable => sw_3_arr[10][0].ENA
global_clock_enable => sw_3_arr[10][1].ENA
global_clock_enable => sw_3_arr[10][2].ENA
global_clock_enable => sw_3_arr[10][3].ENA
global_clock_enable => sw_3_arr[10][4].ENA
global_clock_enable => sw_3_arr[10][5].ENA
global_clock_enable => sw_3_arr[10][6].ENA
global_clock_enable => sw_3_arr[10][7].ENA
global_clock_enable => sw_3_arr[9][0].ENA
global_clock_enable => sw_3_arr[9][1].ENA
global_clock_enable => sw_3_arr[9][2].ENA
global_clock_enable => sw_3_arr[9][3].ENA
global_clock_enable => sw_3_arr[9][4].ENA
global_clock_enable => sw_3_arr[9][5].ENA
global_clock_enable => sw_3_arr[9][6].ENA
global_clock_enable => sw_3_arr[9][7].ENA
global_clock_enable => sw_3_arr[8][0].ENA
global_clock_enable => sw_3_arr[8][1].ENA
global_clock_enable => sw_3_arr[8][2].ENA
global_clock_enable => sw_3_arr[8][3].ENA
global_clock_enable => sw_3_arr[8][4].ENA
global_clock_enable => sw_3_arr[8][5].ENA
global_clock_enable => sw_3_arr[8][6].ENA
global_clock_enable => sw_3_arr[8][7].ENA
global_clock_enable => sw_3_arr[7][0].ENA
global_clock_enable => sw_3_arr[7][1].ENA
global_clock_enable => sw_3_arr[7][2].ENA
global_clock_enable => sw_3_arr[7][3].ENA
global_clock_enable => sw_3_arr[7][4].ENA
global_clock_enable => sw_3_arr[7][5].ENA
global_clock_enable => sw_3_arr[7][6].ENA
global_clock_enable => sw_3_arr[7][7].ENA
global_clock_enable => sw_3_arr[6][0].ENA
global_clock_enable => sw_3_arr[6][1].ENA
global_clock_enable => sw_3_arr[6][2].ENA
global_clock_enable => sw_3_arr[6][3].ENA
global_clock_enable => sw_3_arr[6][4].ENA
global_clock_enable => sw_3_arr[6][5].ENA
global_clock_enable => sw_3_arr[6][6].ENA
global_clock_enable => sw_3_arr[6][7].ENA
global_clock_enable => sw_3_arr[5][0].ENA
global_clock_enable => sw_3_arr[5][1].ENA
global_clock_enable => sw_3_arr[5][2].ENA
global_clock_enable => sw_3_arr[5][3].ENA
global_clock_enable => sw_3_arr[5][4].ENA
global_clock_enable => sw_3_arr[5][5].ENA
global_clock_enable => sw_3_arr[5][6].ENA
global_clock_enable => sw_3_arr[5][7].ENA
global_clock_enable => sw_3_arr[4][0].ENA
global_clock_enable => sw_3_arr[4][1].ENA
global_clock_enable => sw_3_arr[4][2].ENA
global_clock_enable => sw_3_arr[4][3].ENA
global_clock_enable => sw_3_arr[4][4].ENA
global_clock_enable => sw_3_arr[4][5].ENA
global_clock_enable => sw_3_arr[4][6].ENA
global_clock_enable => sw_3_arr[4][7].ENA
global_clock_enable => sw_3_arr[3][0].ENA
global_clock_enable => sw_3_arr[3][1].ENA
global_clock_enable => sw_3_arr[3][2].ENA
global_clock_enable => sw_3_arr[3][3].ENA
global_clock_enable => sw_3_arr[3][4].ENA
global_clock_enable => sw_3_arr[3][5].ENA
global_clock_enable => sw_3_arr[3][6].ENA
global_clock_enable => sw_3_arr[3][7].ENA
global_clock_enable => sw_3_arr[2][0].ENA
global_clock_enable => sw_3_arr[2][1].ENA
global_clock_enable => sw_3_arr[2][2].ENA
global_clock_enable => sw_3_arr[2][3].ENA
global_clock_enable => sw_3_arr[2][4].ENA
global_clock_enable => sw_3_arr[2][5].ENA
global_clock_enable => sw_3_arr[2][6].ENA
global_clock_enable => sw_3_arr[2][7].ENA
global_clock_enable => sw_3_arr[1][0].ENA
global_clock_enable => sw_3_arr[1][1].ENA
global_clock_enable => sw_3_arr[1][2].ENA
global_clock_enable => sw_3_arr[1][3].ENA
global_clock_enable => sw_3_arr[1][4].ENA
global_clock_enable => sw_3_arr[1][5].ENA
global_clock_enable => sw_3_arr[1][6].ENA
global_clock_enable => sw_3_arr[1][7].ENA
global_clock_enable => sw_3_arr[0][0].ENA
global_clock_enable => sw_3_arr[0][1].ENA
global_clock_enable => sw_3_arr[0][2].ENA
global_clock_enable => sw_3_arr[0][3].ENA
global_clock_enable => sw_3_arr[0][4].ENA
global_clock_enable => sw_3_arr[0][5].ENA
global_clock_enable => sw_3_arr[0][6].ENA
global_clock_enable => sw_3_arr[0][7].ENA
global_clock_enable => sw_2_arr[15][0].ENA
global_clock_enable => sw_2_arr[15][1].ENA
global_clock_enable => sw_2_arr[15][2].ENA
global_clock_enable => sw_2_arr[15][3].ENA
global_clock_enable => sw_2_arr[15][4].ENA
global_clock_enable => sw_2_arr[15][5].ENA
global_clock_enable => sw_2_arr[15][6].ENA
global_clock_enable => sw_2_arr[15][7].ENA
global_clock_enable => sw_2_arr[14][0].ENA
global_clock_enable => sw_2_arr[14][1].ENA
global_clock_enable => sw_2_arr[14][2].ENA
global_clock_enable => sw_2_arr[14][3].ENA
global_clock_enable => sw_2_arr[14][4].ENA
global_clock_enable => sw_2_arr[14][5].ENA
global_clock_enable => sw_2_arr[14][6].ENA
global_clock_enable => sw_2_arr[14][7].ENA
global_clock_enable => sw_2_arr[13][0].ENA
global_clock_enable => sw_2_arr[13][1].ENA
global_clock_enable => sw_2_arr[13][2].ENA
global_clock_enable => sw_2_arr[13][3].ENA
global_clock_enable => sw_2_arr[13][4].ENA
global_clock_enable => sw_2_arr[13][5].ENA
global_clock_enable => sw_2_arr[13][6].ENA
global_clock_enable => sw_2_arr[13][7].ENA
global_clock_enable => sw_2_arr[12][0].ENA
global_clock_enable => sw_2_arr[12][1].ENA
global_clock_enable => sw_2_arr[12][2].ENA
global_clock_enable => sw_2_arr[12][3].ENA
global_clock_enable => sw_2_arr[12][4].ENA
global_clock_enable => sw_2_arr[12][5].ENA
global_clock_enable => sw_2_arr[12][6].ENA
global_clock_enable => sw_2_arr[12][7].ENA
global_clock_enable => sw_2_arr[11][0].ENA
global_clock_enable => sw_2_arr[11][1].ENA
global_clock_enable => sw_2_arr[11][2].ENA
global_clock_enable => sw_2_arr[11][3].ENA
global_clock_enable => sw_2_arr[11][4].ENA
global_clock_enable => sw_2_arr[11][5].ENA
global_clock_enable => sw_2_arr[11][6].ENA
global_clock_enable => sw_2_arr[11][7].ENA
global_clock_enable => sw_2_arr[10][0].ENA
global_clock_enable => sw_2_arr[10][1].ENA
global_clock_enable => sw_2_arr[10][2].ENA
global_clock_enable => sw_2_arr[10][3].ENA
global_clock_enable => sw_2_arr[10][4].ENA
global_clock_enable => sw_2_arr[10][5].ENA
global_clock_enable => sw_2_arr[10][6].ENA
global_clock_enable => sw_2_arr[10][7].ENA
global_clock_enable => sw_2_arr[9][0].ENA
global_clock_enable => sw_2_arr[9][1].ENA
global_clock_enable => sw_2_arr[9][2].ENA
global_clock_enable => sw_2_arr[9][3].ENA
global_clock_enable => sw_2_arr[9][4].ENA
global_clock_enable => sw_2_arr[9][5].ENA
global_clock_enable => sw_2_arr[9][6].ENA
global_clock_enable => sw_2_arr[9][7].ENA
global_clock_enable => sw_2_arr[8][0].ENA
global_clock_enable => sw_2_arr[8][1].ENA
global_clock_enable => sw_2_arr[8][2].ENA
global_clock_enable => sw_2_arr[8][3].ENA
global_clock_enable => sw_2_arr[8][4].ENA
global_clock_enable => sw_2_arr[8][5].ENA
global_clock_enable => sw_2_arr[8][6].ENA
global_clock_enable => sw_2_arr[8][7].ENA
global_clock_enable => sw_2_arr[7][0].ENA
global_clock_enable => sw_2_arr[7][1].ENA
global_clock_enable => sw_2_arr[7][2].ENA
global_clock_enable => sw_2_arr[7][3].ENA
global_clock_enable => sw_2_arr[7][4].ENA
global_clock_enable => sw_2_arr[7][5].ENA
global_clock_enable => sw_2_arr[7][6].ENA
global_clock_enable => sw_2_arr[7][7].ENA
global_clock_enable => sw_2_arr[6][0].ENA
global_clock_enable => sw_2_arr[6][1].ENA
global_clock_enable => sw_2_arr[6][2].ENA
global_clock_enable => sw_2_arr[6][3].ENA
global_clock_enable => sw_2_arr[6][4].ENA
global_clock_enable => sw_2_arr[6][5].ENA
global_clock_enable => sw_2_arr[6][6].ENA
global_clock_enable => sw_2_arr[6][7].ENA
global_clock_enable => sw_2_arr[5][0].ENA
global_clock_enable => sw_2_arr[5][1].ENA
global_clock_enable => sw_2_arr[5][2].ENA
global_clock_enable => sw_2_arr[5][3].ENA
global_clock_enable => sw_2_arr[5][4].ENA
global_clock_enable => sw_2_arr[5][5].ENA
global_clock_enable => sw_2_arr[5][6].ENA
global_clock_enable => sw_2_arr[5][7].ENA
global_clock_enable => sw_2_arr[4][0].ENA
global_clock_enable => sw_2_arr[4][1].ENA
global_clock_enable => sw_2_arr[4][2].ENA
global_clock_enable => sw_2_arr[4][3].ENA
global_clock_enable => sw_2_arr[4][4].ENA
global_clock_enable => sw_2_arr[4][5].ENA
global_clock_enable => sw_2_arr[4][6].ENA
global_clock_enable => sw_2_arr[4][7].ENA
global_clock_enable => sw_2_arr[3][0].ENA
global_clock_enable => sw_2_arr[3][1].ENA
global_clock_enable => sw_2_arr[3][2].ENA
global_clock_enable => sw_2_arr[3][3].ENA
global_clock_enable => sw_2_arr[3][4].ENA
global_clock_enable => sw_2_arr[3][5].ENA
global_clock_enable => sw_2_arr[3][6].ENA
global_clock_enable => sw_2_arr[3][7].ENA
global_clock_enable => sw_2_arr[2][0].ENA
global_clock_enable => sw_2_arr[2][1].ENA
global_clock_enable => sw_2_arr[2][2].ENA
global_clock_enable => sw_2_arr[2][3].ENA
global_clock_enable => sw_2_arr[2][4].ENA
global_clock_enable => sw_2_arr[2][5].ENA
global_clock_enable => sw_2_arr[2][6].ENA
global_clock_enable => sw_2_arr[2][7].ENA
global_clock_enable => sw_2_arr[1][0].ENA
global_clock_enable => sw_2_arr[1][1].ENA
global_clock_enable => sw_2_arr[1][2].ENA
global_clock_enable => sw_2_arr[1][3].ENA
global_clock_enable => sw_2_arr[1][4].ENA
global_clock_enable => sw_2_arr[1][5].ENA
global_clock_enable => sw_2_arr[1][6].ENA
global_clock_enable => sw_2_arr[1][7].ENA
global_clock_enable => sw_2_arr[0][0].ENA
global_clock_enable => sw_2_arr[0][1].ENA
global_clock_enable => sw_2_arr[0][2].ENA
global_clock_enable => sw_2_arr[0][3].ENA
global_clock_enable => sw_2_arr[0][4].ENA
global_clock_enable => sw_2_arr[0][5].ENA
global_clock_enable => sw_2_arr[0][6].ENA
global_clock_enable => sw_2_arr[0][7].ENA
global_clock_enable => sw_1_arr[15][0].ENA
global_clock_enable => sw_1_arr[15][1].ENA
global_clock_enable => sw_1_arr[15][2].ENA
global_clock_enable => sw_1_arr[15][3].ENA
global_clock_enable => sw_1_arr[15][4].ENA
global_clock_enable => sw_1_arr[15][5].ENA
global_clock_enable => sw_1_arr[15][6].ENA
global_clock_enable => sw_1_arr[15][7].ENA
global_clock_enable => sw_1_arr[14][0].ENA
global_clock_enable => sw_1_arr[14][1].ENA
global_clock_enable => sw_1_arr[14][2].ENA
global_clock_enable => sw_1_arr[14][3].ENA
global_clock_enable => sw_1_arr[14][4].ENA
global_clock_enable => sw_1_arr[14][5].ENA
global_clock_enable => sw_1_arr[14][6].ENA
global_clock_enable => sw_1_arr[14][7].ENA
global_clock_enable => sw_1_arr[13][0].ENA
global_clock_enable => sw_1_arr[13][1].ENA
global_clock_enable => sw_1_arr[13][2].ENA
global_clock_enable => sw_1_arr[13][3].ENA
global_clock_enable => sw_1_arr[13][4].ENA
global_clock_enable => sw_1_arr[13][5].ENA
global_clock_enable => sw_1_arr[13][6].ENA
global_clock_enable => sw_1_arr[13][7].ENA
global_clock_enable => sw_1_arr[12][0].ENA
global_clock_enable => sw_1_arr[12][1].ENA
global_clock_enable => sw_1_arr[12][2].ENA
global_clock_enable => sw_1_arr[12][3].ENA
global_clock_enable => sw_1_arr[12][4].ENA
global_clock_enable => sw_1_arr[12][5].ENA
global_clock_enable => sw_1_arr[12][6].ENA
global_clock_enable => sw_1_arr[12][7].ENA
global_clock_enable => sw_1_arr[11][0].ENA
global_clock_enable => sw_1_arr[11][1].ENA
global_clock_enable => sw_1_arr[11][2].ENA
global_clock_enable => sw_1_arr[11][3].ENA
global_clock_enable => sw_1_arr[11][4].ENA
global_clock_enable => sw_1_arr[11][5].ENA
global_clock_enable => sw_1_arr[11][6].ENA
global_clock_enable => sw_1_arr[11][7].ENA
global_clock_enable => sw_1_arr[10][0].ENA
global_clock_enable => sw_1_arr[10][1].ENA
global_clock_enable => sw_1_arr[10][2].ENA
global_clock_enable => sw_1_arr[10][3].ENA
global_clock_enable => sw_1_arr[10][4].ENA
global_clock_enable => sw_1_arr[10][5].ENA
global_clock_enable => sw_1_arr[10][6].ENA
global_clock_enable => sw_1_arr[10][7].ENA
global_clock_enable => sw_1_arr[9][0].ENA
global_clock_enable => sw_1_arr[9][1].ENA
global_clock_enable => sw_1_arr[9][2].ENA
global_clock_enable => sw_1_arr[9][3].ENA
global_clock_enable => sw_1_arr[9][4].ENA
global_clock_enable => sw_1_arr[9][5].ENA
global_clock_enable => sw_1_arr[9][6].ENA
global_clock_enable => sw_1_arr[9][7].ENA
global_clock_enable => sw_1_arr[8][0].ENA
global_clock_enable => sw_1_arr[8][1].ENA
global_clock_enable => sw_1_arr[8][2].ENA
global_clock_enable => sw_1_arr[8][3].ENA
global_clock_enable => sw_1_arr[8][4].ENA
global_clock_enable => sw_1_arr[8][5].ENA
global_clock_enable => sw_1_arr[8][6].ENA
global_clock_enable => sw_1_arr[8][7].ENA
global_clock_enable => sw_1_arr[7][0].ENA
global_clock_enable => sw_1_arr[7][1].ENA
global_clock_enable => sw_1_arr[7][2].ENA
global_clock_enable => sw_1_arr[7][3].ENA
global_clock_enable => sw_1_arr[7][4].ENA
global_clock_enable => sw_1_arr[7][5].ENA
global_clock_enable => sw_1_arr[7][6].ENA
global_clock_enable => sw_1_arr[7][7].ENA
global_clock_enable => sw_1_arr[6][0].ENA
global_clock_enable => sw_1_arr[6][1].ENA
global_clock_enable => sw_1_arr[6][2].ENA
global_clock_enable => sw_1_arr[6][3].ENA
global_clock_enable => sw_1_arr[6][4].ENA
global_clock_enable => sw_1_arr[6][5].ENA
global_clock_enable => sw_1_arr[6][6].ENA
global_clock_enable => sw_1_arr[6][7].ENA
global_clock_enable => sw_1_arr[5][0].ENA
global_clock_enable => sw_1_arr[5][1].ENA
global_clock_enable => sw_1_arr[5][2].ENA
global_clock_enable => sw_1_arr[5][3].ENA
global_clock_enable => sw_1_arr[5][4].ENA
global_clock_enable => sw_1_arr[5][5].ENA
global_clock_enable => sw_1_arr[5][6].ENA
global_clock_enable => sw_1_arr[5][7].ENA
global_clock_enable => sw_1_arr[4][0].ENA
global_clock_enable => sw_1_arr[4][1].ENA
global_clock_enable => sw_1_arr[4][2].ENA
global_clock_enable => sw_1_arr[4][3].ENA
global_clock_enable => sw_1_arr[4][4].ENA
global_clock_enable => sw_1_arr[4][5].ENA
global_clock_enable => sw_1_arr[4][6].ENA
global_clock_enable => sw_1_arr[4][7].ENA
global_clock_enable => sw_1_arr[3][0].ENA
global_clock_enable => sw_1_arr[3][1].ENA
global_clock_enable => sw_1_arr[3][2].ENA
global_clock_enable => sw_1_arr[3][3].ENA
global_clock_enable => sw_1_arr[3][4].ENA
global_clock_enable => sw_1_arr[3][5].ENA
global_clock_enable => sw_1_arr[3][6].ENA
global_clock_enable => sw_1_arr[3][7].ENA
global_clock_enable => sw_1_arr[2][0].ENA
global_clock_enable => sw_1_arr[2][1].ENA
global_clock_enable => sw_1_arr[2][2].ENA
global_clock_enable => sw_1_arr[2][3].ENA
global_clock_enable => sw_1_arr[2][4].ENA
global_clock_enable => sw_1_arr[2][5].ENA
global_clock_enable => sw_1_arr[2][6].ENA
global_clock_enable => sw_1_arr[2][7].ENA
global_clock_enable => sw_1_arr[1][0].ENA
global_clock_enable => sw_1_arr[1][1].ENA
global_clock_enable => sw_1_arr[1][2].ENA
global_clock_enable => sw_1_arr[1][3].ENA
global_clock_enable => sw_1_arr[1][4].ENA
global_clock_enable => sw_1_arr[1][5].ENA
global_clock_enable => sw_1_arr[1][6].ENA
global_clock_enable => sw_1_arr[1][7].ENA
global_clock_enable => sw_1_arr[0][0].ENA
global_clock_enable => sw_1_arr[0][1].ENA
global_clock_enable => sw_1_arr[0][2].ENA
global_clock_enable => sw_1_arr[0][3].ENA
global_clock_enable => sw_1_arr[0][4].ENA
global_clock_enable => sw_1_arr[0][5].ENA
global_clock_enable => sw_1_arr[0][6].ENA
global_clock_enable => sw_1_arr[0][7].ENA
global_clock_enable => sw_0_arr[15][0].ENA
global_clock_enable => sw_0_arr[15][1].ENA
global_clock_enable => sw_0_arr[15][2].ENA
global_clock_enable => sw_0_arr[15][3].ENA
global_clock_enable => sw_0_arr[15][4].ENA
global_clock_enable => sw_0_arr[15][5].ENA
global_clock_enable => sw_0_arr[15][6].ENA
global_clock_enable => sw_0_arr[15][7].ENA
global_clock_enable => sw_0_arr[14][0].ENA
global_clock_enable => sw_0_arr[14][1].ENA
global_clock_enable => sw_0_arr[14][2].ENA
global_clock_enable => sw_0_arr[14][3].ENA
global_clock_enable => sw_0_arr[14][4].ENA
global_clock_enable => sw_0_arr[14][5].ENA
global_clock_enable => sw_0_arr[14][6].ENA
global_clock_enable => sw_0_arr[14][7].ENA
global_clock_enable => sw_0_arr[13][0].ENA
global_clock_enable => sw_0_arr[13][1].ENA
global_clock_enable => sw_0_arr[13][2].ENA
global_clock_enable => sw_0_arr[13][3].ENA
global_clock_enable => sw_0_arr[13][4].ENA
global_clock_enable => sw_0_arr[13][5].ENA
global_clock_enable => sw_0_arr[13][6].ENA
global_clock_enable => sw_0_arr[13][7].ENA
global_clock_enable => sw_0_arr[12][0].ENA
global_clock_enable => sw_0_arr[12][1].ENA
global_clock_enable => sw_0_arr[12][2].ENA
global_clock_enable => sw_0_arr[12][3].ENA
global_clock_enable => sw_0_arr[12][4].ENA
global_clock_enable => sw_0_arr[12][5].ENA
global_clock_enable => sw_0_arr[12][6].ENA
global_clock_enable => sw_0_arr[12][7].ENA
global_clock_enable => sw_0_arr[11][0].ENA
global_clock_enable => sw_0_arr[11][1].ENA
global_clock_enable => sw_0_arr[11][2].ENA
global_clock_enable => sw_0_arr[11][3].ENA
global_clock_enable => sw_0_arr[11][4].ENA
global_clock_enable => sw_0_arr[11][5].ENA
global_clock_enable => sw_0_arr[11][6].ENA
global_clock_enable => sw_0_arr[11][7].ENA
global_clock_enable => sw_0_arr[10][0].ENA
global_clock_enable => sw_0_arr[10][1].ENA
global_clock_enable => sw_0_arr[10][2].ENA
global_clock_enable => sw_0_arr[10][3].ENA
global_clock_enable => sw_0_arr[10][4].ENA
global_clock_enable => sw_0_arr[10][5].ENA
global_clock_enable => sw_0_arr[10][6].ENA
global_clock_enable => sw_0_arr[10][7].ENA
global_clock_enable => sw_0_arr[9][0].ENA
global_clock_enable => sw_0_arr[9][1].ENA
global_clock_enable => sw_0_arr[9][2].ENA
global_clock_enable => sw_0_arr[9][3].ENA
global_clock_enable => sw_0_arr[9][4].ENA
global_clock_enable => sw_0_arr[9][5].ENA
global_clock_enable => sw_0_arr[9][6].ENA
global_clock_enable => sw_0_arr[9][7].ENA
global_clock_enable => sw_0_arr[8][0].ENA
global_clock_enable => sw_0_arr[8][1].ENA
global_clock_enable => sw_0_arr[8][2].ENA
global_clock_enable => sw_0_arr[8][3].ENA
global_clock_enable => sw_0_arr[8][4].ENA
global_clock_enable => sw_0_arr[8][5].ENA
global_clock_enable => sw_0_arr[8][6].ENA
global_clock_enable => sw_0_arr[8][7].ENA
global_clock_enable => sw_0_arr[7][0].ENA
global_clock_enable => sw_0_arr[7][1].ENA
global_clock_enable => sw_0_arr[7][2].ENA
global_clock_enable => sw_0_arr[7][3].ENA
global_clock_enable => sw_0_arr[7][4].ENA
global_clock_enable => sw_0_arr[7][5].ENA
global_clock_enable => sw_0_arr[7][6].ENA
global_clock_enable => sw_0_arr[7][7].ENA
global_clock_enable => sw_0_arr[6][0].ENA
global_clock_enable => sw_0_arr[6][1].ENA
global_clock_enable => sw_0_arr[6][2].ENA
global_clock_enable => sw_0_arr[6][3].ENA
global_clock_enable => sw_0_arr[6][4].ENA
global_clock_enable => sw_0_arr[6][5].ENA
global_clock_enable => sw_0_arr[6][6].ENA
global_clock_enable => sw_0_arr[6][7].ENA
global_clock_enable => sw_0_arr[5][0].ENA
global_clock_enable => sw_0_arr[5][1].ENA
global_clock_enable => sw_0_arr[5][2].ENA
global_clock_enable => sw_0_arr[5][3].ENA
global_clock_enable => sw_0_arr[5][4].ENA
global_clock_enable => sw_0_arr[5][5].ENA
global_clock_enable => sw_0_arr[5][6].ENA
global_clock_enable => sw_0_arr[5][7].ENA
global_clock_enable => sw_0_arr[4][0].ENA
global_clock_enable => sw_0_arr[4][1].ENA
global_clock_enable => sw_0_arr[4][2].ENA
global_clock_enable => sw_0_arr[4][3].ENA
global_clock_enable => sw_0_arr[4][4].ENA
global_clock_enable => sw_0_arr[4][5].ENA
global_clock_enable => sw_0_arr[4][6].ENA
global_clock_enable => sw_0_arr[4][7].ENA
global_clock_enable => sw_0_arr[3][0].ENA
global_clock_enable => sw_0_arr[3][1].ENA
global_clock_enable => sw_0_arr[3][2].ENA
global_clock_enable => sw_0_arr[3][3].ENA
global_clock_enable => sw_0_arr[3][4].ENA
global_clock_enable => sw_0_arr[3][5].ENA
global_clock_enable => sw_0_arr[3][6].ENA
global_clock_enable => sw_0_arr[3][7].ENA
global_clock_enable => sw_0_arr[2][0].ENA
global_clock_enable => sw_0_arr[2][1].ENA
global_clock_enable => sw_0_arr[2][2].ENA
global_clock_enable => sw_0_arr[2][3].ENA
global_clock_enable => sw_0_arr[2][4].ENA
global_clock_enable => sw_0_arr[2][5].ENA
global_clock_enable => sw_0_arr[2][6].ENA
global_clock_enable => sw_0_arr[2][7].ENA
global_clock_enable => sw_0_arr[1][0].ENA
global_clock_enable => sw_0_arr[1][1].ENA
global_clock_enable => sw_0_arr[1][2].ENA
global_clock_enable => sw_0_arr[1][3].ENA
global_clock_enable => sw_0_arr[1][4].ENA
global_clock_enable => sw_0_arr[1][5].ENA
global_clock_enable => sw_0_arr[1][6].ENA
global_clock_enable => sw_0_arr[1][7].ENA
global_clock_enable => sw_0_arr[0][0].ENA
global_clock_enable => sw_0_arr[0][1].ENA
global_clock_enable => sw_0_arr[0][2].ENA
global_clock_enable => sw_0_arr[0][3].ENA
global_clock_enable => sw_0_arr[0][4].ENA
global_clock_enable => sw_0_arr[0][5].ENA
global_clock_enable => sw_0_arr[0][6].ENA
global_clock_enable => sw_0_arr[0][7].ENA
sw_0_in[0] => sw_0_arr[0][0].DATAIN
sw_0_in[1] => sw_0_arr[0][1].DATAIN
sw_0_in[2] => sw_0_arr[0][2].DATAIN
sw_0_in[3] => sw_0_arr[0][3].DATAIN
sw_0_in[4] => sw_0_arr[0][4].DATAIN
sw_0_in[5] => sw_0_arr[0][5].DATAIN
sw_0_in[6] => sw_0_arr[0][6].DATAIN
sw_0_in[7] => sw_0_arr[0][7].DATAIN
sw_1_in[0] => sw_1_arr[0][0].DATAIN
sw_1_in[1] => sw_1_arr[0][1].DATAIN
sw_1_in[2] => sw_1_arr[0][2].DATAIN
sw_1_in[3] => sw_1_arr[0][3].DATAIN
sw_1_in[4] => sw_1_arr[0][4].DATAIN
sw_1_in[5] => sw_1_arr[0][5].DATAIN
sw_1_in[6] => sw_1_arr[0][6].DATAIN
sw_1_in[7] => sw_1_arr[0][7].DATAIN
sw_2_in[0] => sw_2_arr[0][0].DATAIN
sw_2_in[1] => sw_2_arr[0][1].DATAIN
sw_2_in[2] => sw_2_arr[0][2].DATAIN
sw_2_in[3] => sw_2_arr[0][3].DATAIN
sw_2_in[4] => sw_2_arr[0][4].DATAIN
sw_2_in[5] => sw_2_arr[0][5].DATAIN
sw_2_in[6] => sw_2_arr[0][6].DATAIN
sw_2_in[7] => sw_2_arr[0][7].DATAIN
sw_3_in[0] => sw_3_arr[0][0].DATAIN
sw_3_in[1] => sw_3_arr[0][1].DATAIN
sw_3_in[2] => sw_3_arr[0][2].DATAIN
sw_3_in[3] => sw_3_arr[0][3].DATAIN
sw_3_in[4] => sw_3_arr[0][4].DATAIN
sw_3_in[5] => sw_3_arr[0][5].DATAIN
sw_3_in[6] => sw_3_arr[0][6].DATAIN
sw_3_in[7] => sw_3_arr[0][7].DATAIN
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[0] => Mux16.IN1
ram_sel[0] => Mux17.IN1
ram_sel[0] => Mux18.IN1
ram_sel[0] => Mux19.IN1
ram_sel[0] => Mux20.IN1
ram_sel[0] => Mux21.IN1
ram_sel[0] => Mux22.IN1
ram_sel[0] => Mux23.IN1
ram_sel[0] => Mux24.IN1
ram_sel[0] => Mux25.IN1
ram_sel[0] => Mux26.IN1
ram_sel[0] => Mux27.IN1
ram_sel[0] => Mux28.IN1
ram_sel[0] => Mux29.IN1
ram_sel[0] => Mux30.IN1
ram_sel[0] => Mux31.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
ram_sel[1] => Mux16.IN0
ram_sel[1] => Mux17.IN0
ram_sel[1] => Mux18.IN0
ram_sel[1] => Mux19.IN0
ram_sel[1] => Mux20.IN0
ram_sel[1] => Mux21.IN0
ram_sel[1] => Mux22.IN0
ram_sel[1] => Mux23.IN0
ram_sel[1] => Mux24.IN0
ram_sel[1] => Mux25.IN0
ram_sel[1] => Mux26.IN0
ram_sel[1] => Mux27.IN0
ram_sel[1] => Mux28.IN0
ram_sel[1] => Mux29.IN0
ram_sel[1] => Mux30.IN0
ram_sel[1] => Mux31.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data:ram_cxb_wr_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[7][8].CLK
clk => ram_in_reg[7][9].CLK
clk => ram_in_reg[7][10].CLK
clk => ram_in_reg[7][11].CLK
clk => ram_in_reg[7][12].CLK
clk => ram_in_reg[7][13].CLK
clk => ram_in_reg[7][14].CLK
clk => ram_in_reg[7][15].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[6][8].CLK
clk => ram_in_reg[6][9].CLK
clk => ram_in_reg[6][10].CLK
clk => ram_in_reg[6][11].CLK
clk => ram_in_reg[6][12].CLK
clk => ram_in_reg[6][13].CLK
clk => ram_in_reg[6][14].CLK
clk => ram_in_reg[6][15].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[5][8].CLK
clk => ram_in_reg[5][9].CLK
clk => ram_in_reg[5][10].CLK
clk => ram_in_reg[5][11].CLK
clk => ram_in_reg[5][12].CLK
clk => ram_in_reg[5][13].CLK
clk => ram_in_reg[5][14].CLK
clk => ram_in_reg[5][15].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[4][8].CLK
clk => ram_in_reg[4][9].CLK
clk => ram_in_reg[4][10].CLK
clk => ram_in_reg[4][11].CLK
clk => ram_in_reg[4][12].CLK
clk => ram_in_reg[4][13].CLK
clk => ram_in_reg[4][14].CLK
clk => ram_in_reg[4][15].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[3][8].CLK
clk => ram_in_reg[3][9].CLK
clk => ram_in_reg[3][10].CLK
clk => ram_in_reg[3][11].CLK
clk => ram_in_reg[3][12].CLK
clk => ram_in_reg[3][13].CLK
clk => ram_in_reg[3][14].CLK
clk => ram_in_reg[3][15].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[2][8].CLK
clk => ram_in_reg[2][9].CLK
clk => ram_in_reg[2][10].CLK
clk => ram_in_reg[2][11].CLK
clk => ram_in_reg[2][12].CLK
clk => ram_in_reg[2][13].CLK
clk => ram_in_reg[2][14].CLK
clk => ram_in_reg[2][15].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[1][8].CLK
clk => ram_in_reg[1][9].CLK
clk => ram_in_reg[1][10].CLK
clk => ram_in_reg[1][11].CLK
clk => ram_in_reg[1][12].CLK
clk => ram_in_reg[1][13].CLK
clk => ram_in_reg[1][14].CLK
clk => ram_in_reg[1][15].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
clk => ram_in_reg[0][8].CLK
clk => ram_in_reg[0][9].CLK
clk => ram_in_reg[0][10].CLK
clk => ram_in_reg[0][11].CLK
clk => ram_in_reg[0][12].CLK
clk => ram_in_reg[0][13].CLK
clk => ram_in_reg[0][14].CLK
clk => ram_in_reg[0][15].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[7][8].ENA
global_clock_enable => ram_in_reg[7][9].ENA
global_clock_enable => ram_in_reg[7][10].ENA
global_clock_enable => ram_in_reg[7][11].ENA
global_clock_enable => ram_in_reg[7][12].ENA
global_clock_enable => ram_in_reg[7][13].ENA
global_clock_enable => ram_in_reg[7][14].ENA
global_clock_enable => ram_in_reg[7][15].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[6][8].ENA
global_clock_enable => ram_in_reg[6][9].ENA
global_clock_enable => ram_in_reg[6][10].ENA
global_clock_enable => ram_in_reg[6][11].ENA
global_clock_enable => ram_in_reg[6][12].ENA
global_clock_enable => ram_in_reg[6][13].ENA
global_clock_enable => ram_in_reg[6][14].ENA
global_clock_enable => ram_in_reg[6][15].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[5][8].ENA
global_clock_enable => ram_in_reg[5][9].ENA
global_clock_enable => ram_in_reg[5][10].ENA
global_clock_enable => ram_in_reg[5][11].ENA
global_clock_enable => ram_in_reg[5][12].ENA
global_clock_enable => ram_in_reg[5][13].ENA
global_clock_enable => ram_in_reg[5][14].ENA
global_clock_enable => ram_in_reg[5][15].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[4][8].ENA
global_clock_enable => ram_in_reg[4][9].ENA
global_clock_enable => ram_in_reg[4][10].ENA
global_clock_enable => ram_in_reg[4][11].ENA
global_clock_enable => ram_in_reg[4][12].ENA
global_clock_enable => ram_in_reg[4][13].ENA
global_clock_enable => ram_in_reg[4][14].ENA
global_clock_enable => ram_in_reg[4][15].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[3][8].ENA
global_clock_enable => ram_in_reg[3][9].ENA
global_clock_enable => ram_in_reg[3][10].ENA
global_clock_enable => ram_in_reg[3][11].ENA
global_clock_enable => ram_in_reg[3][12].ENA
global_clock_enable => ram_in_reg[3][13].ENA
global_clock_enable => ram_in_reg[3][14].ENA
global_clock_enable => ram_in_reg[3][15].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[2][8].ENA
global_clock_enable => ram_in_reg[2][9].ENA
global_clock_enable => ram_in_reg[2][10].ENA
global_clock_enable => ram_in_reg[2][11].ENA
global_clock_enable => ram_in_reg[2][12].ENA
global_clock_enable => ram_in_reg[2][13].ENA
global_clock_enable => ram_in_reg[2][14].ENA
global_clock_enable => ram_in_reg[2][15].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[1][8].ENA
global_clock_enable => ram_in_reg[1][9].ENA
global_clock_enable => ram_in_reg[1][10].ENA
global_clock_enable => ram_in_reg[1][11].ENA
global_clock_enable => ram_in_reg[1][12].ENA
global_clock_enable => ram_in_reg[1][13].ENA
global_clock_enable => ram_in_reg[1][14].ENA
global_clock_enable => ram_in_reg[1][15].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
global_clock_enable => ram_in_reg[0][8].ENA
global_clock_enable => ram_in_reg[0][9].ENA
global_clock_enable => ram_in_reg[0][10].ENA
global_clock_enable => ram_in_reg[0][11].ENA
global_clock_enable => ram_in_reg[0][12].ENA
global_clock_enable => ram_in_reg[0][13].ENA
global_clock_enable => ram_in_reg[0][14].ENA
global_clock_enable => ram_in_reg[0][15].ENA
sw_0_in[0] => Mux79.IN0
sw_0_in[0] => Mux95.IN0
sw_0_in[0] => Mux111.IN0
sw_0_in[0] => Mux127.IN0
sw_0_in[1] => Mux78.IN0
sw_0_in[1] => Mux94.IN0
sw_0_in[1] => Mux110.IN0
sw_0_in[1] => Mux126.IN0
sw_0_in[2] => Mux77.IN0
sw_0_in[2] => Mux93.IN0
sw_0_in[2] => Mux109.IN0
sw_0_in[2] => Mux125.IN0
sw_0_in[3] => Mux76.IN0
sw_0_in[3] => Mux92.IN0
sw_0_in[3] => Mux108.IN0
sw_0_in[3] => Mux124.IN0
sw_0_in[4] => Mux75.IN0
sw_0_in[4] => Mux91.IN0
sw_0_in[4] => Mux107.IN0
sw_0_in[4] => Mux123.IN0
sw_0_in[5] => Mux74.IN0
sw_0_in[5] => Mux90.IN0
sw_0_in[5] => Mux106.IN0
sw_0_in[5] => Mux122.IN0
sw_0_in[6] => Mux73.IN0
sw_0_in[6] => Mux89.IN0
sw_0_in[6] => Mux105.IN0
sw_0_in[6] => Mux121.IN0
sw_0_in[7] => Mux72.IN0
sw_0_in[7] => Mux88.IN0
sw_0_in[7] => Mux104.IN0
sw_0_in[7] => Mux120.IN0
sw_0_in[8] => Mux71.IN0
sw_0_in[8] => Mux87.IN0
sw_0_in[8] => Mux103.IN0
sw_0_in[8] => Mux119.IN0
sw_0_in[9] => Mux70.IN0
sw_0_in[9] => Mux86.IN0
sw_0_in[9] => Mux102.IN0
sw_0_in[9] => Mux118.IN0
sw_0_in[10] => Mux69.IN0
sw_0_in[10] => Mux85.IN0
sw_0_in[10] => Mux101.IN0
sw_0_in[10] => Mux117.IN0
sw_0_in[11] => Mux68.IN0
sw_0_in[11] => Mux84.IN0
sw_0_in[11] => Mux100.IN0
sw_0_in[11] => Mux116.IN0
sw_0_in[12] => Mux67.IN0
sw_0_in[12] => Mux83.IN0
sw_0_in[12] => Mux99.IN0
sw_0_in[12] => Mux115.IN0
sw_0_in[13] => Mux66.IN0
sw_0_in[13] => Mux82.IN0
sw_0_in[13] => Mux98.IN0
sw_0_in[13] => Mux114.IN0
sw_0_in[14] => Mux65.IN0
sw_0_in[14] => Mux81.IN0
sw_0_in[14] => Mux97.IN0
sw_0_in[14] => Mux113.IN0
sw_0_in[15] => Mux64.IN0
sw_0_in[15] => Mux80.IN0
sw_0_in[15] => Mux96.IN0
sw_0_in[15] => Mux112.IN0
sw_0_in[16] => Mux15.IN0
sw_0_in[16] => Mux31.IN0
sw_0_in[16] => Mux47.IN0
sw_0_in[16] => Mux63.IN0
sw_0_in[17] => Mux14.IN0
sw_0_in[17] => Mux30.IN0
sw_0_in[17] => Mux46.IN0
sw_0_in[17] => Mux62.IN0
sw_0_in[18] => Mux13.IN0
sw_0_in[18] => Mux29.IN0
sw_0_in[18] => Mux45.IN0
sw_0_in[18] => Mux61.IN0
sw_0_in[19] => Mux12.IN0
sw_0_in[19] => Mux28.IN0
sw_0_in[19] => Mux44.IN0
sw_0_in[19] => Mux60.IN0
sw_0_in[20] => Mux11.IN0
sw_0_in[20] => Mux27.IN0
sw_0_in[20] => Mux43.IN0
sw_0_in[20] => Mux59.IN0
sw_0_in[21] => Mux10.IN0
sw_0_in[21] => Mux26.IN0
sw_0_in[21] => Mux42.IN0
sw_0_in[21] => Mux58.IN0
sw_0_in[22] => Mux9.IN0
sw_0_in[22] => Mux25.IN0
sw_0_in[22] => Mux41.IN0
sw_0_in[22] => Mux57.IN0
sw_0_in[23] => Mux8.IN0
sw_0_in[23] => Mux24.IN0
sw_0_in[23] => Mux40.IN0
sw_0_in[23] => Mux56.IN0
sw_0_in[24] => Mux7.IN0
sw_0_in[24] => Mux23.IN0
sw_0_in[24] => Mux39.IN0
sw_0_in[24] => Mux55.IN0
sw_0_in[25] => Mux6.IN0
sw_0_in[25] => Mux22.IN0
sw_0_in[25] => Mux38.IN0
sw_0_in[25] => Mux54.IN0
sw_0_in[26] => Mux5.IN0
sw_0_in[26] => Mux21.IN0
sw_0_in[26] => Mux37.IN0
sw_0_in[26] => Mux53.IN0
sw_0_in[27] => Mux4.IN0
sw_0_in[27] => Mux20.IN0
sw_0_in[27] => Mux36.IN0
sw_0_in[27] => Mux52.IN0
sw_0_in[28] => Mux3.IN0
sw_0_in[28] => Mux19.IN0
sw_0_in[28] => Mux35.IN0
sw_0_in[28] => Mux51.IN0
sw_0_in[29] => Mux2.IN0
sw_0_in[29] => Mux18.IN0
sw_0_in[29] => Mux34.IN0
sw_0_in[29] => Mux50.IN0
sw_0_in[30] => Mux1.IN0
sw_0_in[30] => Mux17.IN0
sw_0_in[30] => Mux33.IN0
sw_0_in[30] => Mux49.IN0
sw_0_in[31] => Mux0.IN0
sw_0_in[31] => Mux16.IN0
sw_0_in[31] => Mux32.IN0
sw_0_in[31] => Mux48.IN0
sw_1_in[0] => Mux79.IN1
sw_1_in[0] => Mux95.IN1
sw_1_in[0] => Mux111.IN1
sw_1_in[0] => Mux127.IN1
sw_1_in[1] => Mux78.IN1
sw_1_in[1] => Mux94.IN1
sw_1_in[1] => Mux110.IN1
sw_1_in[1] => Mux126.IN1
sw_1_in[2] => Mux77.IN1
sw_1_in[2] => Mux93.IN1
sw_1_in[2] => Mux109.IN1
sw_1_in[2] => Mux125.IN1
sw_1_in[3] => Mux76.IN1
sw_1_in[3] => Mux92.IN1
sw_1_in[3] => Mux108.IN1
sw_1_in[3] => Mux124.IN1
sw_1_in[4] => Mux75.IN1
sw_1_in[4] => Mux91.IN1
sw_1_in[4] => Mux107.IN1
sw_1_in[4] => Mux123.IN1
sw_1_in[5] => Mux74.IN1
sw_1_in[5] => Mux90.IN1
sw_1_in[5] => Mux106.IN1
sw_1_in[5] => Mux122.IN1
sw_1_in[6] => Mux73.IN1
sw_1_in[6] => Mux89.IN1
sw_1_in[6] => Mux105.IN1
sw_1_in[6] => Mux121.IN1
sw_1_in[7] => Mux72.IN1
sw_1_in[7] => Mux88.IN1
sw_1_in[7] => Mux104.IN1
sw_1_in[7] => Mux120.IN1
sw_1_in[8] => Mux71.IN1
sw_1_in[8] => Mux87.IN1
sw_1_in[8] => Mux103.IN1
sw_1_in[8] => Mux119.IN1
sw_1_in[9] => Mux70.IN1
sw_1_in[9] => Mux86.IN1
sw_1_in[9] => Mux102.IN1
sw_1_in[9] => Mux118.IN1
sw_1_in[10] => Mux69.IN1
sw_1_in[10] => Mux85.IN1
sw_1_in[10] => Mux101.IN1
sw_1_in[10] => Mux117.IN1
sw_1_in[11] => Mux68.IN1
sw_1_in[11] => Mux84.IN1
sw_1_in[11] => Mux100.IN1
sw_1_in[11] => Mux116.IN1
sw_1_in[12] => Mux67.IN1
sw_1_in[12] => Mux83.IN1
sw_1_in[12] => Mux99.IN1
sw_1_in[12] => Mux115.IN1
sw_1_in[13] => Mux66.IN1
sw_1_in[13] => Mux82.IN1
sw_1_in[13] => Mux98.IN1
sw_1_in[13] => Mux114.IN1
sw_1_in[14] => Mux65.IN1
sw_1_in[14] => Mux81.IN1
sw_1_in[14] => Mux97.IN1
sw_1_in[14] => Mux113.IN1
sw_1_in[15] => Mux64.IN1
sw_1_in[15] => Mux80.IN1
sw_1_in[15] => Mux96.IN1
sw_1_in[15] => Mux112.IN1
sw_1_in[16] => Mux15.IN1
sw_1_in[16] => Mux31.IN1
sw_1_in[16] => Mux47.IN1
sw_1_in[16] => Mux63.IN1
sw_1_in[17] => Mux14.IN1
sw_1_in[17] => Mux30.IN1
sw_1_in[17] => Mux46.IN1
sw_1_in[17] => Mux62.IN1
sw_1_in[18] => Mux13.IN1
sw_1_in[18] => Mux29.IN1
sw_1_in[18] => Mux45.IN1
sw_1_in[18] => Mux61.IN1
sw_1_in[19] => Mux12.IN1
sw_1_in[19] => Mux28.IN1
sw_1_in[19] => Mux44.IN1
sw_1_in[19] => Mux60.IN1
sw_1_in[20] => Mux11.IN1
sw_1_in[20] => Mux27.IN1
sw_1_in[20] => Mux43.IN1
sw_1_in[20] => Mux59.IN1
sw_1_in[21] => Mux10.IN1
sw_1_in[21] => Mux26.IN1
sw_1_in[21] => Mux42.IN1
sw_1_in[21] => Mux58.IN1
sw_1_in[22] => Mux9.IN1
sw_1_in[22] => Mux25.IN1
sw_1_in[22] => Mux41.IN1
sw_1_in[22] => Mux57.IN1
sw_1_in[23] => Mux8.IN1
sw_1_in[23] => Mux24.IN1
sw_1_in[23] => Mux40.IN1
sw_1_in[23] => Mux56.IN1
sw_1_in[24] => Mux7.IN1
sw_1_in[24] => Mux23.IN1
sw_1_in[24] => Mux39.IN1
sw_1_in[24] => Mux55.IN1
sw_1_in[25] => Mux6.IN1
sw_1_in[25] => Mux22.IN1
sw_1_in[25] => Mux38.IN1
sw_1_in[25] => Mux54.IN1
sw_1_in[26] => Mux5.IN1
sw_1_in[26] => Mux21.IN1
sw_1_in[26] => Mux37.IN1
sw_1_in[26] => Mux53.IN1
sw_1_in[27] => Mux4.IN1
sw_1_in[27] => Mux20.IN1
sw_1_in[27] => Mux36.IN1
sw_1_in[27] => Mux52.IN1
sw_1_in[28] => Mux3.IN1
sw_1_in[28] => Mux19.IN1
sw_1_in[28] => Mux35.IN1
sw_1_in[28] => Mux51.IN1
sw_1_in[29] => Mux2.IN1
sw_1_in[29] => Mux18.IN1
sw_1_in[29] => Mux34.IN1
sw_1_in[29] => Mux50.IN1
sw_1_in[30] => Mux1.IN1
sw_1_in[30] => Mux17.IN1
sw_1_in[30] => Mux33.IN1
sw_1_in[30] => Mux49.IN1
sw_1_in[31] => Mux0.IN1
sw_1_in[31] => Mux16.IN1
sw_1_in[31] => Mux32.IN1
sw_1_in[31] => Mux48.IN1
sw_2_in[0] => Mux79.IN2
sw_2_in[0] => Mux95.IN2
sw_2_in[0] => Mux111.IN2
sw_2_in[0] => Mux127.IN2
sw_2_in[1] => Mux78.IN2
sw_2_in[1] => Mux94.IN2
sw_2_in[1] => Mux110.IN2
sw_2_in[1] => Mux126.IN2
sw_2_in[2] => Mux77.IN2
sw_2_in[2] => Mux93.IN2
sw_2_in[2] => Mux109.IN2
sw_2_in[2] => Mux125.IN2
sw_2_in[3] => Mux76.IN2
sw_2_in[3] => Mux92.IN2
sw_2_in[3] => Mux108.IN2
sw_2_in[3] => Mux124.IN2
sw_2_in[4] => Mux75.IN2
sw_2_in[4] => Mux91.IN2
sw_2_in[4] => Mux107.IN2
sw_2_in[4] => Mux123.IN2
sw_2_in[5] => Mux74.IN2
sw_2_in[5] => Mux90.IN2
sw_2_in[5] => Mux106.IN2
sw_2_in[5] => Mux122.IN2
sw_2_in[6] => Mux73.IN2
sw_2_in[6] => Mux89.IN2
sw_2_in[6] => Mux105.IN2
sw_2_in[6] => Mux121.IN2
sw_2_in[7] => Mux72.IN2
sw_2_in[7] => Mux88.IN2
sw_2_in[7] => Mux104.IN2
sw_2_in[7] => Mux120.IN2
sw_2_in[8] => Mux71.IN2
sw_2_in[8] => Mux87.IN2
sw_2_in[8] => Mux103.IN2
sw_2_in[8] => Mux119.IN2
sw_2_in[9] => Mux70.IN2
sw_2_in[9] => Mux86.IN2
sw_2_in[9] => Mux102.IN2
sw_2_in[9] => Mux118.IN2
sw_2_in[10] => Mux69.IN2
sw_2_in[10] => Mux85.IN2
sw_2_in[10] => Mux101.IN2
sw_2_in[10] => Mux117.IN2
sw_2_in[11] => Mux68.IN2
sw_2_in[11] => Mux84.IN2
sw_2_in[11] => Mux100.IN2
sw_2_in[11] => Mux116.IN2
sw_2_in[12] => Mux67.IN2
sw_2_in[12] => Mux83.IN2
sw_2_in[12] => Mux99.IN2
sw_2_in[12] => Mux115.IN2
sw_2_in[13] => Mux66.IN2
sw_2_in[13] => Mux82.IN2
sw_2_in[13] => Mux98.IN2
sw_2_in[13] => Mux114.IN2
sw_2_in[14] => Mux65.IN2
sw_2_in[14] => Mux81.IN2
sw_2_in[14] => Mux97.IN2
sw_2_in[14] => Mux113.IN2
sw_2_in[15] => Mux64.IN2
sw_2_in[15] => Mux80.IN2
sw_2_in[15] => Mux96.IN2
sw_2_in[15] => Mux112.IN2
sw_2_in[16] => Mux15.IN2
sw_2_in[16] => Mux31.IN2
sw_2_in[16] => Mux47.IN2
sw_2_in[16] => Mux63.IN2
sw_2_in[17] => Mux14.IN2
sw_2_in[17] => Mux30.IN2
sw_2_in[17] => Mux46.IN2
sw_2_in[17] => Mux62.IN2
sw_2_in[18] => Mux13.IN2
sw_2_in[18] => Mux29.IN2
sw_2_in[18] => Mux45.IN2
sw_2_in[18] => Mux61.IN2
sw_2_in[19] => Mux12.IN2
sw_2_in[19] => Mux28.IN2
sw_2_in[19] => Mux44.IN2
sw_2_in[19] => Mux60.IN2
sw_2_in[20] => Mux11.IN2
sw_2_in[20] => Mux27.IN2
sw_2_in[20] => Mux43.IN2
sw_2_in[20] => Mux59.IN2
sw_2_in[21] => Mux10.IN2
sw_2_in[21] => Mux26.IN2
sw_2_in[21] => Mux42.IN2
sw_2_in[21] => Mux58.IN2
sw_2_in[22] => Mux9.IN2
sw_2_in[22] => Mux25.IN2
sw_2_in[22] => Mux41.IN2
sw_2_in[22] => Mux57.IN2
sw_2_in[23] => Mux8.IN2
sw_2_in[23] => Mux24.IN2
sw_2_in[23] => Mux40.IN2
sw_2_in[23] => Mux56.IN2
sw_2_in[24] => Mux7.IN2
sw_2_in[24] => Mux23.IN2
sw_2_in[24] => Mux39.IN2
sw_2_in[24] => Mux55.IN2
sw_2_in[25] => Mux6.IN2
sw_2_in[25] => Mux22.IN2
sw_2_in[25] => Mux38.IN2
sw_2_in[25] => Mux54.IN2
sw_2_in[26] => Mux5.IN2
sw_2_in[26] => Mux21.IN2
sw_2_in[26] => Mux37.IN2
sw_2_in[26] => Mux53.IN2
sw_2_in[27] => Mux4.IN2
sw_2_in[27] => Mux20.IN2
sw_2_in[27] => Mux36.IN2
sw_2_in[27] => Mux52.IN2
sw_2_in[28] => Mux3.IN2
sw_2_in[28] => Mux19.IN2
sw_2_in[28] => Mux35.IN2
sw_2_in[28] => Mux51.IN2
sw_2_in[29] => Mux2.IN2
sw_2_in[29] => Mux18.IN2
sw_2_in[29] => Mux34.IN2
sw_2_in[29] => Mux50.IN2
sw_2_in[30] => Mux1.IN2
sw_2_in[30] => Mux17.IN2
sw_2_in[30] => Mux33.IN2
sw_2_in[30] => Mux49.IN2
sw_2_in[31] => Mux0.IN2
sw_2_in[31] => Mux16.IN2
sw_2_in[31] => Mux32.IN2
sw_2_in[31] => Mux48.IN2
sw_3_in[0] => Mux79.IN3
sw_3_in[0] => Mux95.IN3
sw_3_in[0] => Mux111.IN3
sw_3_in[0] => Mux127.IN3
sw_3_in[1] => Mux78.IN3
sw_3_in[1] => Mux94.IN3
sw_3_in[1] => Mux110.IN3
sw_3_in[1] => Mux126.IN3
sw_3_in[2] => Mux77.IN3
sw_3_in[2] => Mux93.IN3
sw_3_in[2] => Mux109.IN3
sw_3_in[2] => Mux125.IN3
sw_3_in[3] => Mux76.IN3
sw_3_in[3] => Mux92.IN3
sw_3_in[3] => Mux108.IN3
sw_3_in[3] => Mux124.IN3
sw_3_in[4] => Mux75.IN3
sw_3_in[4] => Mux91.IN3
sw_3_in[4] => Mux107.IN3
sw_3_in[4] => Mux123.IN3
sw_3_in[5] => Mux74.IN3
sw_3_in[5] => Mux90.IN3
sw_3_in[5] => Mux106.IN3
sw_3_in[5] => Mux122.IN3
sw_3_in[6] => Mux73.IN3
sw_3_in[6] => Mux89.IN3
sw_3_in[6] => Mux105.IN3
sw_3_in[6] => Mux121.IN3
sw_3_in[7] => Mux72.IN3
sw_3_in[7] => Mux88.IN3
sw_3_in[7] => Mux104.IN3
sw_3_in[7] => Mux120.IN3
sw_3_in[8] => Mux71.IN3
sw_3_in[8] => Mux87.IN3
sw_3_in[8] => Mux103.IN3
sw_3_in[8] => Mux119.IN3
sw_3_in[9] => Mux70.IN3
sw_3_in[9] => Mux86.IN3
sw_3_in[9] => Mux102.IN3
sw_3_in[9] => Mux118.IN3
sw_3_in[10] => Mux69.IN3
sw_3_in[10] => Mux85.IN3
sw_3_in[10] => Mux101.IN3
sw_3_in[10] => Mux117.IN3
sw_3_in[11] => Mux68.IN3
sw_3_in[11] => Mux84.IN3
sw_3_in[11] => Mux100.IN3
sw_3_in[11] => Mux116.IN3
sw_3_in[12] => Mux67.IN3
sw_3_in[12] => Mux83.IN3
sw_3_in[12] => Mux99.IN3
sw_3_in[12] => Mux115.IN3
sw_3_in[13] => Mux66.IN3
sw_3_in[13] => Mux82.IN3
sw_3_in[13] => Mux98.IN3
sw_3_in[13] => Mux114.IN3
sw_3_in[14] => Mux65.IN3
sw_3_in[14] => Mux81.IN3
sw_3_in[14] => Mux97.IN3
sw_3_in[14] => Mux113.IN3
sw_3_in[15] => Mux64.IN3
sw_3_in[15] => Mux80.IN3
sw_3_in[15] => Mux96.IN3
sw_3_in[15] => Mux112.IN3
sw_3_in[16] => Mux15.IN3
sw_3_in[16] => Mux31.IN3
sw_3_in[16] => Mux47.IN3
sw_3_in[16] => Mux63.IN3
sw_3_in[17] => Mux14.IN3
sw_3_in[17] => Mux30.IN3
sw_3_in[17] => Mux46.IN3
sw_3_in[17] => Mux62.IN3
sw_3_in[18] => Mux13.IN3
sw_3_in[18] => Mux29.IN3
sw_3_in[18] => Mux45.IN3
sw_3_in[18] => Mux61.IN3
sw_3_in[19] => Mux12.IN3
sw_3_in[19] => Mux28.IN3
sw_3_in[19] => Mux44.IN3
sw_3_in[19] => Mux60.IN3
sw_3_in[20] => Mux11.IN3
sw_3_in[20] => Mux27.IN3
sw_3_in[20] => Mux43.IN3
sw_3_in[20] => Mux59.IN3
sw_3_in[21] => Mux10.IN3
sw_3_in[21] => Mux26.IN3
sw_3_in[21] => Mux42.IN3
sw_3_in[21] => Mux58.IN3
sw_3_in[22] => Mux9.IN3
sw_3_in[22] => Mux25.IN3
sw_3_in[22] => Mux41.IN3
sw_3_in[22] => Mux57.IN3
sw_3_in[23] => Mux8.IN3
sw_3_in[23] => Mux24.IN3
sw_3_in[23] => Mux40.IN3
sw_3_in[23] => Mux56.IN3
sw_3_in[24] => Mux7.IN3
sw_3_in[24] => Mux23.IN3
sw_3_in[24] => Mux39.IN3
sw_3_in[24] => Mux55.IN3
sw_3_in[25] => Mux6.IN3
sw_3_in[25] => Mux22.IN3
sw_3_in[25] => Mux38.IN3
sw_3_in[25] => Mux54.IN3
sw_3_in[26] => Mux5.IN3
sw_3_in[26] => Mux21.IN3
sw_3_in[26] => Mux37.IN3
sw_3_in[26] => Mux53.IN3
sw_3_in[27] => Mux4.IN3
sw_3_in[27] => Mux20.IN3
sw_3_in[27] => Mux36.IN3
sw_3_in[27] => Mux52.IN3
sw_3_in[28] => Mux3.IN3
sw_3_in[28] => Mux19.IN3
sw_3_in[28] => Mux35.IN3
sw_3_in[28] => Mux51.IN3
sw_3_in[29] => Mux2.IN3
sw_3_in[29] => Mux18.IN3
sw_3_in[29] => Mux34.IN3
sw_3_in[29] => Mux50.IN3
sw_3_in[30] => Mux1.IN3
sw_3_in[30] => Mux17.IN3
sw_3_in[30] => Mux33.IN3
sw_3_in[30] => Mux49.IN3
sw_3_in[31] => Mux0.IN3
sw_3_in[31] => Mux16.IN3
sw_3_in[31] => Mux32.IN3
sw_3_in[31] => Mux48.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[0] => Mux64.IN5
ram_sel[0] => Mux65.IN5
ram_sel[0] => Mux66.IN5
ram_sel[0] => Mux67.IN5
ram_sel[0] => Mux68.IN5
ram_sel[0] => Mux69.IN5
ram_sel[0] => Mux70.IN5
ram_sel[0] => Mux71.IN5
ram_sel[0] => Mux72.IN5
ram_sel[0] => Mux73.IN5
ram_sel[0] => Mux74.IN5
ram_sel[0] => Mux75.IN5
ram_sel[0] => Mux76.IN5
ram_sel[0] => Mux77.IN5
ram_sel[0] => Mux78.IN5
ram_sel[0] => Mux79.IN5
ram_sel[0] => Mux80.IN5
ram_sel[0] => Mux81.IN5
ram_sel[0] => Mux82.IN5
ram_sel[0] => Mux83.IN5
ram_sel[0] => Mux84.IN5
ram_sel[0] => Mux85.IN5
ram_sel[0] => Mux86.IN5
ram_sel[0] => Mux87.IN5
ram_sel[0] => Mux88.IN5
ram_sel[0] => Mux89.IN5
ram_sel[0] => Mux90.IN5
ram_sel[0] => Mux91.IN5
ram_sel[0] => Mux92.IN5
ram_sel[0] => Mux93.IN5
ram_sel[0] => Mux94.IN5
ram_sel[0] => Mux95.IN5
ram_sel[0] => Mux96.IN5
ram_sel[0] => Mux97.IN5
ram_sel[0] => Mux98.IN5
ram_sel[0] => Mux99.IN5
ram_sel[0] => Mux100.IN5
ram_sel[0] => Mux101.IN5
ram_sel[0] => Mux102.IN5
ram_sel[0] => Mux103.IN5
ram_sel[0] => Mux104.IN5
ram_sel[0] => Mux105.IN5
ram_sel[0] => Mux106.IN5
ram_sel[0] => Mux107.IN5
ram_sel[0] => Mux108.IN5
ram_sel[0] => Mux109.IN5
ram_sel[0] => Mux110.IN5
ram_sel[0] => Mux111.IN5
ram_sel[0] => Mux112.IN5
ram_sel[0] => Mux113.IN5
ram_sel[0] => Mux114.IN5
ram_sel[0] => Mux115.IN5
ram_sel[0] => Mux116.IN5
ram_sel[0] => Mux117.IN5
ram_sel[0] => Mux118.IN5
ram_sel[0] => Mux119.IN5
ram_sel[0] => Mux120.IN5
ram_sel[0] => Mux121.IN5
ram_sel[0] => Mux122.IN5
ram_sel[0] => Mux123.IN5
ram_sel[0] => Mux124.IN5
ram_sel[0] => Mux125.IN5
ram_sel[0] => Mux126.IN5
ram_sel[0] => Mux127.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
ram_sel[1] => Mux64.IN4
ram_sel[1] => Mux65.IN4
ram_sel[1] => Mux66.IN4
ram_sel[1] => Mux67.IN4
ram_sel[1] => Mux68.IN4
ram_sel[1] => Mux69.IN4
ram_sel[1] => Mux70.IN4
ram_sel[1] => Mux71.IN4
ram_sel[1] => Mux72.IN4
ram_sel[1] => Mux73.IN4
ram_sel[1] => Mux74.IN4
ram_sel[1] => Mux75.IN4
ram_sel[1] => Mux76.IN4
ram_sel[1] => Mux77.IN4
ram_sel[1] => Mux78.IN4
ram_sel[1] => Mux79.IN4
ram_sel[1] => Mux80.IN4
ram_sel[1] => Mux81.IN4
ram_sel[1] => Mux82.IN4
ram_sel[1] => Mux83.IN4
ram_sel[1] => Mux84.IN4
ram_sel[1] => Mux85.IN4
ram_sel[1] => Mux86.IN4
ram_sel[1] => Mux87.IN4
ram_sel[1] => Mux88.IN4
ram_sel[1] => Mux89.IN4
ram_sel[1] => Mux90.IN4
ram_sel[1] => Mux91.IN4
ram_sel[1] => Mux92.IN4
ram_sel[1] => Mux93.IN4
ram_sel[1] => Mux94.IN4
ram_sel[1] => Mux95.IN4
ram_sel[1] => Mux96.IN4
ram_sel[1] => Mux97.IN4
ram_sel[1] => Mux98.IN4
ram_sel[1] => Mux99.IN4
ram_sel[1] => Mux100.IN4
ram_sel[1] => Mux101.IN4
ram_sel[1] => Mux102.IN4
ram_sel[1] => Mux103.IN4
ram_sel[1] => Mux104.IN4
ram_sel[1] => Mux105.IN4
ram_sel[1] => Mux106.IN4
ram_sel[1] => Mux107.IN4
ram_sel[1] => Mux108.IN4
ram_sel[1] => Mux109.IN4
ram_sel[1] => Mux110.IN4
ram_sel[1] => Mux111.IN4
ram_sel[1] => Mux112.IN4
ram_sel[1] => Mux113.IN4
ram_sel[1] => Mux114.IN4
ram_sel[1] => Mux115.IN4
ram_sel[1] => Mux116.IN4
ram_sel[1] => Mux117.IN4
ram_sel[1] => Mux118.IN4
ram_sel[1] => Mux119.IN4
ram_sel[1] => Mux120.IN4
ram_sel[1] => Mux121.IN4
ram_sel[1] => Mux122.IN4
ram_sel[1] => Mux123.IN4
ram_sel[1] => Mux124.IN4
ram_sel[1] => Mux125.IN4
ram_sel[1] => Mux126.IN4
ram_sel[1] => Mux127.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[4][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[4][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[4][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[4][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[4][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[4][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[4][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[4][15].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[16] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[17] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[18] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[19] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[20] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[21] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[22] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[23] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[24] <= ram_in_reg[0][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[25] <= ram_in_reg[0][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[26] <= ram_in_reg[0][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[27] <= ram_in_reg[0][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[28] <= ram_in_reg[0][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[29] <= ram_in_reg[0][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[30] <= ram_in_reg[0][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[31] <= ram_in_reg[0][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[5][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[5][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[5][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[5][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[5][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[5][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[5][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[5][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[16] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[17] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[18] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[19] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[20] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[21] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[22] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[23] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[24] <= ram_in_reg[1][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[25] <= ram_in_reg[1][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[26] <= ram_in_reg[1][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[27] <= ram_in_reg[1][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[28] <= ram_in_reg[1][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[29] <= ram_in_reg[1][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[30] <= ram_in_reg[1][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[31] <= ram_in_reg[1][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[6][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[6][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[6][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[6][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[6][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[6][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[6][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[6][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[16] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[17] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[18] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[19] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[20] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[21] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[22] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[23] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[24] <= ram_in_reg[2][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[25] <= ram_in_reg[2][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[26] <= ram_in_reg[2][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[27] <= ram_in_reg[2][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[28] <= ram_in_reg[2][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[29] <= ram_in_reg[2][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[30] <= ram_in_reg[2][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[31] <= ram_in_reg[2][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[7][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[7][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[7][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[7][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[7][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[7][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[7][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[7][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[16] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[17] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[18] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[19] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[20] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[21] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[22] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[23] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[24] <= ram_in_reg[3][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[25] <= ram_in_reg[3][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[26] <= ram_in_reg[3][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[27] <= ram_in_reg[3][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[28] <= ram_in_reg[3][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[29] <= ram_in_reg[3][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[30] <= ram_in_reg[3][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[31] <= ram_in_reg[3][15].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:ram_cxb_bfp_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[7][8].CLK
clk => ram_in_reg[7][9].CLK
clk => ram_in_reg[7][10].CLK
clk => ram_in_reg[7][11].CLK
clk => ram_in_reg[7][12].CLK
clk => ram_in_reg[7][13].CLK
clk => ram_in_reg[7][14].CLK
clk => ram_in_reg[7][15].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[6][8].CLK
clk => ram_in_reg[6][9].CLK
clk => ram_in_reg[6][10].CLK
clk => ram_in_reg[6][11].CLK
clk => ram_in_reg[6][12].CLK
clk => ram_in_reg[6][13].CLK
clk => ram_in_reg[6][14].CLK
clk => ram_in_reg[6][15].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[5][8].CLK
clk => ram_in_reg[5][9].CLK
clk => ram_in_reg[5][10].CLK
clk => ram_in_reg[5][11].CLK
clk => ram_in_reg[5][12].CLK
clk => ram_in_reg[5][13].CLK
clk => ram_in_reg[5][14].CLK
clk => ram_in_reg[5][15].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[4][8].CLK
clk => ram_in_reg[4][9].CLK
clk => ram_in_reg[4][10].CLK
clk => ram_in_reg[4][11].CLK
clk => ram_in_reg[4][12].CLK
clk => ram_in_reg[4][13].CLK
clk => ram_in_reg[4][14].CLK
clk => ram_in_reg[4][15].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[3][8].CLK
clk => ram_in_reg[3][9].CLK
clk => ram_in_reg[3][10].CLK
clk => ram_in_reg[3][11].CLK
clk => ram_in_reg[3][12].CLK
clk => ram_in_reg[3][13].CLK
clk => ram_in_reg[3][14].CLK
clk => ram_in_reg[3][15].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[2][8].CLK
clk => ram_in_reg[2][9].CLK
clk => ram_in_reg[2][10].CLK
clk => ram_in_reg[2][11].CLK
clk => ram_in_reg[2][12].CLK
clk => ram_in_reg[2][13].CLK
clk => ram_in_reg[2][14].CLK
clk => ram_in_reg[2][15].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[1][8].CLK
clk => ram_in_reg[1][9].CLK
clk => ram_in_reg[1][10].CLK
clk => ram_in_reg[1][11].CLK
clk => ram_in_reg[1][12].CLK
clk => ram_in_reg[1][13].CLK
clk => ram_in_reg[1][14].CLK
clk => ram_in_reg[1][15].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
clk => ram_in_reg[0][8].CLK
clk => ram_in_reg[0][9].CLK
clk => ram_in_reg[0][10].CLK
clk => ram_in_reg[0][11].CLK
clk => ram_in_reg[0][12].CLK
clk => ram_in_reg[0][13].CLK
clk => ram_in_reg[0][14].CLK
clk => ram_in_reg[0][15].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[7][8].ENA
global_clock_enable => ram_in_reg[7][9].ENA
global_clock_enable => ram_in_reg[7][10].ENA
global_clock_enable => ram_in_reg[7][11].ENA
global_clock_enable => ram_in_reg[7][12].ENA
global_clock_enable => ram_in_reg[7][13].ENA
global_clock_enable => ram_in_reg[7][14].ENA
global_clock_enable => ram_in_reg[7][15].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[6][8].ENA
global_clock_enable => ram_in_reg[6][9].ENA
global_clock_enable => ram_in_reg[6][10].ENA
global_clock_enable => ram_in_reg[6][11].ENA
global_clock_enable => ram_in_reg[6][12].ENA
global_clock_enable => ram_in_reg[6][13].ENA
global_clock_enable => ram_in_reg[6][14].ENA
global_clock_enable => ram_in_reg[6][15].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[5][8].ENA
global_clock_enable => ram_in_reg[5][9].ENA
global_clock_enable => ram_in_reg[5][10].ENA
global_clock_enable => ram_in_reg[5][11].ENA
global_clock_enable => ram_in_reg[5][12].ENA
global_clock_enable => ram_in_reg[5][13].ENA
global_clock_enable => ram_in_reg[5][14].ENA
global_clock_enable => ram_in_reg[5][15].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[4][8].ENA
global_clock_enable => ram_in_reg[4][9].ENA
global_clock_enable => ram_in_reg[4][10].ENA
global_clock_enable => ram_in_reg[4][11].ENA
global_clock_enable => ram_in_reg[4][12].ENA
global_clock_enable => ram_in_reg[4][13].ENA
global_clock_enable => ram_in_reg[4][14].ENA
global_clock_enable => ram_in_reg[4][15].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[3][8].ENA
global_clock_enable => ram_in_reg[3][9].ENA
global_clock_enable => ram_in_reg[3][10].ENA
global_clock_enable => ram_in_reg[3][11].ENA
global_clock_enable => ram_in_reg[3][12].ENA
global_clock_enable => ram_in_reg[3][13].ENA
global_clock_enable => ram_in_reg[3][14].ENA
global_clock_enable => ram_in_reg[3][15].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[2][8].ENA
global_clock_enable => ram_in_reg[2][9].ENA
global_clock_enable => ram_in_reg[2][10].ENA
global_clock_enable => ram_in_reg[2][11].ENA
global_clock_enable => ram_in_reg[2][12].ENA
global_clock_enable => ram_in_reg[2][13].ENA
global_clock_enable => ram_in_reg[2][14].ENA
global_clock_enable => ram_in_reg[2][15].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[1][8].ENA
global_clock_enable => ram_in_reg[1][9].ENA
global_clock_enable => ram_in_reg[1][10].ENA
global_clock_enable => ram_in_reg[1][11].ENA
global_clock_enable => ram_in_reg[1][12].ENA
global_clock_enable => ram_in_reg[1][13].ENA
global_clock_enable => ram_in_reg[1][14].ENA
global_clock_enable => ram_in_reg[1][15].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
global_clock_enable => ram_in_reg[0][8].ENA
global_clock_enable => ram_in_reg[0][9].ENA
global_clock_enable => ram_in_reg[0][10].ENA
global_clock_enable => ram_in_reg[0][11].ENA
global_clock_enable => ram_in_reg[0][12].ENA
global_clock_enable => ram_in_reg[0][13].ENA
global_clock_enable => ram_in_reg[0][14].ENA
global_clock_enable => ram_in_reg[0][15].ENA
sw_0_in[0] => Mux79.IN0
sw_0_in[0] => Mux95.IN0
sw_0_in[0] => Mux111.IN0
sw_0_in[0] => Mux127.IN0
sw_0_in[1] => Mux78.IN0
sw_0_in[1] => Mux94.IN0
sw_0_in[1] => Mux110.IN0
sw_0_in[1] => Mux126.IN0
sw_0_in[2] => Mux77.IN0
sw_0_in[2] => Mux93.IN0
sw_0_in[2] => Mux109.IN0
sw_0_in[2] => Mux125.IN0
sw_0_in[3] => Mux76.IN0
sw_0_in[3] => Mux92.IN0
sw_0_in[3] => Mux108.IN0
sw_0_in[3] => Mux124.IN0
sw_0_in[4] => Mux75.IN0
sw_0_in[4] => Mux91.IN0
sw_0_in[4] => Mux107.IN0
sw_0_in[4] => Mux123.IN0
sw_0_in[5] => Mux74.IN0
sw_0_in[5] => Mux90.IN0
sw_0_in[5] => Mux106.IN0
sw_0_in[5] => Mux122.IN0
sw_0_in[6] => Mux73.IN0
sw_0_in[6] => Mux89.IN0
sw_0_in[6] => Mux105.IN0
sw_0_in[6] => Mux121.IN0
sw_0_in[7] => Mux72.IN0
sw_0_in[7] => Mux88.IN0
sw_0_in[7] => Mux104.IN0
sw_0_in[7] => Mux120.IN0
sw_0_in[8] => Mux71.IN0
sw_0_in[8] => Mux87.IN0
sw_0_in[8] => Mux103.IN0
sw_0_in[8] => Mux119.IN0
sw_0_in[9] => Mux70.IN0
sw_0_in[9] => Mux86.IN0
sw_0_in[9] => Mux102.IN0
sw_0_in[9] => Mux118.IN0
sw_0_in[10] => Mux69.IN0
sw_0_in[10] => Mux85.IN0
sw_0_in[10] => Mux101.IN0
sw_0_in[10] => Mux117.IN0
sw_0_in[11] => Mux68.IN0
sw_0_in[11] => Mux84.IN0
sw_0_in[11] => Mux100.IN0
sw_0_in[11] => Mux116.IN0
sw_0_in[12] => Mux67.IN0
sw_0_in[12] => Mux83.IN0
sw_0_in[12] => Mux99.IN0
sw_0_in[12] => Mux115.IN0
sw_0_in[13] => Mux66.IN0
sw_0_in[13] => Mux82.IN0
sw_0_in[13] => Mux98.IN0
sw_0_in[13] => Mux114.IN0
sw_0_in[14] => Mux65.IN0
sw_0_in[14] => Mux81.IN0
sw_0_in[14] => Mux97.IN0
sw_0_in[14] => Mux113.IN0
sw_0_in[15] => Mux64.IN0
sw_0_in[15] => Mux80.IN0
sw_0_in[15] => Mux96.IN0
sw_0_in[15] => Mux112.IN0
sw_0_in[16] => Mux15.IN0
sw_0_in[16] => Mux31.IN0
sw_0_in[16] => Mux47.IN0
sw_0_in[16] => Mux63.IN0
sw_0_in[17] => Mux14.IN0
sw_0_in[17] => Mux30.IN0
sw_0_in[17] => Mux46.IN0
sw_0_in[17] => Mux62.IN0
sw_0_in[18] => Mux13.IN0
sw_0_in[18] => Mux29.IN0
sw_0_in[18] => Mux45.IN0
sw_0_in[18] => Mux61.IN0
sw_0_in[19] => Mux12.IN0
sw_0_in[19] => Mux28.IN0
sw_0_in[19] => Mux44.IN0
sw_0_in[19] => Mux60.IN0
sw_0_in[20] => Mux11.IN0
sw_0_in[20] => Mux27.IN0
sw_0_in[20] => Mux43.IN0
sw_0_in[20] => Mux59.IN0
sw_0_in[21] => Mux10.IN0
sw_0_in[21] => Mux26.IN0
sw_0_in[21] => Mux42.IN0
sw_0_in[21] => Mux58.IN0
sw_0_in[22] => Mux9.IN0
sw_0_in[22] => Mux25.IN0
sw_0_in[22] => Mux41.IN0
sw_0_in[22] => Mux57.IN0
sw_0_in[23] => Mux8.IN0
sw_0_in[23] => Mux24.IN0
sw_0_in[23] => Mux40.IN0
sw_0_in[23] => Mux56.IN0
sw_0_in[24] => Mux7.IN0
sw_0_in[24] => Mux23.IN0
sw_0_in[24] => Mux39.IN0
sw_0_in[24] => Mux55.IN0
sw_0_in[25] => Mux6.IN0
sw_0_in[25] => Mux22.IN0
sw_0_in[25] => Mux38.IN0
sw_0_in[25] => Mux54.IN0
sw_0_in[26] => Mux5.IN0
sw_0_in[26] => Mux21.IN0
sw_0_in[26] => Mux37.IN0
sw_0_in[26] => Mux53.IN0
sw_0_in[27] => Mux4.IN0
sw_0_in[27] => Mux20.IN0
sw_0_in[27] => Mux36.IN0
sw_0_in[27] => Mux52.IN0
sw_0_in[28] => Mux3.IN0
sw_0_in[28] => Mux19.IN0
sw_0_in[28] => Mux35.IN0
sw_0_in[28] => Mux51.IN0
sw_0_in[29] => Mux2.IN0
sw_0_in[29] => Mux18.IN0
sw_0_in[29] => Mux34.IN0
sw_0_in[29] => Mux50.IN0
sw_0_in[30] => Mux1.IN0
sw_0_in[30] => Mux17.IN0
sw_0_in[30] => Mux33.IN0
sw_0_in[30] => Mux49.IN0
sw_0_in[31] => Mux0.IN0
sw_0_in[31] => Mux16.IN0
sw_0_in[31] => Mux32.IN0
sw_0_in[31] => Mux48.IN0
sw_1_in[0] => Mux79.IN1
sw_1_in[0] => Mux95.IN1
sw_1_in[0] => Mux111.IN1
sw_1_in[0] => Mux127.IN1
sw_1_in[1] => Mux78.IN1
sw_1_in[1] => Mux94.IN1
sw_1_in[1] => Mux110.IN1
sw_1_in[1] => Mux126.IN1
sw_1_in[2] => Mux77.IN1
sw_1_in[2] => Mux93.IN1
sw_1_in[2] => Mux109.IN1
sw_1_in[2] => Mux125.IN1
sw_1_in[3] => Mux76.IN1
sw_1_in[3] => Mux92.IN1
sw_1_in[3] => Mux108.IN1
sw_1_in[3] => Mux124.IN1
sw_1_in[4] => Mux75.IN1
sw_1_in[4] => Mux91.IN1
sw_1_in[4] => Mux107.IN1
sw_1_in[4] => Mux123.IN1
sw_1_in[5] => Mux74.IN1
sw_1_in[5] => Mux90.IN1
sw_1_in[5] => Mux106.IN1
sw_1_in[5] => Mux122.IN1
sw_1_in[6] => Mux73.IN1
sw_1_in[6] => Mux89.IN1
sw_1_in[6] => Mux105.IN1
sw_1_in[6] => Mux121.IN1
sw_1_in[7] => Mux72.IN1
sw_1_in[7] => Mux88.IN1
sw_1_in[7] => Mux104.IN1
sw_1_in[7] => Mux120.IN1
sw_1_in[8] => Mux71.IN1
sw_1_in[8] => Mux87.IN1
sw_1_in[8] => Mux103.IN1
sw_1_in[8] => Mux119.IN1
sw_1_in[9] => Mux70.IN1
sw_1_in[9] => Mux86.IN1
sw_1_in[9] => Mux102.IN1
sw_1_in[9] => Mux118.IN1
sw_1_in[10] => Mux69.IN1
sw_1_in[10] => Mux85.IN1
sw_1_in[10] => Mux101.IN1
sw_1_in[10] => Mux117.IN1
sw_1_in[11] => Mux68.IN1
sw_1_in[11] => Mux84.IN1
sw_1_in[11] => Mux100.IN1
sw_1_in[11] => Mux116.IN1
sw_1_in[12] => Mux67.IN1
sw_1_in[12] => Mux83.IN1
sw_1_in[12] => Mux99.IN1
sw_1_in[12] => Mux115.IN1
sw_1_in[13] => Mux66.IN1
sw_1_in[13] => Mux82.IN1
sw_1_in[13] => Mux98.IN1
sw_1_in[13] => Mux114.IN1
sw_1_in[14] => Mux65.IN1
sw_1_in[14] => Mux81.IN1
sw_1_in[14] => Mux97.IN1
sw_1_in[14] => Mux113.IN1
sw_1_in[15] => Mux64.IN1
sw_1_in[15] => Mux80.IN1
sw_1_in[15] => Mux96.IN1
sw_1_in[15] => Mux112.IN1
sw_1_in[16] => Mux15.IN1
sw_1_in[16] => Mux31.IN1
sw_1_in[16] => Mux47.IN1
sw_1_in[16] => Mux63.IN1
sw_1_in[17] => Mux14.IN1
sw_1_in[17] => Mux30.IN1
sw_1_in[17] => Mux46.IN1
sw_1_in[17] => Mux62.IN1
sw_1_in[18] => Mux13.IN1
sw_1_in[18] => Mux29.IN1
sw_1_in[18] => Mux45.IN1
sw_1_in[18] => Mux61.IN1
sw_1_in[19] => Mux12.IN1
sw_1_in[19] => Mux28.IN1
sw_1_in[19] => Mux44.IN1
sw_1_in[19] => Mux60.IN1
sw_1_in[20] => Mux11.IN1
sw_1_in[20] => Mux27.IN1
sw_1_in[20] => Mux43.IN1
sw_1_in[20] => Mux59.IN1
sw_1_in[21] => Mux10.IN1
sw_1_in[21] => Mux26.IN1
sw_1_in[21] => Mux42.IN1
sw_1_in[21] => Mux58.IN1
sw_1_in[22] => Mux9.IN1
sw_1_in[22] => Mux25.IN1
sw_1_in[22] => Mux41.IN1
sw_1_in[22] => Mux57.IN1
sw_1_in[23] => Mux8.IN1
sw_1_in[23] => Mux24.IN1
sw_1_in[23] => Mux40.IN1
sw_1_in[23] => Mux56.IN1
sw_1_in[24] => Mux7.IN1
sw_1_in[24] => Mux23.IN1
sw_1_in[24] => Mux39.IN1
sw_1_in[24] => Mux55.IN1
sw_1_in[25] => Mux6.IN1
sw_1_in[25] => Mux22.IN1
sw_1_in[25] => Mux38.IN1
sw_1_in[25] => Mux54.IN1
sw_1_in[26] => Mux5.IN1
sw_1_in[26] => Mux21.IN1
sw_1_in[26] => Mux37.IN1
sw_1_in[26] => Mux53.IN1
sw_1_in[27] => Mux4.IN1
sw_1_in[27] => Mux20.IN1
sw_1_in[27] => Mux36.IN1
sw_1_in[27] => Mux52.IN1
sw_1_in[28] => Mux3.IN1
sw_1_in[28] => Mux19.IN1
sw_1_in[28] => Mux35.IN1
sw_1_in[28] => Mux51.IN1
sw_1_in[29] => Mux2.IN1
sw_1_in[29] => Mux18.IN1
sw_1_in[29] => Mux34.IN1
sw_1_in[29] => Mux50.IN1
sw_1_in[30] => Mux1.IN1
sw_1_in[30] => Mux17.IN1
sw_1_in[30] => Mux33.IN1
sw_1_in[30] => Mux49.IN1
sw_1_in[31] => Mux0.IN1
sw_1_in[31] => Mux16.IN1
sw_1_in[31] => Mux32.IN1
sw_1_in[31] => Mux48.IN1
sw_2_in[0] => Mux79.IN2
sw_2_in[0] => Mux95.IN2
sw_2_in[0] => Mux111.IN2
sw_2_in[0] => Mux127.IN2
sw_2_in[1] => Mux78.IN2
sw_2_in[1] => Mux94.IN2
sw_2_in[1] => Mux110.IN2
sw_2_in[1] => Mux126.IN2
sw_2_in[2] => Mux77.IN2
sw_2_in[2] => Mux93.IN2
sw_2_in[2] => Mux109.IN2
sw_2_in[2] => Mux125.IN2
sw_2_in[3] => Mux76.IN2
sw_2_in[3] => Mux92.IN2
sw_2_in[3] => Mux108.IN2
sw_2_in[3] => Mux124.IN2
sw_2_in[4] => Mux75.IN2
sw_2_in[4] => Mux91.IN2
sw_2_in[4] => Mux107.IN2
sw_2_in[4] => Mux123.IN2
sw_2_in[5] => Mux74.IN2
sw_2_in[5] => Mux90.IN2
sw_2_in[5] => Mux106.IN2
sw_2_in[5] => Mux122.IN2
sw_2_in[6] => Mux73.IN2
sw_2_in[6] => Mux89.IN2
sw_2_in[6] => Mux105.IN2
sw_2_in[6] => Mux121.IN2
sw_2_in[7] => Mux72.IN2
sw_2_in[7] => Mux88.IN2
sw_2_in[7] => Mux104.IN2
sw_2_in[7] => Mux120.IN2
sw_2_in[8] => Mux71.IN2
sw_2_in[8] => Mux87.IN2
sw_2_in[8] => Mux103.IN2
sw_2_in[8] => Mux119.IN2
sw_2_in[9] => Mux70.IN2
sw_2_in[9] => Mux86.IN2
sw_2_in[9] => Mux102.IN2
sw_2_in[9] => Mux118.IN2
sw_2_in[10] => Mux69.IN2
sw_2_in[10] => Mux85.IN2
sw_2_in[10] => Mux101.IN2
sw_2_in[10] => Mux117.IN2
sw_2_in[11] => Mux68.IN2
sw_2_in[11] => Mux84.IN2
sw_2_in[11] => Mux100.IN2
sw_2_in[11] => Mux116.IN2
sw_2_in[12] => Mux67.IN2
sw_2_in[12] => Mux83.IN2
sw_2_in[12] => Mux99.IN2
sw_2_in[12] => Mux115.IN2
sw_2_in[13] => Mux66.IN2
sw_2_in[13] => Mux82.IN2
sw_2_in[13] => Mux98.IN2
sw_2_in[13] => Mux114.IN2
sw_2_in[14] => Mux65.IN2
sw_2_in[14] => Mux81.IN2
sw_2_in[14] => Mux97.IN2
sw_2_in[14] => Mux113.IN2
sw_2_in[15] => Mux64.IN2
sw_2_in[15] => Mux80.IN2
sw_2_in[15] => Mux96.IN2
sw_2_in[15] => Mux112.IN2
sw_2_in[16] => Mux15.IN2
sw_2_in[16] => Mux31.IN2
sw_2_in[16] => Mux47.IN2
sw_2_in[16] => Mux63.IN2
sw_2_in[17] => Mux14.IN2
sw_2_in[17] => Mux30.IN2
sw_2_in[17] => Mux46.IN2
sw_2_in[17] => Mux62.IN2
sw_2_in[18] => Mux13.IN2
sw_2_in[18] => Mux29.IN2
sw_2_in[18] => Mux45.IN2
sw_2_in[18] => Mux61.IN2
sw_2_in[19] => Mux12.IN2
sw_2_in[19] => Mux28.IN2
sw_2_in[19] => Mux44.IN2
sw_2_in[19] => Mux60.IN2
sw_2_in[20] => Mux11.IN2
sw_2_in[20] => Mux27.IN2
sw_2_in[20] => Mux43.IN2
sw_2_in[20] => Mux59.IN2
sw_2_in[21] => Mux10.IN2
sw_2_in[21] => Mux26.IN2
sw_2_in[21] => Mux42.IN2
sw_2_in[21] => Mux58.IN2
sw_2_in[22] => Mux9.IN2
sw_2_in[22] => Mux25.IN2
sw_2_in[22] => Mux41.IN2
sw_2_in[22] => Mux57.IN2
sw_2_in[23] => Mux8.IN2
sw_2_in[23] => Mux24.IN2
sw_2_in[23] => Mux40.IN2
sw_2_in[23] => Mux56.IN2
sw_2_in[24] => Mux7.IN2
sw_2_in[24] => Mux23.IN2
sw_2_in[24] => Mux39.IN2
sw_2_in[24] => Mux55.IN2
sw_2_in[25] => Mux6.IN2
sw_2_in[25] => Mux22.IN2
sw_2_in[25] => Mux38.IN2
sw_2_in[25] => Mux54.IN2
sw_2_in[26] => Mux5.IN2
sw_2_in[26] => Mux21.IN2
sw_2_in[26] => Mux37.IN2
sw_2_in[26] => Mux53.IN2
sw_2_in[27] => Mux4.IN2
sw_2_in[27] => Mux20.IN2
sw_2_in[27] => Mux36.IN2
sw_2_in[27] => Mux52.IN2
sw_2_in[28] => Mux3.IN2
sw_2_in[28] => Mux19.IN2
sw_2_in[28] => Mux35.IN2
sw_2_in[28] => Mux51.IN2
sw_2_in[29] => Mux2.IN2
sw_2_in[29] => Mux18.IN2
sw_2_in[29] => Mux34.IN2
sw_2_in[29] => Mux50.IN2
sw_2_in[30] => Mux1.IN2
sw_2_in[30] => Mux17.IN2
sw_2_in[30] => Mux33.IN2
sw_2_in[30] => Mux49.IN2
sw_2_in[31] => Mux0.IN2
sw_2_in[31] => Mux16.IN2
sw_2_in[31] => Mux32.IN2
sw_2_in[31] => Mux48.IN2
sw_3_in[0] => Mux79.IN3
sw_3_in[0] => Mux95.IN3
sw_3_in[0] => Mux111.IN3
sw_3_in[0] => Mux127.IN3
sw_3_in[1] => Mux78.IN3
sw_3_in[1] => Mux94.IN3
sw_3_in[1] => Mux110.IN3
sw_3_in[1] => Mux126.IN3
sw_3_in[2] => Mux77.IN3
sw_3_in[2] => Mux93.IN3
sw_3_in[2] => Mux109.IN3
sw_3_in[2] => Mux125.IN3
sw_3_in[3] => Mux76.IN3
sw_3_in[3] => Mux92.IN3
sw_3_in[3] => Mux108.IN3
sw_3_in[3] => Mux124.IN3
sw_3_in[4] => Mux75.IN3
sw_3_in[4] => Mux91.IN3
sw_3_in[4] => Mux107.IN3
sw_3_in[4] => Mux123.IN3
sw_3_in[5] => Mux74.IN3
sw_3_in[5] => Mux90.IN3
sw_3_in[5] => Mux106.IN3
sw_3_in[5] => Mux122.IN3
sw_3_in[6] => Mux73.IN3
sw_3_in[6] => Mux89.IN3
sw_3_in[6] => Mux105.IN3
sw_3_in[6] => Mux121.IN3
sw_3_in[7] => Mux72.IN3
sw_3_in[7] => Mux88.IN3
sw_3_in[7] => Mux104.IN3
sw_3_in[7] => Mux120.IN3
sw_3_in[8] => Mux71.IN3
sw_3_in[8] => Mux87.IN3
sw_3_in[8] => Mux103.IN3
sw_3_in[8] => Mux119.IN3
sw_3_in[9] => Mux70.IN3
sw_3_in[9] => Mux86.IN3
sw_3_in[9] => Mux102.IN3
sw_3_in[9] => Mux118.IN3
sw_3_in[10] => Mux69.IN3
sw_3_in[10] => Mux85.IN3
sw_3_in[10] => Mux101.IN3
sw_3_in[10] => Mux117.IN3
sw_3_in[11] => Mux68.IN3
sw_3_in[11] => Mux84.IN3
sw_3_in[11] => Mux100.IN3
sw_3_in[11] => Mux116.IN3
sw_3_in[12] => Mux67.IN3
sw_3_in[12] => Mux83.IN3
sw_3_in[12] => Mux99.IN3
sw_3_in[12] => Mux115.IN3
sw_3_in[13] => Mux66.IN3
sw_3_in[13] => Mux82.IN3
sw_3_in[13] => Mux98.IN3
sw_3_in[13] => Mux114.IN3
sw_3_in[14] => Mux65.IN3
sw_3_in[14] => Mux81.IN3
sw_3_in[14] => Mux97.IN3
sw_3_in[14] => Mux113.IN3
sw_3_in[15] => Mux64.IN3
sw_3_in[15] => Mux80.IN3
sw_3_in[15] => Mux96.IN3
sw_3_in[15] => Mux112.IN3
sw_3_in[16] => Mux15.IN3
sw_3_in[16] => Mux31.IN3
sw_3_in[16] => Mux47.IN3
sw_3_in[16] => Mux63.IN3
sw_3_in[17] => Mux14.IN3
sw_3_in[17] => Mux30.IN3
sw_3_in[17] => Mux46.IN3
sw_3_in[17] => Mux62.IN3
sw_3_in[18] => Mux13.IN3
sw_3_in[18] => Mux29.IN3
sw_3_in[18] => Mux45.IN3
sw_3_in[18] => Mux61.IN3
sw_3_in[19] => Mux12.IN3
sw_3_in[19] => Mux28.IN3
sw_3_in[19] => Mux44.IN3
sw_3_in[19] => Mux60.IN3
sw_3_in[20] => Mux11.IN3
sw_3_in[20] => Mux27.IN3
sw_3_in[20] => Mux43.IN3
sw_3_in[20] => Mux59.IN3
sw_3_in[21] => Mux10.IN3
sw_3_in[21] => Mux26.IN3
sw_3_in[21] => Mux42.IN3
sw_3_in[21] => Mux58.IN3
sw_3_in[22] => Mux9.IN3
sw_3_in[22] => Mux25.IN3
sw_3_in[22] => Mux41.IN3
sw_3_in[22] => Mux57.IN3
sw_3_in[23] => Mux8.IN3
sw_3_in[23] => Mux24.IN3
sw_3_in[23] => Mux40.IN3
sw_3_in[23] => Mux56.IN3
sw_3_in[24] => Mux7.IN3
sw_3_in[24] => Mux23.IN3
sw_3_in[24] => Mux39.IN3
sw_3_in[24] => Mux55.IN3
sw_3_in[25] => Mux6.IN3
sw_3_in[25] => Mux22.IN3
sw_3_in[25] => Mux38.IN3
sw_3_in[25] => Mux54.IN3
sw_3_in[26] => Mux5.IN3
sw_3_in[26] => Mux21.IN3
sw_3_in[26] => Mux37.IN3
sw_3_in[26] => Mux53.IN3
sw_3_in[27] => Mux4.IN3
sw_3_in[27] => Mux20.IN3
sw_3_in[27] => Mux36.IN3
sw_3_in[27] => Mux52.IN3
sw_3_in[28] => Mux3.IN3
sw_3_in[28] => Mux19.IN3
sw_3_in[28] => Mux35.IN3
sw_3_in[28] => Mux51.IN3
sw_3_in[29] => Mux2.IN3
sw_3_in[29] => Mux18.IN3
sw_3_in[29] => Mux34.IN3
sw_3_in[29] => Mux50.IN3
sw_3_in[30] => Mux1.IN3
sw_3_in[30] => Mux17.IN3
sw_3_in[30] => Mux33.IN3
sw_3_in[30] => Mux49.IN3
sw_3_in[31] => Mux0.IN3
sw_3_in[31] => Mux16.IN3
sw_3_in[31] => Mux32.IN3
sw_3_in[31] => Mux48.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[0] => Mux64.IN5
ram_sel[0] => Mux65.IN5
ram_sel[0] => Mux66.IN5
ram_sel[0] => Mux67.IN5
ram_sel[0] => Mux68.IN5
ram_sel[0] => Mux69.IN5
ram_sel[0] => Mux70.IN5
ram_sel[0] => Mux71.IN5
ram_sel[0] => Mux72.IN5
ram_sel[0] => Mux73.IN5
ram_sel[0] => Mux74.IN5
ram_sel[0] => Mux75.IN5
ram_sel[0] => Mux76.IN5
ram_sel[0] => Mux77.IN5
ram_sel[0] => Mux78.IN5
ram_sel[0] => Mux79.IN5
ram_sel[0] => Mux80.IN5
ram_sel[0] => Mux81.IN5
ram_sel[0] => Mux82.IN5
ram_sel[0] => Mux83.IN5
ram_sel[0] => Mux84.IN5
ram_sel[0] => Mux85.IN5
ram_sel[0] => Mux86.IN5
ram_sel[0] => Mux87.IN5
ram_sel[0] => Mux88.IN5
ram_sel[0] => Mux89.IN5
ram_sel[0] => Mux90.IN5
ram_sel[0] => Mux91.IN5
ram_sel[0] => Mux92.IN5
ram_sel[0] => Mux93.IN5
ram_sel[0] => Mux94.IN5
ram_sel[0] => Mux95.IN5
ram_sel[0] => Mux96.IN5
ram_sel[0] => Mux97.IN5
ram_sel[0] => Mux98.IN5
ram_sel[0] => Mux99.IN5
ram_sel[0] => Mux100.IN5
ram_sel[0] => Mux101.IN5
ram_sel[0] => Mux102.IN5
ram_sel[0] => Mux103.IN5
ram_sel[0] => Mux104.IN5
ram_sel[0] => Mux105.IN5
ram_sel[0] => Mux106.IN5
ram_sel[0] => Mux107.IN5
ram_sel[0] => Mux108.IN5
ram_sel[0] => Mux109.IN5
ram_sel[0] => Mux110.IN5
ram_sel[0] => Mux111.IN5
ram_sel[0] => Mux112.IN5
ram_sel[0] => Mux113.IN5
ram_sel[0] => Mux114.IN5
ram_sel[0] => Mux115.IN5
ram_sel[0] => Mux116.IN5
ram_sel[0] => Mux117.IN5
ram_sel[0] => Mux118.IN5
ram_sel[0] => Mux119.IN5
ram_sel[0] => Mux120.IN5
ram_sel[0] => Mux121.IN5
ram_sel[0] => Mux122.IN5
ram_sel[0] => Mux123.IN5
ram_sel[0] => Mux124.IN5
ram_sel[0] => Mux125.IN5
ram_sel[0] => Mux126.IN5
ram_sel[0] => Mux127.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
ram_sel[1] => Mux64.IN4
ram_sel[1] => Mux65.IN4
ram_sel[1] => Mux66.IN4
ram_sel[1] => Mux67.IN4
ram_sel[1] => Mux68.IN4
ram_sel[1] => Mux69.IN4
ram_sel[1] => Mux70.IN4
ram_sel[1] => Mux71.IN4
ram_sel[1] => Mux72.IN4
ram_sel[1] => Mux73.IN4
ram_sel[1] => Mux74.IN4
ram_sel[1] => Mux75.IN4
ram_sel[1] => Mux76.IN4
ram_sel[1] => Mux77.IN4
ram_sel[1] => Mux78.IN4
ram_sel[1] => Mux79.IN4
ram_sel[1] => Mux80.IN4
ram_sel[1] => Mux81.IN4
ram_sel[1] => Mux82.IN4
ram_sel[1] => Mux83.IN4
ram_sel[1] => Mux84.IN4
ram_sel[1] => Mux85.IN4
ram_sel[1] => Mux86.IN4
ram_sel[1] => Mux87.IN4
ram_sel[1] => Mux88.IN4
ram_sel[1] => Mux89.IN4
ram_sel[1] => Mux90.IN4
ram_sel[1] => Mux91.IN4
ram_sel[1] => Mux92.IN4
ram_sel[1] => Mux93.IN4
ram_sel[1] => Mux94.IN4
ram_sel[1] => Mux95.IN4
ram_sel[1] => Mux96.IN4
ram_sel[1] => Mux97.IN4
ram_sel[1] => Mux98.IN4
ram_sel[1] => Mux99.IN4
ram_sel[1] => Mux100.IN4
ram_sel[1] => Mux101.IN4
ram_sel[1] => Mux102.IN4
ram_sel[1] => Mux103.IN4
ram_sel[1] => Mux104.IN4
ram_sel[1] => Mux105.IN4
ram_sel[1] => Mux106.IN4
ram_sel[1] => Mux107.IN4
ram_sel[1] => Mux108.IN4
ram_sel[1] => Mux109.IN4
ram_sel[1] => Mux110.IN4
ram_sel[1] => Mux111.IN4
ram_sel[1] => Mux112.IN4
ram_sel[1] => Mux113.IN4
ram_sel[1] => Mux114.IN4
ram_sel[1] => Mux115.IN4
ram_sel[1] => Mux116.IN4
ram_sel[1] => Mux117.IN4
ram_sel[1] => Mux118.IN4
ram_sel[1] => Mux119.IN4
ram_sel[1] => Mux120.IN4
ram_sel[1] => Mux121.IN4
ram_sel[1] => Mux122.IN4
ram_sel[1] => Mux123.IN4
ram_sel[1] => Mux124.IN4
ram_sel[1] => Mux125.IN4
ram_sel[1] => Mux126.IN4
ram_sel[1] => Mux127.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[4][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[4][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[4][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[4][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[4][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[4][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[4][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[4][15].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[16] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[17] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[18] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[19] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[20] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[21] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[22] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[23] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[24] <= ram_in_reg[0][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[25] <= ram_in_reg[0][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[26] <= ram_in_reg[0][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[27] <= ram_in_reg[0][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[28] <= ram_in_reg[0][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[29] <= ram_in_reg[0][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[30] <= ram_in_reg[0][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[31] <= ram_in_reg[0][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[5][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[5][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[5][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[5][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[5][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[5][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[5][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[5][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[16] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[17] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[18] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[19] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[20] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[21] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[22] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[23] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[24] <= ram_in_reg[1][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[25] <= ram_in_reg[1][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[26] <= ram_in_reg[1][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[27] <= ram_in_reg[1][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[28] <= ram_in_reg[1][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[29] <= ram_in_reg[1][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[30] <= ram_in_reg[1][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[31] <= ram_in_reg[1][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[6][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[6][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[6][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[6][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[6][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[6][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[6][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[6][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[16] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[17] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[18] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[19] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[20] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[21] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[22] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[23] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[24] <= ram_in_reg[2][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[25] <= ram_in_reg[2][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[26] <= ram_in_reg[2][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[27] <= ram_in_reg[2][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[28] <= ram_in_reg[2][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[29] <= ram_in_reg[2][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[30] <= ram_in_reg[2][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[31] <= ram_in_reg[2][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[7][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[7][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[7][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[7][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[7][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[7][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[7][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[7][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[16] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[17] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[18] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[19] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[20] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[21] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[22] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[23] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[24] <= ram_in_reg[3][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[25] <= ram_in_reg[3][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[26] <= ram_in_reg[3][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[27] <= ram_in_reg[3][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[28] <= ram_in_reg[3][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[29] <= ram_in_reg[3][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[30] <= ram_in_reg[3][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[31] <= ram_in_reg[3][15].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u1.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u1.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u1.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u1.global_clock_enable
global_clock_enable => asj_fft_tdl_bit:gen_disc:delay_next_pass.global_clock_enable
global_clock_enable => asj_fft_bfp_o:gen_disc:bfp_detect.global_clock_enable
global_clock_enable => asj_fft_bfp_i:gen_disc:bfp_scale.global_clock_enable
global_clock_enable => apn_fft_cmult_cpx2:gen_da2:cm1.global_clock_enable
global_clock_enable => apn_fft_cmult_cpx2:gen_da2:cm2.global_clock_enable
global_clock_enable => apn_fft_cmult_cpx2:gen_da2:cm3.global_clock_enable
global_clock_enable => reg_no_twiddle[6][1][7].ENA
global_clock_enable => reg_no_twiddle[6][1][6].ENA
global_clock_enable => reg_no_twiddle[6][1][5].ENA
global_clock_enable => reg_no_twiddle[6][1][4].ENA
global_clock_enable => reg_no_twiddle[6][1][3].ENA
global_clock_enable => reg_no_twiddle[6][1][2].ENA
global_clock_enable => reg_no_twiddle[6][1][1].ENA
global_clock_enable => reg_no_twiddle[6][1][0].ENA
global_clock_enable => reg_no_twiddle[6][1][8].ENA
global_clock_enable => reg_no_twiddle[6][1][9].ENA
global_clock_enable => reg_no_twiddle[6][1][10].ENA
global_clock_enable => reg_no_twiddle[6][1][11].ENA
global_clock_enable => reg_no_twiddle[6][1][12].ENA
global_clock_enable => reg_no_twiddle[6][1][13].ENA
global_clock_enable => reg_no_twiddle[6][1][14].ENA
global_clock_enable => reg_no_twiddle[6][1][15].ENA
global_clock_enable => reg_no_twiddle[6][0][0].ENA
global_clock_enable => reg_no_twiddle[6][0][1].ENA
global_clock_enable => reg_no_twiddle[6][0][2].ENA
global_clock_enable => reg_no_twiddle[6][0][3].ENA
global_clock_enable => reg_no_twiddle[6][0][4].ENA
global_clock_enable => reg_no_twiddle[6][0][5].ENA
global_clock_enable => reg_no_twiddle[6][0][6].ENA
global_clock_enable => reg_no_twiddle[6][0][7].ENA
global_clock_enable => reg_no_twiddle[6][0][8].ENA
global_clock_enable => reg_no_twiddle[6][0][9].ENA
global_clock_enable => reg_no_twiddle[6][0][10].ENA
global_clock_enable => reg_no_twiddle[6][0][11].ENA
global_clock_enable => reg_no_twiddle[6][0][12].ENA
global_clock_enable => reg_no_twiddle[6][0][13].ENA
global_clock_enable => reg_no_twiddle[6][0][14].ENA
global_clock_enable => reg_no_twiddle[6][0][15].ENA
global_clock_enable => reg_no_twiddle[5][1][0].ENA
global_clock_enable => reg_no_twiddle[5][1][1].ENA
global_clock_enable => reg_no_twiddle[5][1][2].ENA
global_clock_enable => reg_no_twiddle[5][1][3].ENA
global_clock_enable => reg_no_twiddle[5][1][4].ENA
global_clock_enable => reg_no_twiddle[5][1][5].ENA
global_clock_enable => reg_no_twiddle[5][1][6].ENA
global_clock_enable => reg_no_twiddle[5][1][7].ENA
global_clock_enable => reg_no_twiddle[5][1][8].ENA
global_clock_enable => reg_no_twiddle[5][1][9].ENA
global_clock_enable => reg_no_twiddle[5][1][10].ENA
global_clock_enable => reg_no_twiddle[5][1][11].ENA
global_clock_enable => reg_no_twiddle[5][1][12].ENA
global_clock_enable => reg_no_twiddle[5][1][13].ENA
global_clock_enable => reg_no_twiddle[5][1][14].ENA
global_clock_enable => reg_no_twiddle[5][1][15].ENA
global_clock_enable => reg_no_twiddle[5][0][0].ENA
global_clock_enable => reg_no_twiddle[5][0][1].ENA
global_clock_enable => reg_no_twiddle[5][0][2].ENA
global_clock_enable => reg_no_twiddle[5][0][3].ENA
global_clock_enable => reg_no_twiddle[5][0][4].ENA
global_clock_enable => reg_no_twiddle[5][0][5].ENA
global_clock_enable => reg_no_twiddle[5][0][6].ENA
global_clock_enable => reg_no_twiddle[5][0][7].ENA
global_clock_enable => reg_no_twiddle[5][0][8].ENA
global_clock_enable => reg_no_twiddle[5][0][9].ENA
global_clock_enable => reg_no_twiddle[5][0][10].ENA
global_clock_enable => reg_no_twiddle[5][0][11].ENA
global_clock_enable => reg_no_twiddle[5][0][12].ENA
global_clock_enable => reg_no_twiddle[5][0][13].ENA
global_clock_enable => reg_no_twiddle[5][0][14].ENA
global_clock_enable => reg_no_twiddle[5][0][15].ENA
global_clock_enable => reg_no_twiddle[4][1][0].ENA
global_clock_enable => reg_no_twiddle[4][1][1].ENA
global_clock_enable => reg_no_twiddle[4][1][2].ENA
global_clock_enable => reg_no_twiddle[4][1][3].ENA
global_clock_enable => reg_no_twiddle[4][1][4].ENA
global_clock_enable => reg_no_twiddle[4][1][5].ENA
global_clock_enable => reg_no_twiddle[4][1][6].ENA
global_clock_enable => reg_no_twiddle[4][1][7].ENA
global_clock_enable => reg_no_twiddle[4][1][8].ENA
global_clock_enable => reg_no_twiddle[4][1][9].ENA
global_clock_enable => reg_no_twiddle[4][1][10].ENA
global_clock_enable => reg_no_twiddle[4][1][11].ENA
global_clock_enable => reg_no_twiddle[4][1][12].ENA
global_clock_enable => reg_no_twiddle[4][1][13].ENA
global_clock_enable => reg_no_twiddle[4][1][14].ENA
global_clock_enable => reg_no_twiddle[4][1][15].ENA
global_clock_enable => reg_no_twiddle[4][0][0].ENA
global_clock_enable => reg_no_twiddle[4][0][1].ENA
global_clock_enable => reg_no_twiddle[4][0][2].ENA
global_clock_enable => reg_no_twiddle[4][0][3].ENA
global_clock_enable => reg_no_twiddle[4][0][4].ENA
global_clock_enable => reg_no_twiddle[4][0][5].ENA
global_clock_enable => reg_no_twiddle[4][0][6].ENA
global_clock_enable => reg_no_twiddle[4][0][7].ENA
global_clock_enable => reg_no_twiddle[4][0][8].ENA
global_clock_enable => reg_no_twiddle[4][0][9].ENA
global_clock_enable => reg_no_twiddle[4][0][10].ENA
global_clock_enable => reg_no_twiddle[4][0][11].ENA
global_clock_enable => reg_no_twiddle[4][0][12].ENA
global_clock_enable => reg_no_twiddle[4][0][13].ENA
global_clock_enable => reg_no_twiddle[4][0][14].ENA
global_clock_enable => reg_no_twiddle[4][0][15].ENA
global_clock_enable => reg_no_twiddle[3][1][0].ENA
global_clock_enable => reg_no_twiddle[3][1][1].ENA
global_clock_enable => reg_no_twiddle[3][1][2].ENA
global_clock_enable => reg_no_twiddle[3][1][3].ENA
global_clock_enable => reg_no_twiddle[3][1][4].ENA
global_clock_enable => reg_no_twiddle[3][1][5].ENA
global_clock_enable => reg_no_twiddle[3][1][6].ENA
global_clock_enable => reg_no_twiddle[3][1][7].ENA
global_clock_enable => reg_no_twiddle[3][1][8].ENA
global_clock_enable => reg_no_twiddle[3][1][9].ENA
global_clock_enable => reg_no_twiddle[3][1][10].ENA
global_clock_enable => reg_no_twiddle[3][1][11].ENA
global_clock_enable => reg_no_twiddle[3][1][12].ENA
global_clock_enable => reg_no_twiddle[3][1][13].ENA
global_clock_enable => reg_no_twiddle[3][1][14].ENA
global_clock_enable => reg_no_twiddle[3][1][15].ENA
global_clock_enable => reg_no_twiddle[3][0][0].ENA
global_clock_enable => reg_no_twiddle[3][0][1].ENA
global_clock_enable => reg_no_twiddle[3][0][2].ENA
global_clock_enable => reg_no_twiddle[3][0][3].ENA
global_clock_enable => reg_no_twiddle[3][0][4].ENA
global_clock_enable => reg_no_twiddle[3][0][5].ENA
global_clock_enable => reg_no_twiddle[3][0][6].ENA
global_clock_enable => reg_no_twiddle[3][0][7].ENA
global_clock_enable => reg_no_twiddle[3][0][8].ENA
global_clock_enable => reg_no_twiddle[3][0][9].ENA
global_clock_enable => reg_no_twiddle[3][0][10].ENA
global_clock_enable => reg_no_twiddle[3][0][11].ENA
global_clock_enable => reg_no_twiddle[3][0][12].ENA
global_clock_enable => reg_no_twiddle[3][0][13].ENA
global_clock_enable => reg_no_twiddle[3][0][14].ENA
global_clock_enable => reg_no_twiddle[3][0][15].ENA
global_clock_enable => reg_no_twiddle[2][1][0].ENA
global_clock_enable => reg_no_twiddle[2][1][1].ENA
global_clock_enable => reg_no_twiddle[2][1][2].ENA
global_clock_enable => reg_no_twiddle[2][1][3].ENA
global_clock_enable => reg_no_twiddle[2][1][4].ENA
global_clock_enable => reg_no_twiddle[2][1][5].ENA
global_clock_enable => reg_no_twiddle[2][1][6].ENA
global_clock_enable => reg_no_twiddle[2][1][7].ENA
global_clock_enable => reg_no_twiddle[2][1][8].ENA
global_clock_enable => reg_no_twiddle[2][1][9].ENA
global_clock_enable => reg_no_twiddle[2][1][10].ENA
global_clock_enable => reg_no_twiddle[2][1][11].ENA
global_clock_enable => reg_no_twiddle[2][1][12].ENA
global_clock_enable => reg_no_twiddle[2][1][13].ENA
global_clock_enable => reg_no_twiddle[2][1][14].ENA
global_clock_enable => reg_no_twiddle[2][1][15].ENA
global_clock_enable => reg_no_twiddle[2][0][0].ENA
global_clock_enable => reg_no_twiddle[2][0][1].ENA
global_clock_enable => reg_no_twiddle[2][0][2].ENA
global_clock_enable => reg_no_twiddle[2][0][3].ENA
global_clock_enable => reg_no_twiddle[2][0][4].ENA
global_clock_enable => reg_no_twiddle[2][0][5].ENA
global_clock_enable => reg_no_twiddle[2][0][6].ENA
global_clock_enable => reg_no_twiddle[2][0][7].ENA
global_clock_enable => reg_no_twiddle[2][0][8].ENA
global_clock_enable => reg_no_twiddle[2][0][9].ENA
global_clock_enable => reg_no_twiddle[2][0][10].ENA
global_clock_enable => reg_no_twiddle[2][0][11].ENA
global_clock_enable => reg_no_twiddle[2][0][12].ENA
global_clock_enable => reg_no_twiddle[2][0][13].ENA
global_clock_enable => reg_no_twiddle[2][0][14].ENA
global_clock_enable => reg_no_twiddle[2][0][15].ENA
global_clock_enable => reg_no_twiddle[1][1][0].ENA
global_clock_enable => reg_no_twiddle[1][1][1].ENA
global_clock_enable => reg_no_twiddle[1][1][2].ENA
global_clock_enable => reg_no_twiddle[1][1][3].ENA
global_clock_enable => reg_no_twiddle[1][1][4].ENA
global_clock_enable => reg_no_twiddle[1][1][5].ENA
global_clock_enable => reg_no_twiddle[1][1][6].ENA
global_clock_enable => reg_no_twiddle[1][1][7].ENA
global_clock_enable => reg_no_twiddle[1][1][8].ENA
global_clock_enable => reg_no_twiddle[1][1][9].ENA
global_clock_enable => reg_no_twiddle[1][1][10].ENA
global_clock_enable => reg_no_twiddle[1][1][11].ENA
global_clock_enable => reg_no_twiddle[1][1][12].ENA
global_clock_enable => reg_no_twiddle[1][1][13].ENA
global_clock_enable => reg_no_twiddle[1][1][14].ENA
global_clock_enable => reg_no_twiddle[1][1][15].ENA
global_clock_enable => reg_no_twiddle[1][0][0].ENA
global_clock_enable => reg_no_twiddle[1][0][1].ENA
global_clock_enable => reg_no_twiddle[1][0][2].ENA
global_clock_enable => reg_no_twiddle[1][0][3].ENA
global_clock_enable => reg_no_twiddle[1][0][4].ENA
global_clock_enable => reg_no_twiddle[1][0][5].ENA
global_clock_enable => reg_no_twiddle[1][0][6].ENA
global_clock_enable => reg_no_twiddle[1][0][7].ENA
global_clock_enable => reg_no_twiddle[1][0][8].ENA
global_clock_enable => reg_no_twiddle[1][0][9].ENA
global_clock_enable => reg_no_twiddle[1][0][10].ENA
global_clock_enable => reg_no_twiddle[1][0][11].ENA
global_clock_enable => reg_no_twiddle[1][0][12].ENA
global_clock_enable => reg_no_twiddle[1][0][13].ENA
global_clock_enable => reg_no_twiddle[1][0][14].ENA
global_clock_enable => reg_no_twiddle[1][0][15].ENA
global_clock_enable => reg_no_twiddle[0][1][0].ENA
global_clock_enable => reg_no_twiddle[0][1][1].ENA
global_clock_enable => reg_no_twiddle[0][1][2].ENA
global_clock_enable => reg_no_twiddle[0][1][3].ENA
global_clock_enable => reg_no_twiddle[0][1][4].ENA
global_clock_enable => reg_no_twiddle[0][1][5].ENA
global_clock_enable => reg_no_twiddle[0][1][6].ENA
global_clock_enable => reg_no_twiddle[0][1][7].ENA
global_clock_enable => reg_no_twiddle[0][1][8].ENA
global_clock_enable => reg_no_twiddle[0][1][9].ENA
global_clock_enable => reg_no_twiddle[0][1][10].ENA
global_clock_enable => reg_no_twiddle[0][1][11].ENA
global_clock_enable => reg_no_twiddle[0][1][12].ENA
global_clock_enable => reg_no_twiddle[0][1][13].ENA
global_clock_enable => reg_no_twiddle[0][1][14].ENA
global_clock_enable => reg_no_twiddle[0][1][15].ENA
global_clock_enable => reg_no_twiddle[0][0][0].ENA
global_clock_enable => reg_no_twiddle[0][0][1].ENA
global_clock_enable => reg_no_twiddle[0][0][2].ENA
global_clock_enable => reg_no_twiddle[0][0][3].ENA
global_clock_enable => reg_no_twiddle[0][0][4].ENA
global_clock_enable => reg_no_twiddle[0][0][5].ENA
global_clock_enable => reg_no_twiddle[0][0][6].ENA
global_clock_enable => reg_no_twiddle[0][0][7].ENA
global_clock_enable => reg_no_twiddle[0][0][8].ENA
global_clock_enable => reg_no_twiddle[0][0][9].ENA
global_clock_enable => reg_no_twiddle[0][0][10].ENA
global_clock_enable => reg_no_twiddle[0][0][11].ENA
global_clock_enable => reg_no_twiddle[0][0][12].ENA
global_clock_enable => reg_no_twiddle[0][0][13].ENA
global_clock_enable => reg_no_twiddle[0][0][14].ENA
global_clock_enable => reg_no_twiddle[0][0][15].ENA
global_clock_enable => butterfly_st2[3][1][0].ENA
global_clock_enable => butterfly_st2[3][1][1].ENA
global_clock_enable => butterfly_st2[3][1][2].ENA
global_clock_enable => butterfly_st2[3][1][3].ENA
global_clock_enable => butterfly_st2[3][1][4].ENA
global_clock_enable => butterfly_st2[3][1][5].ENA
global_clock_enable => butterfly_st2[3][1][6].ENA
global_clock_enable => butterfly_st2[3][1][7].ENA
global_clock_enable => butterfly_st2[3][1][8].ENA
global_clock_enable => butterfly_st2[3][1][9].ENA
global_clock_enable => butterfly_st2[3][1][10].ENA
global_clock_enable => butterfly_st2[3][1][11].ENA
global_clock_enable => butterfly_st2[3][1][12].ENA
global_clock_enable => butterfly_st2[3][1][13].ENA
global_clock_enable => butterfly_st2[3][1][14].ENA
global_clock_enable => butterfly_st2[3][1][15].ENA
global_clock_enable => butterfly_st2[3][1][16].ENA
global_clock_enable => butterfly_st2[3][1][17].ENA
global_clock_enable => butterfly_st2[3][0][0].ENA
global_clock_enable => butterfly_st2[3][0][1].ENA
global_clock_enable => butterfly_st2[3][0][2].ENA
global_clock_enable => butterfly_st2[3][0][3].ENA
global_clock_enable => butterfly_st2[3][0][4].ENA
global_clock_enable => butterfly_st2[3][0][5].ENA
global_clock_enable => butterfly_st2[3][0][6].ENA
global_clock_enable => butterfly_st2[3][0][7].ENA
global_clock_enable => butterfly_st2[3][0][8].ENA
global_clock_enable => butterfly_st2[3][0][9].ENA
global_clock_enable => butterfly_st2[3][0][10].ENA
global_clock_enable => butterfly_st2[3][0][11].ENA
global_clock_enable => butterfly_st2[3][0][12].ENA
global_clock_enable => butterfly_st2[3][0][13].ENA
global_clock_enable => butterfly_st2[3][0][14].ENA
global_clock_enable => butterfly_st2[3][0][15].ENA
global_clock_enable => butterfly_st2[3][0][16].ENA
global_clock_enable => butterfly_st2[3][0][17].ENA
global_clock_enable => butterfly_st2[2][1][0].ENA
global_clock_enable => butterfly_st2[2][1][1].ENA
global_clock_enable => butterfly_st2[2][1][2].ENA
global_clock_enable => butterfly_st2[2][1][3].ENA
global_clock_enable => butterfly_st2[2][1][4].ENA
global_clock_enable => butterfly_st2[2][1][5].ENA
global_clock_enable => butterfly_st2[2][1][6].ENA
global_clock_enable => butterfly_st2[2][1][7].ENA
global_clock_enable => butterfly_st2[2][1][8].ENA
global_clock_enable => butterfly_st2[2][1][9].ENA
global_clock_enable => butterfly_st2[2][1][10].ENA
global_clock_enable => butterfly_st2[2][1][11].ENA
global_clock_enable => butterfly_st2[2][1][12].ENA
global_clock_enable => butterfly_st2[2][1][13].ENA
global_clock_enable => butterfly_st2[2][1][14].ENA
global_clock_enable => butterfly_st2[2][1][15].ENA
global_clock_enable => butterfly_st2[2][1][16].ENA
global_clock_enable => butterfly_st2[2][1][17].ENA
global_clock_enable => butterfly_st2[2][0][0].ENA
global_clock_enable => butterfly_st2[2][0][1].ENA
global_clock_enable => butterfly_st2[2][0][2].ENA
global_clock_enable => butterfly_st2[2][0][3].ENA
global_clock_enable => butterfly_st2[2][0][4].ENA
global_clock_enable => butterfly_st2[2][0][5].ENA
global_clock_enable => butterfly_st2[2][0][6].ENA
global_clock_enable => butterfly_st2[2][0][7].ENA
global_clock_enable => butterfly_st2[2][0][8].ENA
global_clock_enable => butterfly_st2[2][0][9].ENA
global_clock_enable => butterfly_st2[2][0][10].ENA
global_clock_enable => butterfly_st2[2][0][11].ENA
global_clock_enable => butterfly_st2[2][0][12].ENA
global_clock_enable => butterfly_st2[2][0][13].ENA
global_clock_enable => butterfly_st2[2][0][14].ENA
global_clock_enable => butterfly_st2[2][0][15].ENA
global_clock_enable => butterfly_st2[2][0][16].ENA
global_clock_enable => butterfly_st2[2][0][17].ENA
global_clock_enable => butterfly_st2[1][1][0].ENA
global_clock_enable => butterfly_st2[1][1][1].ENA
global_clock_enable => butterfly_st2[1][1][2].ENA
global_clock_enable => butterfly_st2[1][1][3].ENA
global_clock_enable => butterfly_st2[1][1][4].ENA
global_clock_enable => butterfly_st2[1][1][5].ENA
global_clock_enable => butterfly_st2[1][1][6].ENA
global_clock_enable => butterfly_st2[1][1][7].ENA
global_clock_enable => butterfly_st2[1][1][8].ENA
global_clock_enable => butterfly_st2[1][1][9].ENA
global_clock_enable => butterfly_st2[1][1][10].ENA
global_clock_enable => butterfly_st2[1][1][11].ENA
global_clock_enable => butterfly_st2[1][1][12].ENA
global_clock_enable => butterfly_st2[1][1][13].ENA
global_clock_enable => butterfly_st2[1][1][14].ENA
global_clock_enable => butterfly_st2[1][1][15].ENA
global_clock_enable => butterfly_st2[1][1][16].ENA
global_clock_enable => butterfly_st2[1][1][17].ENA
global_clock_enable => butterfly_st2[1][0][0].ENA
global_clock_enable => butterfly_st2[1][0][1].ENA
global_clock_enable => butterfly_st2[1][0][2].ENA
global_clock_enable => butterfly_st2[1][0][3].ENA
global_clock_enable => butterfly_st2[1][0][4].ENA
global_clock_enable => butterfly_st2[1][0][5].ENA
global_clock_enable => butterfly_st2[1][0][6].ENA
global_clock_enable => butterfly_st2[1][0][7].ENA
global_clock_enable => butterfly_st2[1][0][8].ENA
global_clock_enable => butterfly_st2[1][0][9].ENA
global_clock_enable => butterfly_st2[1][0][10].ENA
global_clock_enable => butterfly_st2[1][0][11].ENA
global_clock_enable => butterfly_st2[1][0][12].ENA
global_clock_enable => butterfly_st2[1][0][13].ENA
global_clock_enable => butterfly_st2[1][0][14].ENA
global_clock_enable => butterfly_st2[1][0][15].ENA
global_clock_enable => butterfly_st2[1][0][16].ENA
global_clock_enable => butterfly_st2[1][0][17].ENA
global_clock_enable => butterfly_st2[0][1][0].ENA
global_clock_enable => butterfly_st2[0][1][1].ENA
global_clock_enable => butterfly_st2[0][1][2].ENA
global_clock_enable => butterfly_st2[0][1][3].ENA
global_clock_enable => butterfly_st2[0][1][4].ENA
global_clock_enable => butterfly_st2[0][1][5].ENA
global_clock_enable => butterfly_st2[0][1][6].ENA
global_clock_enable => butterfly_st2[0][1][7].ENA
global_clock_enable => butterfly_st2[0][1][8].ENA
global_clock_enable => butterfly_st2[0][1][9].ENA
global_clock_enable => butterfly_st2[0][1][10].ENA
global_clock_enable => butterfly_st2[0][1][11].ENA
global_clock_enable => butterfly_st2[0][1][12].ENA
global_clock_enable => butterfly_st2[0][1][13].ENA
global_clock_enable => butterfly_st2[0][1][14].ENA
global_clock_enable => butterfly_st2[0][1][15].ENA
global_clock_enable => butterfly_st2[0][1][16].ENA
global_clock_enable => butterfly_st2[0][1][17].ENA
global_clock_enable => butterfly_st2[0][0][0].ENA
global_clock_enable => butterfly_st2[0][0][1].ENA
global_clock_enable => butterfly_st2[0][0][2].ENA
global_clock_enable => butterfly_st2[0][0][3].ENA
global_clock_enable => butterfly_st2[0][0][4].ENA
global_clock_enable => butterfly_st2[0][0][5].ENA
global_clock_enable => butterfly_st2[0][0][6].ENA
global_clock_enable => butterfly_st2[0][0][7].ENA
global_clock_enable => butterfly_st2[0][0][8].ENA
global_clock_enable => butterfly_st2[0][0][9].ENA
global_clock_enable => butterfly_st2[0][0][10].ENA
global_clock_enable => butterfly_st2[0][0][11].ENA
global_clock_enable => butterfly_st2[0][0][12].ENA
global_clock_enable => butterfly_st2[0][0][13].ENA
global_clock_enable => butterfly_st2[0][0][14].ENA
global_clock_enable => butterfly_st2[0][0][15].ENA
global_clock_enable => butterfly_st2[0][0][16].ENA
global_clock_enable => butterfly_st2[0][0][17].ENA
global_clock_enable => butterfly_st1[3][1][0].ENA
global_clock_enable => butterfly_st1[3][1][1].ENA
global_clock_enable => butterfly_st1[3][1][2].ENA
global_clock_enable => butterfly_st1[3][1][3].ENA
global_clock_enable => butterfly_st1[3][1][4].ENA
global_clock_enable => butterfly_st1[3][1][5].ENA
global_clock_enable => butterfly_st1[3][1][6].ENA
global_clock_enable => butterfly_st1[3][1][7].ENA
global_clock_enable => butterfly_st1[3][1][8].ENA
global_clock_enable => butterfly_st1[3][1][9].ENA
global_clock_enable => butterfly_st1[3][1][10].ENA
global_clock_enable => butterfly_st1[3][1][11].ENA
global_clock_enable => butterfly_st1[3][1][12].ENA
global_clock_enable => butterfly_st1[3][1][13].ENA
global_clock_enable => butterfly_st1[3][1][14].ENA
global_clock_enable => butterfly_st1[3][1][15].ENA
global_clock_enable => butterfly_st1[3][1][16].ENA
global_clock_enable => butterfly_st1[3][0][0].ENA
global_clock_enable => butterfly_st1[3][0][1].ENA
global_clock_enable => butterfly_st1[3][0][2].ENA
global_clock_enable => butterfly_st1[3][0][3].ENA
global_clock_enable => butterfly_st1[3][0][4].ENA
global_clock_enable => butterfly_st1[3][0][5].ENA
global_clock_enable => butterfly_st1[3][0][6].ENA
global_clock_enable => butterfly_st1[3][0][7].ENA
global_clock_enable => butterfly_st1[3][0][8].ENA
global_clock_enable => butterfly_st1[3][0][9].ENA
global_clock_enable => butterfly_st1[3][0][10].ENA
global_clock_enable => butterfly_st1[3][0][11].ENA
global_clock_enable => butterfly_st1[3][0][12].ENA
global_clock_enable => butterfly_st1[3][0][13].ENA
global_clock_enable => butterfly_st1[3][0][14].ENA
global_clock_enable => butterfly_st1[3][0][15].ENA
global_clock_enable => butterfly_st1[3][0][16].ENA
global_clock_enable => butterfly_st1[2][1][0].ENA
global_clock_enable => butterfly_st1[2][1][1].ENA
global_clock_enable => butterfly_st1[2][1][2].ENA
global_clock_enable => butterfly_st1[2][1][3].ENA
global_clock_enable => butterfly_st1[2][1][4].ENA
global_clock_enable => butterfly_st1[2][1][5].ENA
global_clock_enable => butterfly_st1[2][1][6].ENA
global_clock_enable => butterfly_st1[2][1][7].ENA
global_clock_enable => butterfly_st1[2][1][8].ENA
global_clock_enable => butterfly_st1[2][1][9].ENA
global_clock_enable => butterfly_st1[2][1][10].ENA
global_clock_enable => butterfly_st1[2][1][11].ENA
global_clock_enable => butterfly_st1[2][1][12].ENA
global_clock_enable => butterfly_st1[2][1][13].ENA
global_clock_enable => butterfly_st1[2][1][14].ENA
global_clock_enable => butterfly_st1[2][1][15].ENA
global_clock_enable => butterfly_st1[2][1][16].ENA
global_clock_enable => butterfly_st1[2][0][0].ENA
global_clock_enable => butterfly_st1[2][0][1].ENA
global_clock_enable => butterfly_st1[2][0][2].ENA
global_clock_enable => butterfly_st1[2][0][3].ENA
global_clock_enable => butterfly_st1[2][0][4].ENA
global_clock_enable => butterfly_st1[2][0][5].ENA
global_clock_enable => butterfly_st1[2][0][6].ENA
global_clock_enable => butterfly_st1[2][0][7].ENA
global_clock_enable => butterfly_st1[2][0][8].ENA
global_clock_enable => butterfly_st1[2][0][9].ENA
global_clock_enable => butterfly_st1[2][0][10].ENA
global_clock_enable => butterfly_st1[2][0][11].ENA
global_clock_enable => butterfly_st1[2][0][12].ENA
global_clock_enable => butterfly_st1[2][0][13].ENA
global_clock_enable => butterfly_st1[2][0][14].ENA
global_clock_enable => butterfly_st1[2][0][15].ENA
global_clock_enable => butterfly_st1[2][0][16].ENA
global_clock_enable => butterfly_st1[1][1][0].ENA
global_clock_enable => butterfly_st1[1][1][1].ENA
global_clock_enable => butterfly_st1[1][1][2].ENA
global_clock_enable => butterfly_st1[1][1][3].ENA
global_clock_enable => butterfly_st1[1][1][4].ENA
global_clock_enable => butterfly_st1[1][1][5].ENA
global_clock_enable => butterfly_st1[1][1][6].ENA
global_clock_enable => butterfly_st1[1][1][7].ENA
global_clock_enable => butterfly_st1[1][1][8].ENA
global_clock_enable => butterfly_st1[1][1][9].ENA
global_clock_enable => butterfly_st1[1][1][10].ENA
global_clock_enable => butterfly_st1[1][1][11].ENA
global_clock_enable => butterfly_st1[1][1][12].ENA
global_clock_enable => butterfly_st1[1][1][13].ENA
global_clock_enable => butterfly_st1[1][1][14].ENA
global_clock_enable => butterfly_st1[1][1][15].ENA
global_clock_enable => butterfly_st1[1][1][16].ENA
global_clock_enable => butterfly_st1[1][0][0].ENA
global_clock_enable => butterfly_st1[1][0][1].ENA
global_clock_enable => butterfly_st1[1][0][2].ENA
global_clock_enable => butterfly_st1[1][0][3].ENA
global_clock_enable => butterfly_st1[1][0][4].ENA
global_clock_enable => butterfly_st1[1][0][5].ENA
global_clock_enable => butterfly_st1[1][0][6].ENA
global_clock_enable => butterfly_st1[1][0][7].ENA
global_clock_enable => butterfly_st1[1][0][8].ENA
global_clock_enable => butterfly_st1[1][0][9].ENA
global_clock_enable => butterfly_st1[1][0][10].ENA
global_clock_enable => butterfly_st1[1][0][11].ENA
global_clock_enable => butterfly_st1[1][0][12].ENA
global_clock_enable => butterfly_st1[1][0][13].ENA
global_clock_enable => butterfly_st1[1][0][14].ENA
global_clock_enable => butterfly_st1[1][0][15].ENA
global_clock_enable => butterfly_st1[1][0][16].ENA
global_clock_enable => butterfly_st1[0][1][0].ENA
global_clock_enable => butterfly_st1[0][1][1].ENA
global_clock_enable => butterfly_st1[0][1][2].ENA
global_clock_enable => butterfly_st1[0][1][3].ENA
global_clock_enable => butterfly_st1[0][1][4].ENA
global_clock_enable => butterfly_st1[0][1][5].ENA
global_clock_enable => butterfly_st1[0][1][6].ENA
global_clock_enable => butterfly_st1[0][1][7].ENA
global_clock_enable => butterfly_st1[0][1][8].ENA
global_clock_enable => butterfly_st1[0][1][9].ENA
global_clock_enable => butterfly_st1[0][1][10].ENA
global_clock_enable => butterfly_st1[0][1][11].ENA
global_clock_enable => butterfly_st1[0][1][12].ENA
global_clock_enable => butterfly_st1[0][1][13].ENA
global_clock_enable => butterfly_st1[0][1][14].ENA
global_clock_enable => butterfly_st1[0][1][15].ENA
global_clock_enable => butterfly_st1[0][1][16].ENA
global_clock_enable => butterfly_st1[0][0][0].ENA
global_clock_enable => butterfly_st1[0][0][1].ENA
global_clock_enable => butterfly_st1[0][0][2].ENA
global_clock_enable => butterfly_st1[0][0][3].ENA
global_clock_enable => butterfly_st1[0][0][4].ENA
global_clock_enable => butterfly_st1[0][0][5].ENA
global_clock_enable => butterfly_st1[0][0][6].ENA
global_clock_enable => butterfly_st1[0][0][7].ENA
global_clock_enable => butterfly_st1[0][0][8].ENA
global_clock_enable => butterfly_st1[0][0][9].ENA
global_clock_enable => butterfly_st1[0][0][10].ENA
global_clock_enable => butterfly_st1[0][0][11].ENA
global_clock_enable => butterfly_st1[0][0][12].ENA
global_clock_enable => butterfly_st1[0][0][13].ENA
global_clock_enable => butterfly_st1[0][0][14].ENA
global_clock_enable => butterfly_st1[0][0][15].ENA
global_clock_enable => butterfly_st1[0][0][16].ENA
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u0.clk
clk => reg_no_twiddle[6][1][0].CLK
clk => reg_no_twiddle[6][1][1].CLK
clk => reg_no_twiddle[6][1][2].CLK
clk => reg_no_twiddle[6][1][3].CLK
clk => reg_no_twiddle[6][1][4].CLK
clk => reg_no_twiddle[6][1][5].CLK
clk => reg_no_twiddle[6][1][6].CLK
clk => reg_no_twiddle[6][1][7].CLK
clk => reg_no_twiddle[6][1][8].CLK
clk => reg_no_twiddle[6][1][9].CLK
clk => reg_no_twiddle[6][1][10].CLK
clk => reg_no_twiddle[6][1][11].CLK
clk => reg_no_twiddle[6][1][12].CLK
clk => reg_no_twiddle[6][1][13].CLK
clk => reg_no_twiddle[6][1][14].CLK
clk => reg_no_twiddle[6][1][15].CLK
clk => reg_no_twiddle[6][0][0].CLK
clk => reg_no_twiddle[6][0][1].CLK
clk => reg_no_twiddle[6][0][2].CLK
clk => reg_no_twiddle[6][0][3].CLK
clk => reg_no_twiddle[6][0][4].CLK
clk => reg_no_twiddle[6][0][5].CLK
clk => reg_no_twiddle[6][0][6].CLK
clk => reg_no_twiddle[6][0][7].CLK
clk => reg_no_twiddle[6][0][8].CLK
clk => reg_no_twiddle[6][0][9].CLK
clk => reg_no_twiddle[6][0][10].CLK
clk => reg_no_twiddle[6][0][11].CLK
clk => reg_no_twiddle[6][0][12].CLK
clk => reg_no_twiddle[6][0][13].CLK
clk => reg_no_twiddle[6][0][14].CLK
clk => reg_no_twiddle[6][0][15].CLK
clk => reg_no_twiddle[5][1][0].CLK
clk => reg_no_twiddle[5][1][1].CLK
clk => reg_no_twiddle[5][1][2].CLK
clk => reg_no_twiddle[5][1][3].CLK
clk => reg_no_twiddle[5][1][4].CLK
clk => reg_no_twiddle[5][1][5].CLK
clk => reg_no_twiddle[5][1][6].CLK
clk => reg_no_twiddle[5][1][7].CLK
clk => reg_no_twiddle[5][1][8].CLK
clk => reg_no_twiddle[5][1][9].CLK
clk => reg_no_twiddle[5][1][10].CLK
clk => reg_no_twiddle[5][1][11].CLK
clk => reg_no_twiddle[5][1][12].CLK
clk => reg_no_twiddle[5][1][13].CLK
clk => reg_no_twiddle[5][1][14].CLK
clk => reg_no_twiddle[5][1][15].CLK
clk => reg_no_twiddle[5][0][0].CLK
clk => reg_no_twiddle[5][0][1].CLK
clk => reg_no_twiddle[5][0][2].CLK
clk => reg_no_twiddle[5][0][3].CLK
clk => reg_no_twiddle[5][0][4].CLK
clk => reg_no_twiddle[5][0][5].CLK
clk => reg_no_twiddle[5][0][6].CLK
clk => reg_no_twiddle[5][0][7].CLK
clk => reg_no_twiddle[5][0][8].CLK
clk => reg_no_twiddle[5][0][9].CLK
clk => reg_no_twiddle[5][0][10].CLK
clk => reg_no_twiddle[5][0][11].CLK
clk => reg_no_twiddle[5][0][12].CLK
clk => reg_no_twiddle[5][0][13].CLK
clk => reg_no_twiddle[5][0][14].CLK
clk => reg_no_twiddle[5][0][15].CLK
clk => reg_no_twiddle[4][1][0].CLK
clk => reg_no_twiddle[4][1][1].CLK
clk => reg_no_twiddle[4][1][2].CLK
clk => reg_no_twiddle[4][1][3].CLK
clk => reg_no_twiddle[4][1][4].CLK
clk => reg_no_twiddle[4][1][5].CLK
clk => reg_no_twiddle[4][1][6].CLK
clk => reg_no_twiddle[4][1][7].CLK
clk => reg_no_twiddle[4][1][8].CLK
clk => reg_no_twiddle[4][1][9].CLK
clk => reg_no_twiddle[4][1][10].CLK
clk => reg_no_twiddle[4][1][11].CLK
clk => reg_no_twiddle[4][1][12].CLK
clk => reg_no_twiddle[4][1][13].CLK
clk => reg_no_twiddle[4][1][14].CLK
clk => reg_no_twiddle[4][1][15].CLK
clk => reg_no_twiddle[4][0][0].CLK
clk => reg_no_twiddle[4][0][1].CLK
clk => reg_no_twiddle[4][0][2].CLK
clk => reg_no_twiddle[4][0][3].CLK
clk => reg_no_twiddle[4][0][4].CLK
clk => reg_no_twiddle[4][0][5].CLK
clk => reg_no_twiddle[4][0][6].CLK
clk => reg_no_twiddle[4][0][7].CLK
clk => reg_no_twiddle[4][0][8].CLK
clk => reg_no_twiddle[4][0][9].CLK
clk => reg_no_twiddle[4][0][10].CLK
clk => reg_no_twiddle[4][0][11].CLK
clk => reg_no_twiddle[4][0][12].CLK
clk => reg_no_twiddle[4][0][13].CLK
clk => reg_no_twiddle[4][0][14].CLK
clk => reg_no_twiddle[4][0][15].CLK
clk => reg_no_twiddle[3][1][0].CLK
clk => reg_no_twiddle[3][1][1].CLK
clk => reg_no_twiddle[3][1][2].CLK
clk => reg_no_twiddle[3][1][3].CLK
clk => reg_no_twiddle[3][1][4].CLK
clk => reg_no_twiddle[3][1][5].CLK
clk => reg_no_twiddle[3][1][6].CLK
clk => reg_no_twiddle[3][1][7].CLK
clk => reg_no_twiddle[3][1][8].CLK
clk => reg_no_twiddle[3][1][9].CLK
clk => reg_no_twiddle[3][1][10].CLK
clk => reg_no_twiddle[3][1][11].CLK
clk => reg_no_twiddle[3][1][12].CLK
clk => reg_no_twiddle[3][1][13].CLK
clk => reg_no_twiddle[3][1][14].CLK
clk => reg_no_twiddle[3][1][15].CLK
clk => reg_no_twiddle[3][0][0].CLK
clk => reg_no_twiddle[3][0][1].CLK
clk => reg_no_twiddle[3][0][2].CLK
clk => reg_no_twiddle[3][0][3].CLK
clk => reg_no_twiddle[3][0][4].CLK
clk => reg_no_twiddle[3][0][5].CLK
clk => reg_no_twiddle[3][0][6].CLK
clk => reg_no_twiddle[3][0][7].CLK
clk => reg_no_twiddle[3][0][8].CLK
clk => reg_no_twiddle[3][0][9].CLK
clk => reg_no_twiddle[3][0][10].CLK
clk => reg_no_twiddle[3][0][11].CLK
clk => reg_no_twiddle[3][0][12].CLK
clk => reg_no_twiddle[3][0][13].CLK
clk => reg_no_twiddle[3][0][14].CLK
clk => reg_no_twiddle[3][0][15].CLK
clk => reg_no_twiddle[2][1][0].CLK
clk => reg_no_twiddle[2][1][1].CLK
clk => reg_no_twiddle[2][1][2].CLK
clk => reg_no_twiddle[2][1][3].CLK
clk => reg_no_twiddle[2][1][4].CLK
clk => reg_no_twiddle[2][1][5].CLK
clk => reg_no_twiddle[2][1][6].CLK
clk => reg_no_twiddle[2][1][7].CLK
clk => reg_no_twiddle[2][1][8].CLK
clk => reg_no_twiddle[2][1][9].CLK
clk => reg_no_twiddle[2][1][10].CLK
clk => reg_no_twiddle[2][1][11].CLK
clk => reg_no_twiddle[2][1][12].CLK
clk => reg_no_twiddle[2][1][13].CLK
clk => reg_no_twiddle[2][1][14].CLK
clk => reg_no_twiddle[2][1][15].CLK
clk => reg_no_twiddle[2][0][0].CLK
clk => reg_no_twiddle[2][0][1].CLK
clk => reg_no_twiddle[2][0][2].CLK
clk => reg_no_twiddle[2][0][3].CLK
clk => reg_no_twiddle[2][0][4].CLK
clk => reg_no_twiddle[2][0][5].CLK
clk => reg_no_twiddle[2][0][6].CLK
clk => reg_no_twiddle[2][0][7].CLK
clk => reg_no_twiddle[2][0][8].CLK
clk => reg_no_twiddle[2][0][9].CLK
clk => reg_no_twiddle[2][0][10].CLK
clk => reg_no_twiddle[2][0][11].CLK
clk => reg_no_twiddle[2][0][12].CLK
clk => reg_no_twiddle[2][0][13].CLK
clk => reg_no_twiddle[2][0][14].CLK
clk => reg_no_twiddle[2][0][15].CLK
clk => reg_no_twiddle[1][1][0].CLK
clk => reg_no_twiddle[1][1][1].CLK
clk => reg_no_twiddle[1][1][2].CLK
clk => reg_no_twiddle[1][1][3].CLK
clk => reg_no_twiddle[1][1][4].CLK
clk => reg_no_twiddle[1][1][5].CLK
clk => reg_no_twiddle[1][1][6].CLK
clk => reg_no_twiddle[1][1][7].CLK
clk => reg_no_twiddle[1][1][8].CLK
clk => reg_no_twiddle[1][1][9].CLK
clk => reg_no_twiddle[1][1][10].CLK
clk => reg_no_twiddle[1][1][11].CLK
clk => reg_no_twiddle[1][1][12].CLK
clk => reg_no_twiddle[1][1][13].CLK
clk => reg_no_twiddle[1][1][14].CLK
clk => reg_no_twiddle[1][1][15].CLK
clk => reg_no_twiddle[1][0][0].CLK
clk => reg_no_twiddle[1][0][1].CLK
clk => reg_no_twiddle[1][0][2].CLK
clk => reg_no_twiddle[1][0][3].CLK
clk => reg_no_twiddle[1][0][4].CLK
clk => reg_no_twiddle[1][0][5].CLK
clk => reg_no_twiddle[1][0][6].CLK
clk => reg_no_twiddle[1][0][7].CLK
clk => reg_no_twiddle[1][0][8].CLK
clk => reg_no_twiddle[1][0][9].CLK
clk => reg_no_twiddle[1][0][10].CLK
clk => reg_no_twiddle[1][0][11].CLK
clk => reg_no_twiddle[1][0][12].CLK
clk => reg_no_twiddle[1][0][13].CLK
clk => reg_no_twiddle[1][0][14].CLK
clk => reg_no_twiddle[1][0][15].CLK
clk => reg_no_twiddle[0][1][0].CLK
clk => reg_no_twiddle[0][1][1].CLK
clk => reg_no_twiddle[0][1][2].CLK
clk => reg_no_twiddle[0][1][3].CLK
clk => reg_no_twiddle[0][1][4].CLK
clk => reg_no_twiddle[0][1][5].CLK
clk => reg_no_twiddle[0][1][6].CLK
clk => reg_no_twiddle[0][1][7].CLK
clk => reg_no_twiddle[0][1][8].CLK
clk => reg_no_twiddle[0][1][9].CLK
clk => reg_no_twiddle[0][1][10].CLK
clk => reg_no_twiddle[0][1][11].CLK
clk => reg_no_twiddle[0][1][12].CLK
clk => reg_no_twiddle[0][1][13].CLK
clk => reg_no_twiddle[0][1][14].CLK
clk => reg_no_twiddle[0][1][15].CLK
clk => reg_no_twiddle[0][0][0].CLK
clk => reg_no_twiddle[0][0][1].CLK
clk => reg_no_twiddle[0][0][2].CLK
clk => reg_no_twiddle[0][0][3].CLK
clk => reg_no_twiddle[0][0][4].CLK
clk => reg_no_twiddle[0][0][5].CLK
clk => reg_no_twiddle[0][0][6].CLK
clk => reg_no_twiddle[0][0][7].CLK
clk => reg_no_twiddle[0][0][8].CLK
clk => reg_no_twiddle[0][0][9].CLK
clk => reg_no_twiddle[0][0][10].CLK
clk => reg_no_twiddle[0][0][11].CLK
clk => reg_no_twiddle[0][0][12].CLK
clk => reg_no_twiddle[0][0][13].CLK
clk => reg_no_twiddle[0][0][14].CLK
clk => reg_no_twiddle[0][0][15].CLK
clk => butterfly_st2[3][1][0].CLK
clk => butterfly_st2[3][1][1].CLK
clk => butterfly_st2[3][1][2].CLK
clk => butterfly_st2[3][1][3].CLK
clk => butterfly_st2[3][1][4].CLK
clk => butterfly_st2[3][1][5].CLK
clk => butterfly_st2[3][1][6].CLK
clk => butterfly_st2[3][1][7].CLK
clk => butterfly_st2[3][1][8].CLK
clk => butterfly_st2[3][1][9].CLK
clk => butterfly_st2[3][1][10].CLK
clk => butterfly_st2[3][1][11].CLK
clk => butterfly_st2[3][1][12].CLK
clk => butterfly_st2[3][1][13].CLK
clk => butterfly_st2[3][1][14].CLK
clk => butterfly_st2[3][1][15].CLK
clk => butterfly_st2[3][1][16].CLK
clk => butterfly_st2[3][1][17].CLK
clk => butterfly_st2[3][0][0].CLK
clk => butterfly_st2[3][0][1].CLK
clk => butterfly_st2[3][0][2].CLK
clk => butterfly_st2[3][0][3].CLK
clk => butterfly_st2[3][0][4].CLK
clk => butterfly_st2[3][0][5].CLK
clk => butterfly_st2[3][0][6].CLK
clk => butterfly_st2[3][0][7].CLK
clk => butterfly_st2[3][0][8].CLK
clk => butterfly_st2[3][0][9].CLK
clk => butterfly_st2[3][0][10].CLK
clk => butterfly_st2[3][0][11].CLK
clk => butterfly_st2[3][0][12].CLK
clk => butterfly_st2[3][0][13].CLK
clk => butterfly_st2[3][0][14].CLK
clk => butterfly_st2[3][0][15].CLK
clk => butterfly_st2[3][0][16].CLK
clk => butterfly_st2[3][0][17].CLK
clk => butterfly_st2[2][1][0].CLK
clk => butterfly_st2[2][1][1].CLK
clk => butterfly_st2[2][1][2].CLK
clk => butterfly_st2[2][1][3].CLK
clk => butterfly_st2[2][1][4].CLK
clk => butterfly_st2[2][1][5].CLK
clk => butterfly_st2[2][1][6].CLK
clk => butterfly_st2[2][1][7].CLK
clk => butterfly_st2[2][1][8].CLK
clk => butterfly_st2[2][1][9].CLK
clk => butterfly_st2[2][1][10].CLK
clk => butterfly_st2[2][1][11].CLK
clk => butterfly_st2[2][1][12].CLK
clk => butterfly_st2[2][1][13].CLK
clk => butterfly_st2[2][1][14].CLK
clk => butterfly_st2[2][1][15].CLK
clk => butterfly_st2[2][1][16].CLK
clk => butterfly_st2[2][1][17].CLK
clk => butterfly_st2[2][0][0].CLK
clk => butterfly_st2[2][0][1].CLK
clk => butterfly_st2[2][0][2].CLK
clk => butterfly_st2[2][0][3].CLK
clk => butterfly_st2[2][0][4].CLK
clk => butterfly_st2[2][0][5].CLK
clk => butterfly_st2[2][0][6].CLK
clk => butterfly_st2[2][0][7].CLK
clk => butterfly_st2[2][0][8].CLK
clk => butterfly_st2[2][0][9].CLK
clk => butterfly_st2[2][0][10].CLK
clk => butterfly_st2[2][0][11].CLK
clk => butterfly_st2[2][0][12].CLK
clk => butterfly_st2[2][0][13].CLK
clk => butterfly_st2[2][0][14].CLK
clk => butterfly_st2[2][0][15].CLK
clk => butterfly_st2[2][0][16].CLK
clk => butterfly_st2[2][0][17].CLK
clk => butterfly_st2[1][1][0].CLK
clk => butterfly_st2[1][1][1].CLK
clk => butterfly_st2[1][1][2].CLK
clk => butterfly_st2[1][1][3].CLK
clk => butterfly_st2[1][1][4].CLK
clk => butterfly_st2[1][1][5].CLK
clk => butterfly_st2[1][1][6].CLK
clk => butterfly_st2[1][1][7].CLK
clk => butterfly_st2[1][1][8].CLK
clk => butterfly_st2[1][1][9].CLK
clk => butterfly_st2[1][1][10].CLK
clk => butterfly_st2[1][1][11].CLK
clk => butterfly_st2[1][1][12].CLK
clk => butterfly_st2[1][1][13].CLK
clk => butterfly_st2[1][1][14].CLK
clk => butterfly_st2[1][1][15].CLK
clk => butterfly_st2[1][1][16].CLK
clk => butterfly_st2[1][1][17].CLK
clk => butterfly_st2[1][0][0].CLK
clk => butterfly_st2[1][0][1].CLK
clk => butterfly_st2[1][0][2].CLK
clk => butterfly_st2[1][0][3].CLK
clk => butterfly_st2[1][0][4].CLK
clk => butterfly_st2[1][0][5].CLK
clk => butterfly_st2[1][0][6].CLK
clk => butterfly_st2[1][0][7].CLK
clk => butterfly_st2[1][0][8].CLK
clk => butterfly_st2[1][0][9].CLK
clk => butterfly_st2[1][0][10].CLK
clk => butterfly_st2[1][0][11].CLK
clk => butterfly_st2[1][0][12].CLK
clk => butterfly_st2[1][0][13].CLK
clk => butterfly_st2[1][0][14].CLK
clk => butterfly_st2[1][0][15].CLK
clk => butterfly_st2[1][0][16].CLK
clk => butterfly_st2[1][0][17].CLK
clk => butterfly_st2[0][1][0].CLK
clk => butterfly_st2[0][1][1].CLK
clk => butterfly_st2[0][1][2].CLK
clk => butterfly_st2[0][1][3].CLK
clk => butterfly_st2[0][1][4].CLK
clk => butterfly_st2[0][1][5].CLK
clk => butterfly_st2[0][1][6].CLK
clk => butterfly_st2[0][1][7].CLK
clk => butterfly_st2[0][1][8].CLK
clk => butterfly_st2[0][1][9].CLK
clk => butterfly_st2[0][1][10].CLK
clk => butterfly_st2[0][1][11].CLK
clk => butterfly_st2[0][1][12].CLK
clk => butterfly_st2[0][1][13].CLK
clk => butterfly_st2[0][1][14].CLK
clk => butterfly_st2[0][1][15].CLK
clk => butterfly_st2[0][1][16].CLK
clk => butterfly_st2[0][1][17].CLK
clk => butterfly_st2[0][0][0].CLK
clk => butterfly_st2[0][0][1].CLK
clk => butterfly_st2[0][0][2].CLK
clk => butterfly_st2[0][0][3].CLK
clk => butterfly_st2[0][0][4].CLK
clk => butterfly_st2[0][0][5].CLK
clk => butterfly_st2[0][0][6].CLK
clk => butterfly_st2[0][0][7].CLK
clk => butterfly_st2[0][0][8].CLK
clk => butterfly_st2[0][0][9].CLK
clk => butterfly_st2[0][0][10].CLK
clk => butterfly_st2[0][0][11].CLK
clk => butterfly_st2[0][0][12].CLK
clk => butterfly_st2[0][0][13].CLK
clk => butterfly_st2[0][0][14].CLK
clk => butterfly_st2[0][0][15].CLK
clk => butterfly_st2[0][0][16].CLK
clk => butterfly_st2[0][0][17].CLK
clk => butterfly_st1[3][1][0].CLK
clk => butterfly_st1[3][1][1].CLK
clk => butterfly_st1[3][1][2].CLK
clk => butterfly_st1[3][1][3].CLK
clk => butterfly_st1[3][1][4].CLK
clk => butterfly_st1[3][1][5].CLK
clk => butterfly_st1[3][1][6].CLK
clk => butterfly_st1[3][1][7].CLK
clk => butterfly_st1[3][1][8].CLK
clk => butterfly_st1[3][1][9].CLK
clk => butterfly_st1[3][1][10].CLK
clk => butterfly_st1[3][1][11].CLK
clk => butterfly_st1[3][1][12].CLK
clk => butterfly_st1[3][1][13].CLK
clk => butterfly_st1[3][1][14].CLK
clk => butterfly_st1[3][1][15].CLK
clk => butterfly_st1[3][1][16].CLK
clk => butterfly_st1[3][0][0].CLK
clk => butterfly_st1[3][0][1].CLK
clk => butterfly_st1[3][0][2].CLK
clk => butterfly_st1[3][0][3].CLK
clk => butterfly_st1[3][0][4].CLK
clk => butterfly_st1[3][0][5].CLK
clk => butterfly_st1[3][0][6].CLK
clk => butterfly_st1[3][0][7].CLK
clk => butterfly_st1[3][0][8].CLK
clk => butterfly_st1[3][0][9].CLK
clk => butterfly_st1[3][0][10].CLK
clk => butterfly_st1[3][0][11].CLK
clk => butterfly_st1[3][0][12].CLK
clk => butterfly_st1[3][0][13].CLK
clk => butterfly_st1[3][0][14].CLK
clk => butterfly_st1[3][0][15].CLK
clk => butterfly_st1[3][0][16].CLK
clk => butterfly_st1[2][1][0].CLK
clk => butterfly_st1[2][1][1].CLK
clk => butterfly_st1[2][1][2].CLK
clk => butterfly_st1[2][1][3].CLK
clk => butterfly_st1[2][1][4].CLK
clk => butterfly_st1[2][1][5].CLK
clk => butterfly_st1[2][1][6].CLK
clk => butterfly_st1[2][1][7].CLK
clk => butterfly_st1[2][1][8].CLK
clk => butterfly_st1[2][1][9].CLK
clk => butterfly_st1[2][1][10].CLK
clk => butterfly_st1[2][1][11].CLK
clk => butterfly_st1[2][1][12].CLK
clk => butterfly_st1[2][1][13].CLK
clk => butterfly_st1[2][1][14].CLK
clk => butterfly_st1[2][1][15].CLK
clk => butterfly_st1[2][1][16].CLK
clk => butterfly_st1[2][0][0].CLK
clk => butterfly_st1[2][0][1].CLK
clk => butterfly_st1[2][0][2].CLK
clk => butterfly_st1[2][0][3].CLK
clk => butterfly_st1[2][0][4].CLK
clk => butterfly_st1[2][0][5].CLK
clk => butterfly_st1[2][0][6].CLK
clk => butterfly_st1[2][0][7].CLK
clk => butterfly_st1[2][0][8].CLK
clk => butterfly_st1[2][0][9].CLK
clk => butterfly_st1[2][0][10].CLK
clk => butterfly_st1[2][0][11].CLK
clk => butterfly_st1[2][0][12].CLK
clk => butterfly_st1[2][0][13].CLK
clk => butterfly_st1[2][0][14].CLK
clk => butterfly_st1[2][0][15].CLK
clk => butterfly_st1[2][0][16].CLK
clk => butterfly_st1[1][1][0].CLK
clk => butterfly_st1[1][1][1].CLK
clk => butterfly_st1[1][1][2].CLK
clk => butterfly_st1[1][1][3].CLK
clk => butterfly_st1[1][1][4].CLK
clk => butterfly_st1[1][1][5].CLK
clk => butterfly_st1[1][1][6].CLK
clk => butterfly_st1[1][1][7].CLK
clk => butterfly_st1[1][1][8].CLK
clk => butterfly_st1[1][1][9].CLK
clk => butterfly_st1[1][1][10].CLK
clk => butterfly_st1[1][1][11].CLK
clk => butterfly_st1[1][1][12].CLK
clk => butterfly_st1[1][1][13].CLK
clk => butterfly_st1[1][1][14].CLK
clk => butterfly_st1[1][1][15].CLK
clk => butterfly_st1[1][1][16].CLK
clk => butterfly_st1[1][0][0].CLK
clk => butterfly_st1[1][0][1].CLK
clk => butterfly_st1[1][0][2].CLK
clk => butterfly_st1[1][0][3].CLK
clk => butterfly_st1[1][0][4].CLK
clk => butterfly_st1[1][0][5].CLK
clk => butterfly_st1[1][0][6].CLK
clk => butterfly_st1[1][0][7].CLK
clk => butterfly_st1[1][0][8].CLK
clk => butterfly_st1[1][0][9].CLK
clk => butterfly_st1[1][0][10].CLK
clk => butterfly_st1[1][0][11].CLK
clk => butterfly_st1[1][0][12].CLK
clk => butterfly_st1[1][0][13].CLK
clk => butterfly_st1[1][0][14].CLK
clk => butterfly_st1[1][0][15].CLK
clk => butterfly_st1[1][0][16].CLK
clk => butterfly_st1[0][1][0].CLK
clk => butterfly_st1[0][1][1].CLK
clk => butterfly_st1[0][1][2].CLK
clk => butterfly_st1[0][1][3].CLK
clk => butterfly_st1[0][1][4].CLK
clk => butterfly_st1[0][1][5].CLK
clk => butterfly_st1[0][1][6].CLK
clk => butterfly_st1[0][1][7].CLK
clk => butterfly_st1[0][1][8].CLK
clk => butterfly_st1[0][1][9].CLK
clk => butterfly_st1[0][1][10].CLK
clk => butterfly_st1[0][1][11].CLK
clk => butterfly_st1[0][1][12].CLK
clk => butterfly_st1[0][1][13].CLK
clk => butterfly_st1[0][1][14].CLK
clk => butterfly_st1[0][1][15].CLK
clk => butterfly_st1[0][1][16].CLK
clk => butterfly_st1[0][0][0].CLK
clk => butterfly_st1[0][0][1].CLK
clk => butterfly_st1[0][0][2].CLK
clk => butterfly_st1[0][0][3].CLK
clk => butterfly_st1[0][0][4].CLK
clk => butterfly_st1[0][0][5].CLK
clk => butterfly_st1[0][0][6].CLK
clk => butterfly_st1[0][0][7].CLK
clk => butterfly_st1[0][0][8].CLK
clk => butterfly_st1[0][0][9].CLK
clk => butterfly_st1[0][0][10].CLK
clk => butterfly_st1[0][0][11].CLK
clk => butterfly_st1[0][0][12].CLK
clk => butterfly_st1[0][0][13].CLK
clk => butterfly_st1[0][0][14].CLK
clk => butterfly_st1[0][0][15].CLK
clk => butterfly_st1[0][0][16].CLK
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u1.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u0.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u1.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u0.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u1.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u0.clk
clk => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u1.clk
clk => asj_fft_tdl_bit:gen_disc:delay_next_pass.clk
clk => asj_fft_bfp_o:gen_disc:bfp_detect.clk
clk => asj_fft_bfp_i:gen_disc:bfp_scale.clk
clk => apn_fft_cmult_cpx2:gen_da2:cm1.clk
clk => apn_fft_cmult_cpx2:gen_da2:cm2.clk
clk => apn_fft_cmult_cpx2:gen_da2:cm3.clk
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u0.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:0:u1.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u0.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:1:u1.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u0.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:2:u1.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u0.clken
clken => asj_fft_pround:gen_full_rnd:gen_rounding_blk:3:u1.clken
clken => asj_fft_bfp_o:gen_disc:bfp_detect.data_rdy
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st1.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => butterfly_st2.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => reg_no_twiddle.OUTPUTSELECT
reset => asj_fft_bfp_o:gen_disc:bfp_detect.reset
reset => apn_fft_cmult_cpx2:gen_da2:cm1.reset
reset => apn_fft_cmult_cpx2:gen_da2:cm2.reset
reset => apn_fft_cmult_cpx2:gen_da2:cm3.reset
next_pass => asj_fft_tdl_bit:gen_disc:delay_next_pass.data_in
next_pass => asj_fft_bfp_o:gen_disc:bfp_detect.next_pass
next_blk => asj_fft_bfp_o:gen_disc:bfp_detect.next_blk
blk_done => ~NO_FANOUT~
alt_slb_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.bfp_factor[0]
alt_slb_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.bfp_factor[1]
alt_slb_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.bfp_factor[2]
data_1_real_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[0]
data_1_real_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[1]
data_1_real_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[2]
data_1_real_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[3]
data_1_real_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[4]
data_1_real_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[5]
data_1_real_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[6]
data_1_real_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[7]
data_1_real_i[8] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[8]
data_1_real_i[9] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[9]
data_1_real_i[10] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[10]
data_1_real_i[11] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[11]
data_1_real_i[12] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[12]
data_1_real_i[13] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[13]
data_1_real_i[14] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[14]
data_1_real_i[15] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_0_in[15]
data_2_real_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[0]
data_2_real_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[1]
data_2_real_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[2]
data_2_real_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[3]
data_2_real_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[4]
data_2_real_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[5]
data_2_real_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[6]
data_2_real_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[7]
data_2_real_i[8] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[8]
data_2_real_i[9] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[9]
data_2_real_i[10] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[10]
data_2_real_i[11] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[11]
data_2_real_i[12] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[12]
data_2_real_i[13] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[13]
data_2_real_i[14] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[14]
data_2_real_i[15] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_1_in[15]
data_3_real_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[0]
data_3_real_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[1]
data_3_real_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[2]
data_3_real_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[3]
data_3_real_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[4]
data_3_real_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[5]
data_3_real_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[6]
data_3_real_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[7]
data_3_real_i[8] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[8]
data_3_real_i[9] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[9]
data_3_real_i[10] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[10]
data_3_real_i[11] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[11]
data_3_real_i[12] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[12]
data_3_real_i[13] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[13]
data_3_real_i[14] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[14]
data_3_real_i[15] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_2_in[15]
data_4_real_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[0]
data_4_real_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[1]
data_4_real_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[2]
data_4_real_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[3]
data_4_real_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[4]
data_4_real_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[5]
data_4_real_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[6]
data_4_real_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[7]
data_4_real_i[8] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[8]
data_4_real_i[9] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[9]
data_4_real_i[10] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[10]
data_4_real_i[11] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[11]
data_4_real_i[12] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[12]
data_4_real_i[13] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[13]
data_4_real_i[14] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[14]
data_4_real_i[15] => asj_fft_bfp_i:gen_disc:bfp_scale.real_bfp_3_in[15]
data_1_imag_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[0]
data_1_imag_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[1]
data_1_imag_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[2]
data_1_imag_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[3]
data_1_imag_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[4]
data_1_imag_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[5]
data_1_imag_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[6]
data_1_imag_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[7]
data_1_imag_i[8] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[8]
data_1_imag_i[9] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[9]
data_1_imag_i[10] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[10]
data_1_imag_i[11] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[11]
data_1_imag_i[12] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[12]
data_1_imag_i[13] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[13]
data_1_imag_i[14] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[14]
data_1_imag_i[15] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_0_in[15]
data_2_imag_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[0]
data_2_imag_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[1]
data_2_imag_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[2]
data_2_imag_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[3]
data_2_imag_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[4]
data_2_imag_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[5]
data_2_imag_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[6]
data_2_imag_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[7]
data_2_imag_i[8] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[8]
data_2_imag_i[9] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[9]
data_2_imag_i[10] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[10]
data_2_imag_i[11] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[11]
data_2_imag_i[12] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[12]
data_2_imag_i[13] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[13]
data_2_imag_i[14] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[14]
data_2_imag_i[15] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_1_in[15]
data_3_imag_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[0]
data_3_imag_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[1]
data_3_imag_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[2]
data_3_imag_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[3]
data_3_imag_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[4]
data_3_imag_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[5]
data_3_imag_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[6]
data_3_imag_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[7]
data_3_imag_i[8] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[8]
data_3_imag_i[9] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[9]
data_3_imag_i[10] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[10]
data_3_imag_i[11] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[11]
data_3_imag_i[12] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[12]
data_3_imag_i[13] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[13]
data_3_imag_i[14] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[14]
data_3_imag_i[15] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_2_in[15]
data_4_imag_i[0] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[0]
data_4_imag_i[1] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[1]
data_4_imag_i[2] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[2]
data_4_imag_i[3] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[3]
data_4_imag_i[4] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[4]
data_4_imag_i[5] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[5]
data_4_imag_i[6] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[6]
data_4_imag_i[7] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[7]
data_4_imag_i[8] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[8]
data_4_imag_i[9] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[9]
data_4_imag_i[10] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[10]
data_4_imag_i[11] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[11]
data_4_imag_i[12] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[12]
data_4_imag_i[13] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[13]
data_4_imag_i[14] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[14]
data_4_imag_i[15] => asj_fft_bfp_i:gen_disc:bfp_scale.imag_bfp_3_in[15]
twid_1_real[0] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[0]
twid_1_real[1] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[1]
twid_1_real[2] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[2]
twid_1_real[3] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[3]
twid_1_real[4] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[4]
twid_1_real[5] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[5]
twid_1_real[6] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[6]
twid_1_real[7] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[7]
twid_1_real[8] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[8]
twid_1_real[9] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[9]
twid_1_real[10] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[10]
twid_1_real[11] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[11]
twid_1_real[12] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[12]
twid_1_real[13] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[13]
twid_1_real[14] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[14]
twid_1_real[15] => apn_fft_cmult_cpx2:gen_da2:cm1.datac[15]
twid_2_real[0] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[0]
twid_2_real[1] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[1]
twid_2_real[2] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[2]
twid_2_real[3] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[3]
twid_2_real[4] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[4]
twid_2_real[5] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[5]
twid_2_real[6] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[6]
twid_2_real[7] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[7]
twid_2_real[8] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[8]
twid_2_real[9] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[9]
twid_2_real[10] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[10]
twid_2_real[11] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[11]
twid_2_real[12] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[12]
twid_2_real[13] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[13]
twid_2_real[14] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[14]
twid_2_real[15] => apn_fft_cmult_cpx2:gen_da2:cm2.datac[15]
twid_3_real[0] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[0]
twid_3_real[1] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[1]
twid_3_real[2] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[2]
twid_3_real[3] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[3]
twid_3_real[4] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[4]
twid_3_real[5] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[5]
twid_3_real[6] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[6]
twid_3_real[7] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[7]
twid_3_real[8] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[8]
twid_3_real[9] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[9]
twid_3_real[10] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[10]
twid_3_real[11] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[11]
twid_3_real[12] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[12]
twid_3_real[13] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[13]
twid_3_real[14] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[14]
twid_3_real[15] => apn_fft_cmult_cpx2:gen_da2:cm3.datac[15]
twid_1_imag[0] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[0]
twid_1_imag[1] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[1]
twid_1_imag[2] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[2]
twid_1_imag[3] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[3]
twid_1_imag[4] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[4]
twid_1_imag[5] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[5]
twid_1_imag[6] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[6]
twid_1_imag[7] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[7]
twid_1_imag[8] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[8]
twid_1_imag[9] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[9]
twid_1_imag[10] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[10]
twid_1_imag[11] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[11]
twid_1_imag[12] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[12]
twid_1_imag[13] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[13]
twid_1_imag[14] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[14]
twid_1_imag[15] => apn_fft_cmult_cpx2:gen_da2:cm1.datad[15]
twid_2_imag[0] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[0]
twid_2_imag[1] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[1]
twid_2_imag[2] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[2]
twid_2_imag[3] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[3]
twid_2_imag[4] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[4]
twid_2_imag[5] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[5]
twid_2_imag[6] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[6]
twid_2_imag[7] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[7]
twid_2_imag[8] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[8]
twid_2_imag[9] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[9]
twid_2_imag[10] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[10]
twid_2_imag[11] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[11]
twid_2_imag[12] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[12]
twid_2_imag[13] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[13]
twid_2_imag[14] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[14]
twid_2_imag[15] => apn_fft_cmult_cpx2:gen_da2:cm2.datad[15]
twid_3_imag[0] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[0]
twid_3_imag[1] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[1]
twid_3_imag[2] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[2]
twid_3_imag[3] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[3]
twid_3_imag[4] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[4]
twid_3_imag[5] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[5]
twid_3_imag[6] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[6]
twid_3_imag[7] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[7]
twid_3_imag[8] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[8]
twid_3_imag[9] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[9]
twid_3_imag[10] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[10]
twid_3_imag[11] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[11]
twid_3_imag[12] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[12]
twid_3_imag[13] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[13]
twid_3_imag[14] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[14]
twid_3_imag[15] => apn_fft_cmult_cpx2:gen_da2:cm3.datad[15]
data_1_real_o[0] <= reg_no_twiddle[6][0][0].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[1] <= reg_no_twiddle[6][0][1].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[2] <= reg_no_twiddle[6][0][2].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[3] <= reg_no_twiddle[6][0][3].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[4] <= reg_no_twiddle[6][0][4].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[5] <= reg_no_twiddle[6][0][5].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[6] <= reg_no_twiddle[6][0][6].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[7] <= reg_no_twiddle[6][0][7].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[8] <= reg_no_twiddle[6][0][8].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[9] <= reg_no_twiddle[6][0][9].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[10] <= reg_no_twiddle[6][0][10].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[11] <= reg_no_twiddle[6][0][11].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[12] <= reg_no_twiddle[6][0][12].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[13] <= reg_no_twiddle[6][0][13].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[14] <= reg_no_twiddle[6][0][14].DB_MAX_OUTPUT_PORT_TYPE
data_1_real_o[15] <= reg_no_twiddle[6][0][15].DB_MAX_OUTPUT_PORT_TYPE
data_2_real_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[0]
data_2_real_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[1]
data_2_real_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[2]
data_2_real_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[3]
data_2_real_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[4]
data_2_real_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[5]
data_2_real_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[6]
data_2_real_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[7]
data_2_real_o[8] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[8]
data_2_real_o[9] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[9]
data_2_real_o[10] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[10]
data_2_real_o[11] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[11]
data_2_real_o[12] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[12]
data_2_real_o[13] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[13]
data_2_real_o[14] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[14]
data_2_real_o[15] <= apn_fft_cmult_cpx2:gen_da2:cm1.imag_out[15]
data_3_real_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[0]
data_3_real_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[1]
data_3_real_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[2]
data_3_real_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[3]
data_3_real_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[4]
data_3_real_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[5]
data_3_real_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[6]
data_3_real_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[7]
data_3_real_o[8] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[8]
data_3_real_o[9] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[9]
data_3_real_o[10] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[10]
data_3_real_o[11] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[11]
data_3_real_o[12] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[12]
data_3_real_o[13] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[13]
data_3_real_o[14] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[14]
data_3_real_o[15] <= apn_fft_cmult_cpx2:gen_da2:cm2.imag_out[15]
data_4_real_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[0]
data_4_real_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[1]
data_4_real_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[2]
data_4_real_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[3]
data_4_real_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[4]
data_4_real_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[5]
data_4_real_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[6]
data_4_real_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[7]
data_4_real_o[8] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[8]
data_4_real_o[9] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[9]
data_4_real_o[10] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[10]
data_4_real_o[11] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[11]
data_4_real_o[12] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[12]
data_4_real_o[13] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[13]
data_4_real_o[14] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[14]
data_4_real_o[15] <= apn_fft_cmult_cpx2:gen_da2:cm3.imag_out[15]
data_1_imag_o[0] <= reg_no_twiddle[6][1][0].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[1] <= reg_no_twiddle[6][1][1].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[2] <= reg_no_twiddle[6][1][2].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[3] <= reg_no_twiddle[6][1][3].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[4] <= reg_no_twiddle[6][1][4].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[5] <= reg_no_twiddle[6][1][5].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[6] <= reg_no_twiddle[6][1][6].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[7] <= reg_no_twiddle[6][1][7].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[8] <= reg_no_twiddle[6][1][8].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[9] <= reg_no_twiddle[6][1][9].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[10] <= reg_no_twiddle[6][1][10].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[11] <= reg_no_twiddle[6][1][11].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[12] <= reg_no_twiddle[6][1][12].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[13] <= reg_no_twiddle[6][1][13].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[14] <= reg_no_twiddle[6][1][14].DB_MAX_OUTPUT_PORT_TYPE
data_1_imag_o[15] <= reg_no_twiddle[6][1][15].DB_MAX_OUTPUT_PORT_TYPE
data_2_imag_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[0]
data_2_imag_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[1]
data_2_imag_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[2]
data_2_imag_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[3]
data_2_imag_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[4]
data_2_imag_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[5]
data_2_imag_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[6]
data_2_imag_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[7]
data_2_imag_o[8] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[8]
data_2_imag_o[9] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[9]
data_2_imag_o[10] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[10]
data_2_imag_o[11] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[11]
data_2_imag_o[12] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[12]
data_2_imag_o[13] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[13]
data_2_imag_o[14] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[14]
data_2_imag_o[15] <= apn_fft_cmult_cpx2:gen_da2:cm1.real_out[15]
data_3_imag_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[0]
data_3_imag_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[1]
data_3_imag_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[2]
data_3_imag_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[3]
data_3_imag_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[4]
data_3_imag_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[5]
data_3_imag_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[6]
data_3_imag_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[7]
data_3_imag_o[8] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[8]
data_3_imag_o[9] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[9]
data_3_imag_o[10] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[10]
data_3_imag_o[11] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[11]
data_3_imag_o[12] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[12]
data_3_imag_o[13] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[13]
data_3_imag_o[14] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[14]
data_3_imag_o[15] <= apn_fft_cmult_cpx2:gen_da2:cm2.real_out[15]
data_4_imag_o[0] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[0]
data_4_imag_o[1] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[1]
data_4_imag_o[2] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[2]
data_4_imag_o[3] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[3]
data_4_imag_o[4] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[4]
data_4_imag_o[5] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[5]
data_4_imag_o[6] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[6]
data_4_imag_o[7] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[7]
data_4_imag_o[8] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[8]
data_4_imag_o[9] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[9]
data_4_imag_o[10] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[10]
data_4_imag_o[11] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[11]
data_4_imag_o[12] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[12]
data_4_imag_o[13] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[13]
data_4_imag_o[14] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[14]
data_4_imag_o[15] <= apn_fft_cmult_cpx2:gen_da2:cm3.real_out[15]
alt_slb_o[0] <= asj_fft_bfp_o:gen_disc:bfp_detect.lut_out[0]
alt_slb_o[1] <= asj_fft_bfp_o:gen_disc:bfp_detect.lut_out[1]
alt_slb_o[2] <= asj_fft_bfp_o:gen_disc:bfp_detect.lut_out[2]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_7kj:auto_generated.dataa[0]
dataa[1] => add_sub_7kj:auto_generated.dataa[1]
dataa[2] => add_sub_7kj:auto_generated.dataa[2]
dataa[3] => add_sub_7kj:auto_generated.dataa[3]
dataa[4] => add_sub_7kj:auto_generated.dataa[4]
dataa[5] => add_sub_7kj:auto_generated.dataa[5]
dataa[6] => add_sub_7kj:auto_generated.dataa[6]
dataa[7] => add_sub_7kj:auto_generated.dataa[7]
dataa[8] => add_sub_7kj:auto_generated.dataa[8]
dataa[9] => add_sub_7kj:auto_generated.dataa[9]
dataa[10] => add_sub_7kj:auto_generated.dataa[10]
dataa[11] => add_sub_7kj:auto_generated.dataa[11]
dataa[12] => add_sub_7kj:auto_generated.dataa[12]
dataa[13] => add_sub_7kj:auto_generated.dataa[13]
dataa[14] => add_sub_7kj:auto_generated.dataa[14]
dataa[15] => add_sub_7kj:auto_generated.dataa[15]
dataa[16] => add_sub_7kj:auto_generated.dataa[16]
dataa[17] => add_sub_7kj:auto_generated.dataa[17]
dataa[18] => add_sub_7kj:auto_generated.dataa[18]
datab[0] => add_sub_7kj:auto_generated.datab[0]
datab[1] => add_sub_7kj:auto_generated.datab[1]
datab[2] => add_sub_7kj:auto_generated.datab[2]
datab[3] => add_sub_7kj:auto_generated.datab[3]
datab[4] => add_sub_7kj:auto_generated.datab[4]
datab[5] => add_sub_7kj:auto_generated.datab[5]
datab[6] => add_sub_7kj:auto_generated.datab[6]
datab[7] => add_sub_7kj:auto_generated.datab[7]
datab[8] => add_sub_7kj:auto_generated.datab[8]
datab[9] => add_sub_7kj:auto_generated.datab[9]
datab[10] => add_sub_7kj:auto_generated.datab[10]
datab[11] => add_sub_7kj:auto_generated.datab[11]
datab[12] => add_sub_7kj:auto_generated.datab[12]
datab[13] => add_sub_7kj:auto_generated.datab[13]
datab[14] => add_sub_7kj:auto_generated.datab[14]
datab[15] => add_sub_7kj:auto_generated.datab[15]
datab[16] => add_sub_7kj:auto_generated.datab[16]
datab[17] => add_sub_7kj:auto_generated.datab[17]
datab[18] => add_sub_7kj:auto_generated.datab[18]
cin => add_sub_7kj:auto_generated.cin
add_sub => add_sub_7kj:auto_generated.add_sub
clock => add_sub_7kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_7kj:auto_generated.clken
result[0] <= add_sub_7kj:auto_generated.result[0]
result[1] <= add_sub_7kj:auto_generated.result[1]
result[2] <= add_sub_7kj:auto_generated.result[2]
result[3] <= add_sub_7kj:auto_generated.result[3]
result[4] <= add_sub_7kj:auto_generated.result[4]
result[5] <= add_sub_7kj:auto_generated.result[5]
result[6] <= add_sub_7kj:auto_generated.result[6]
result[7] <= add_sub_7kj:auto_generated.result[7]
result[8] <= add_sub_7kj:auto_generated.result[8]
result[9] <= add_sub_7kj:auto_generated.result[9]
result[10] <= add_sub_7kj:auto_generated.result[10]
result[11] <= add_sub_7kj:auto_generated.result[11]
result[12] <= add_sub_7kj:auto_generated.result[12]
result[13] <= add_sub_7kj:auto_generated.result[13]
result[14] <= add_sub_7kj:auto_generated.result[14]
result[15] <= add_sub_7kj:auto_generated.result[15]
result[16] <= add_sub_7kj:auto_generated.result[16]
result[17] <= add_sub_7kj:auto_generated.result[17]
result[18] <= add_sub_7kj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_7kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_7kj:auto_generated.dataa[0]
dataa[1] => add_sub_7kj:auto_generated.dataa[1]
dataa[2] => add_sub_7kj:auto_generated.dataa[2]
dataa[3] => add_sub_7kj:auto_generated.dataa[3]
dataa[4] => add_sub_7kj:auto_generated.dataa[4]
dataa[5] => add_sub_7kj:auto_generated.dataa[5]
dataa[6] => add_sub_7kj:auto_generated.dataa[6]
dataa[7] => add_sub_7kj:auto_generated.dataa[7]
dataa[8] => add_sub_7kj:auto_generated.dataa[8]
dataa[9] => add_sub_7kj:auto_generated.dataa[9]
dataa[10] => add_sub_7kj:auto_generated.dataa[10]
dataa[11] => add_sub_7kj:auto_generated.dataa[11]
dataa[12] => add_sub_7kj:auto_generated.dataa[12]
dataa[13] => add_sub_7kj:auto_generated.dataa[13]
dataa[14] => add_sub_7kj:auto_generated.dataa[14]
dataa[15] => add_sub_7kj:auto_generated.dataa[15]
dataa[16] => add_sub_7kj:auto_generated.dataa[16]
dataa[17] => add_sub_7kj:auto_generated.dataa[17]
dataa[18] => add_sub_7kj:auto_generated.dataa[18]
datab[0] => add_sub_7kj:auto_generated.datab[0]
datab[1] => add_sub_7kj:auto_generated.datab[1]
datab[2] => add_sub_7kj:auto_generated.datab[2]
datab[3] => add_sub_7kj:auto_generated.datab[3]
datab[4] => add_sub_7kj:auto_generated.datab[4]
datab[5] => add_sub_7kj:auto_generated.datab[5]
datab[6] => add_sub_7kj:auto_generated.datab[6]
datab[7] => add_sub_7kj:auto_generated.datab[7]
datab[8] => add_sub_7kj:auto_generated.datab[8]
datab[9] => add_sub_7kj:auto_generated.datab[9]
datab[10] => add_sub_7kj:auto_generated.datab[10]
datab[11] => add_sub_7kj:auto_generated.datab[11]
datab[12] => add_sub_7kj:auto_generated.datab[12]
datab[13] => add_sub_7kj:auto_generated.datab[13]
datab[14] => add_sub_7kj:auto_generated.datab[14]
datab[15] => add_sub_7kj:auto_generated.datab[15]
datab[16] => add_sub_7kj:auto_generated.datab[16]
datab[17] => add_sub_7kj:auto_generated.datab[17]
datab[18] => add_sub_7kj:auto_generated.datab[18]
cin => add_sub_7kj:auto_generated.cin
add_sub => add_sub_7kj:auto_generated.add_sub
clock => add_sub_7kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_7kj:auto_generated.clken
result[0] <= add_sub_7kj:auto_generated.result[0]
result[1] <= add_sub_7kj:auto_generated.result[1]
result[2] <= add_sub_7kj:auto_generated.result[2]
result[3] <= add_sub_7kj:auto_generated.result[3]
result[4] <= add_sub_7kj:auto_generated.result[4]
result[5] <= add_sub_7kj:auto_generated.result[5]
result[6] <= add_sub_7kj:auto_generated.result[6]
result[7] <= add_sub_7kj:auto_generated.result[7]
result[8] <= add_sub_7kj:auto_generated.result[8]
result[9] <= add_sub_7kj:auto_generated.result[9]
result[10] <= add_sub_7kj:auto_generated.result[10]
result[11] <= add_sub_7kj:auto_generated.result[11]
result[12] <= add_sub_7kj:auto_generated.result[12]
result[13] <= add_sub_7kj:auto_generated.result[13]
result[14] <= add_sub_7kj:auto_generated.result[14]
result[15] <= add_sub_7kj:auto_generated.result[15]
result[16] <= add_sub_7kj:auto_generated.result[16]
result[17] <= add_sub_7kj:auto_generated.result[17]
result[18] <= add_sub_7kj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:0:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_7kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_7kj:auto_generated.dataa[0]
dataa[1] => add_sub_7kj:auto_generated.dataa[1]
dataa[2] => add_sub_7kj:auto_generated.dataa[2]
dataa[3] => add_sub_7kj:auto_generated.dataa[3]
dataa[4] => add_sub_7kj:auto_generated.dataa[4]
dataa[5] => add_sub_7kj:auto_generated.dataa[5]
dataa[6] => add_sub_7kj:auto_generated.dataa[6]
dataa[7] => add_sub_7kj:auto_generated.dataa[7]
dataa[8] => add_sub_7kj:auto_generated.dataa[8]
dataa[9] => add_sub_7kj:auto_generated.dataa[9]
dataa[10] => add_sub_7kj:auto_generated.dataa[10]
dataa[11] => add_sub_7kj:auto_generated.dataa[11]
dataa[12] => add_sub_7kj:auto_generated.dataa[12]
dataa[13] => add_sub_7kj:auto_generated.dataa[13]
dataa[14] => add_sub_7kj:auto_generated.dataa[14]
dataa[15] => add_sub_7kj:auto_generated.dataa[15]
dataa[16] => add_sub_7kj:auto_generated.dataa[16]
dataa[17] => add_sub_7kj:auto_generated.dataa[17]
dataa[18] => add_sub_7kj:auto_generated.dataa[18]
datab[0] => add_sub_7kj:auto_generated.datab[0]
datab[1] => add_sub_7kj:auto_generated.datab[1]
datab[2] => add_sub_7kj:auto_generated.datab[2]
datab[3] => add_sub_7kj:auto_generated.datab[3]
datab[4] => add_sub_7kj:auto_generated.datab[4]
datab[5] => add_sub_7kj:auto_generated.datab[5]
datab[6] => add_sub_7kj:auto_generated.datab[6]
datab[7] => add_sub_7kj:auto_generated.datab[7]
datab[8] => add_sub_7kj:auto_generated.datab[8]
datab[9] => add_sub_7kj:auto_generated.datab[9]
datab[10] => add_sub_7kj:auto_generated.datab[10]
datab[11] => add_sub_7kj:auto_generated.datab[11]
datab[12] => add_sub_7kj:auto_generated.datab[12]
datab[13] => add_sub_7kj:auto_generated.datab[13]
datab[14] => add_sub_7kj:auto_generated.datab[14]
datab[15] => add_sub_7kj:auto_generated.datab[15]
datab[16] => add_sub_7kj:auto_generated.datab[16]
datab[17] => add_sub_7kj:auto_generated.datab[17]
datab[18] => add_sub_7kj:auto_generated.datab[18]
cin => add_sub_7kj:auto_generated.cin
add_sub => add_sub_7kj:auto_generated.add_sub
clock => add_sub_7kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_7kj:auto_generated.clken
result[0] <= add_sub_7kj:auto_generated.result[0]
result[1] <= add_sub_7kj:auto_generated.result[1]
result[2] <= add_sub_7kj:auto_generated.result[2]
result[3] <= add_sub_7kj:auto_generated.result[3]
result[4] <= add_sub_7kj:auto_generated.result[4]
result[5] <= add_sub_7kj:auto_generated.result[5]
result[6] <= add_sub_7kj:auto_generated.result[6]
result[7] <= add_sub_7kj:auto_generated.result[7]
result[8] <= add_sub_7kj:auto_generated.result[8]
result[9] <= add_sub_7kj:auto_generated.result[9]
result[10] <= add_sub_7kj:auto_generated.result[10]
result[11] <= add_sub_7kj:auto_generated.result[11]
result[12] <= add_sub_7kj:auto_generated.result[12]
result[13] <= add_sub_7kj:auto_generated.result[13]
result[14] <= add_sub_7kj:auto_generated.result[14]
result[15] <= add_sub_7kj:auto_generated.result[15]
result[16] <= add_sub_7kj:auto_generated.result[16]
result[17] <= add_sub_7kj:auto_generated.result[17]
result[18] <= add_sub_7kj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_7kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_7kj:auto_generated.dataa[0]
dataa[1] => add_sub_7kj:auto_generated.dataa[1]
dataa[2] => add_sub_7kj:auto_generated.dataa[2]
dataa[3] => add_sub_7kj:auto_generated.dataa[3]
dataa[4] => add_sub_7kj:auto_generated.dataa[4]
dataa[5] => add_sub_7kj:auto_generated.dataa[5]
dataa[6] => add_sub_7kj:auto_generated.dataa[6]
dataa[7] => add_sub_7kj:auto_generated.dataa[7]
dataa[8] => add_sub_7kj:auto_generated.dataa[8]
dataa[9] => add_sub_7kj:auto_generated.dataa[9]
dataa[10] => add_sub_7kj:auto_generated.dataa[10]
dataa[11] => add_sub_7kj:auto_generated.dataa[11]
dataa[12] => add_sub_7kj:auto_generated.dataa[12]
dataa[13] => add_sub_7kj:auto_generated.dataa[13]
dataa[14] => add_sub_7kj:auto_generated.dataa[14]
dataa[15] => add_sub_7kj:auto_generated.dataa[15]
dataa[16] => add_sub_7kj:auto_generated.dataa[16]
dataa[17] => add_sub_7kj:auto_generated.dataa[17]
dataa[18] => add_sub_7kj:auto_generated.dataa[18]
datab[0] => add_sub_7kj:auto_generated.datab[0]
datab[1] => add_sub_7kj:auto_generated.datab[1]
datab[2] => add_sub_7kj:auto_generated.datab[2]
datab[3] => add_sub_7kj:auto_generated.datab[3]
datab[4] => add_sub_7kj:auto_generated.datab[4]
datab[5] => add_sub_7kj:auto_generated.datab[5]
datab[6] => add_sub_7kj:auto_generated.datab[6]
datab[7] => add_sub_7kj:auto_generated.datab[7]
datab[8] => add_sub_7kj:auto_generated.datab[8]
datab[9] => add_sub_7kj:auto_generated.datab[9]
datab[10] => add_sub_7kj:auto_generated.datab[10]
datab[11] => add_sub_7kj:auto_generated.datab[11]
datab[12] => add_sub_7kj:auto_generated.datab[12]
datab[13] => add_sub_7kj:auto_generated.datab[13]
datab[14] => add_sub_7kj:auto_generated.datab[14]
datab[15] => add_sub_7kj:auto_generated.datab[15]
datab[16] => add_sub_7kj:auto_generated.datab[16]
datab[17] => add_sub_7kj:auto_generated.datab[17]
datab[18] => add_sub_7kj:auto_generated.datab[18]
cin => add_sub_7kj:auto_generated.cin
add_sub => add_sub_7kj:auto_generated.add_sub
clock => add_sub_7kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_7kj:auto_generated.clken
result[0] <= add_sub_7kj:auto_generated.result[0]
result[1] <= add_sub_7kj:auto_generated.result[1]
result[2] <= add_sub_7kj:auto_generated.result[2]
result[3] <= add_sub_7kj:auto_generated.result[3]
result[4] <= add_sub_7kj:auto_generated.result[4]
result[5] <= add_sub_7kj:auto_generated.result[5]
result[6] <= add_sub_7kj:auto_generated.result[6]
result[7] <= add_sub_7kj:auto_generated.result[7]
result[8] <= add_sub_7kj:auto_generated.result[8]
result[9] <= add_sub_7kj:auto_generated.result[9]
result[10] <= add_sub_7kj:auto_generated.result[10]
result[11] <= add_sub_7kj:auto_generated.result[11]
result[12] <= add_sub_7kj:auto_generated.result[12]
result[13] <= add_sub_7kj:auto_generated.result[13]
result[14] <= add_sub_7kj:auto_generated.result[14]
result[15] <= add_sub_7kj:auto_generated.result[15]
result[16] <= add_sub_7kj:auto_generated.result[16]
result[17] <= add_sub_7kj:auto_generated.result[17]
result[18] <= add_sub_7kj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:1:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_7kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_7kj:auto_generated.dataa[0]
dataa[1] => add_sub_7kj:auto_generated.dataa[1]
dataa[2] => add_sub_7kj:auto_generated.dataa[2]
dataa[3] => add_sub_7kj:auto_generated.dataa[3]
dataa[4] => add_sub_7kj:auto_generated.dataa[4]
dataa[5] => add_sub_7kj:auto_generated.dataa[5]
dataa[6] => add_sub_7kj:auto_generated.dataa[6]
dataa[7] => add_sub_7kj:auto_generated.dataa[7]
dataa[8] => add_sub_7kj:auto_generated.dataa[8]
dataa[9] => add_sub_7kj:auto_generated.dataa[9]
dataa[10] => add_sub_7kj:auto_generated.dataa[10]
dataa[11] => add_sub_7kj:auto_generated.dataa[11]
dataa[12] => add_sub_7kj:auto_generated.dataa[12]
dataa[13] => add_sub_7kj:auto_generated.dataa[13]
dataa[14] => add_sub_7kj:auto_generated.dataa[14]
dataa[15] => add_sub_7kj:auto_generated.dataa[15]
dataa[16] => add_sub_7kj:auto_generated.dataa[16]
dataa[17] => add_sub_7kj:auto_generated.dataa[17]
dataa[18] => add_sub_7kj:auto_generated.dataa[18]
datab[0] => add_sub_7kj:auto_generated.datab[0]
datab[1] => add_sub_7kj:auto_generated.datab[1]
datab[2] => add_sub_7kj:auto_generated.datab[2]
datab[3] => add_sub_7kj:auto_generated.datab[3]
datab[4] => add_sub_7kj:auto_generated.datab[4]
datab[5] => add_sub_7kj:auto_generated.datab[5]
datab[6] => add_sub_7kj:auto_generated.datab[6]
datab[7] => add_sub_7kj:auto_generated.datab[7]
datab[8] => add_sub_7kj:auto_generated.datab[8]
datab[9] => add_sub_7kj:auto_generated.datab[9]
datab[10] => add_sub_7kj:auto_generated.datab[10]
datab[11] => add_sub_7kj:auto_generated.datab[11]
datab[12] => add_sub_7kj:auto_generated.datab[12]
datab[13] => add_sub_7kj:auto_generated.datab[13]
datab[14] => add_sub_7kj:auto_generated.datab[14]
datab[15] => add_sub_7kj:auto_generated.datab[15]
datab[16] => add_sub_7kj:auto_generated.datab[16]
datab[17] => add_sub_7kj:auto_generated.datab[17]
datab[18] => add_sub_7kj:auto_generated.datab[18]
cin => add_sub_7kj:auto_generated.cin
add_sub => add_sub_7kj:auto_generated.add_sub
clock => add_sub_7kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_7kj:auto_generated.clken
result[0] <= add_sub_7kj:auto_generated.result[0]
result[1] <= add_sub_7kj:auto_generated.result[1]
result[2] <= add_sub_7kj:auto_generated.result[2]
result[3] <= add_sub_7kj:auto_generated.result[3]
result[4] <= add_sub_7kj:auto_generated.result[4]
result[5] <= add_sub_7kj:auto_generated.result[5]
result[6] <= add_sub_7kj:auto_generated.result[6]
result[7] <= add_sub_7kj:auto_generated.result[7]
result[8] <= add_sub_7kj:auto_generated.result[8]
result[9] <= add_sub_7kj:auto_generated.result[9]
result[10] <= add_sub_7kj:auto_generated.result[10]
result[11] <= add_sub_7kj:auto_generated.result[11]
result[12] <= add_sub_7kj:auto_generated.result[12]
result[13] <= add_sub_7kj:auto_generated.result[13]
result[14] <= add_sub_7kj:auto_generated.result[14]
result[15] <= add_sub_7kj:auto_generated.result[15]
result[16] <= add_sub_7kj:auto_generated.result[16]
result[17] <= add_sub_7kj:auto_generated.result[17]
result[18] <= add_sub_7kj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_7kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_7kj:auto_generated.dataa[0]
dataa[1] => add_sub_7kj:auto_generated.dataa[1]
dataa[2] => add_sub_7kj:auto_generated.dataa[2]
dataa[3] => add_sub_7kj:auto_generated.dataa[3]
dataa[4] => add_sub_7kj:auto_generated.dataa[4]
dataa[5] => add_sub_7kj:auto_generated.dataa[5]
dataa[6] => add_sub_7kj:auto_generated.dataa[6]
dataa[7] => add_sub_7kj:auto_generated.dataa[7]
dataa[8] => add_sub_7kj:auto_generated.dataa[8]
dataa[9] => add_sub_7kj:auto_generated.dataa[9]
dataa[10] => add_sub_7kj:auto_generated.dataa[10]
dataa[11] => add_sub_7kj:auto_generated.dataa[11]
dataa[12] => add_sub_7kj:auto_generated.dataa[12]
dataa[13] => add_sub_7kj:auto_generated.dataa[13]
dataa[14] => add_sub_7kj:auto_generated.dataa[14]
dataa[15] => add_sub_7kj:auto_generated.dataa[15]
dataa[16] => add_sub_7kj:auto_generated.dataa[16]
dataa[17] => add_sub_7kj:auto_generated.dataa[17]
dataa[18] => add_sub_7kj:auto_generated.dataa[18]
datab[0] => add_sub_7kj:auto_generated.datab[0]
datab[1] => add_sub_7kj:auto_generated.datab[1]
datab[2] => add_sub_7kj:auto_generated.datab[2]
datab[3] => add_sub_7kj:auto_generated.datab[3]
datab[4] => add_sub_7kj:auto_generated.datab[4]
datab[5] => add_sub_7kj:auto_generated.datab[5]
datab[6] => add_sub_7kj:auto_generated.datab[6]
datab[7] => add_sub_7kj:auto_generated.datab[7]
datab[8] => add_sub_7kj:auto_generated.datab[8]
datab[9] => add_sub_7kj:auto_generated.datab[9]
datab[10] => add_sub_7kj:auto_generated.datab[10]
datab[11] => add_sub_7kj:auto_generated.datab[11]
datab[12] => add_sub_7kj:auto_generated.datab[12]
datab[13] => add_sub_7kj:auto_generated.datab[13]
datab[14] => add_sub_7kj:auto_generated.datab[14]
datab[15] => add_sub_7kj:auto_generated.datab[15]
datab[16] => add_sub_7kj:auto_generated.datab[16]
datab[17] => add_sub_7kj:auto_generated.datab[17]
datab[18] => add_sub_7kj:auto_generated.datab[18]
cin => add_sub_7kj:auto_generated.cin
add_sub => add_sub_7kj:auto_generated.add_sub
clock => add_sub_7kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_7kj:auto_generated.clken
result[0] <= add_sub_7kj:auto_generated.result[0]
result[1] <= add_sub_7kj:auto_generated.result[1]
result[2] <= add_sub_7kj:auto_generated.result[2]
result[3] <= add_sub_7kj:auto_generated.result[3]
result[4] <= add_sub_7kj:auto_generated.result[4]
result[5] <= add_sub_7kj:auto_generated.result[5]
result[6] <= add_sub_7kj:auto_generated.result[6]
result[7] <= add_sub_7kj:auto_generated.result[7]
result[8] <= add_sub_7kj:auto_generated.result[8]
result[9] <= add_sub_7kj:auto_generated.result[9]
result[10] <= add_sub_7kj:auto_generated.result[10]
result[11] <= add_sub_7kj:auto_generated.result[11]
result[12] <= add_sub_7kj:auto_generated.result[12]
result[13] <= add_sub_7kj:auto_generated.result[13]
result[14] <= add_sub_7kj:auto_generated.result[14]
result[15] <= add_sub_7kj:auto_generated.result[15]
result[16] <= add_sub_7kj:auto_generated.result[16]
result[17] <= add_sub_7kj:auto_generated.result[17]
result[18] <= add_sub_7kj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:2:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_7kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_7kj:auto_generated.dataa[0]
dataa[1] => add_sub_7kj:auto_generated.dataa[1]
dataa[2] => add_sub_7kj:auto_generated.dataa[2]
dataa[3] => add_sub_7kj:auto_generated.dataa[3]
dataa[4] => add_sub_7kj:auto_generated.dataa[4]
dataa[5] => add_sub_7kj:auto_generated.dataa[5]
dataa[6] => add_sub_7kj:auto_generated.dataa[6]
dataa[7] => add_sub_7kj:auto_generated.dataa[7]
dataa[8] => add_sub_7kj:auto_generated.dataa[8]
dataa[9] => add_sub_7kj:auto_generated.dataa[9]
dataa[10] => add_sub_7kj:auto_generated.dataa[10]
dataa[11] => add_sub_7kj:auto_generated.dataa[11]
dataa[12] => add_sub_7kj:auto_generated.dataa[12]
dataa[13] => add_sub_7kj:auto_generated.dataa[13]
dataa[14] => add_sub_7kj:auto_generated.dataa[14]
dataa[15] => add_sub_7kj:auto_generated.dataa[15]
dataa[16] => add_sub_7kj:auto_generated.dataa[16]
dataa[17] => add_sub_7kj:auto_generated.dataa[17]
dataa[18] => add_sub_7kj:auto_generated.dataa[18]
datab[0] => add_sub_7kj:auto_generated.datab[0]
datab[1] => add_sub_7kj:auto_generated.datab[1]
datab[2] => add_sub_7kj:auto_generated.datab[2]
datab[3] => add_sub_7kj:auto_generated.datab[3]
datab[4] => add_sub_7kj:auto_generated.datab[4]
datab[5] => add_sub_7kj:auto_generated.datab[5]
datab[6] => add_sub_7kj:auto_generated.datab[6]
datab[7] => add_sub_7kj:auto_generated.datab[7]
datab[8] => add_sub_7kj:auto_generated.datab[8]
datab[9] => add_sub_7kj:auto_generated.datab[9]
datab[10] => add_sub_7kj:auto_generated.datab[10]
datab[11] => add_sub_7kj:auto_generated.datab[11]
datab[12] => add_sub_7kj:auto_generated.datab[12]
datab[13] => add_sub_7kj:auto_generated.datab[13]
datab[14] => add_sub_7kj:auto_generated.datab[14]
datab[15] => add_sub_7kj:auto_generated.datab[15]
datab[16] => add_sub_7kj:auto_generated.datab[16]
datab[17] => add_sub_7kj:auto_generated.datab[17]
datab[18] => add_sub_7kj:auto_generated.datab[18]
cin => add_sub_7kj:auto_generated.cin
add_sub => add_sub_7kj:auto_generated.add_sub
clock => add_sub_7kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_7kj:auto_generated.clken
result[0] <= add_sub_7kj:auto_generated.result[0]
result[1] <= add_sub_7kj:auto_generated.result[1]
result[2] <= add_sub_7kj:auto_generated.result[2]
result[3] <= add_sub_7kj:auto_generated.result[3]
result[4] <= add_sub_7kj:auto_generated.result[4]
result[5] <= add_sub_7kj:auto_generated.result[5]
result[6] <= add_sub_7kj:auto_generated.result[6]
result[7] <= add_sub_7kj:auto_generated.result[7]
result[8] <= add_sub_7kj:auto_generated.result[8]
result[9] <= add_sub_7kj:auto_generated.result[9]
result[10] <= add_sub_7kj:auto_generated.result[10]
result[11] <= add_sub_7kj:auto_generated.result[11]
result[12] <= add_sub_7kj:auto_generated.result[12]
result[13] <= add_sub_7kj:auto_generated.result[13]
result[14] <= add_sub_7kj:auto_generated.result[14]
result[15] <= add_sub_7kj:auto_generated.result[15]
result[16] <= add_sub_7kj:auto_generated.result[16]
result[17] <= add_sub_7kj:auto_generated.result[17]
result[18] <= add_sub_7kj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_7kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_7kj:auto_generated.dataa[0]
dataa[1] => add_sub_7kj:auto_generated.dataa[1]
dataa[2] => add_sub_7kj:auto_generated.dataa[2]
dataa[3] => add_sub_7kj:auto_generated.dataa[3]
dataa[4] => add_sub_7kj:auto_generated.dataa[4]
dataa[5] => add_sub_7kj:auto_generated.dataa[5]
dataa[6] => add_sub_7kj:auto_generated.dataa[6]
dataa[7] => add_sub_7kj:auto_generated.dataa[7]
dataa[8] => add_sub_7kj:auto_generated.dataa[8]
dataa[9] => add_sub_7kj:auto_generated.dataa[9]
dataa[10] => add_sub_7kj:auto_generated.dataa[10]
dataa[11] => add_sub_7kj:auto_generated.dataa[11]
dataa[12] => add_sub_7kj:auto_generated.dataa[12]
dataa[13] => add_sub_7kj:auto_generated.dataa[13]
dataa[14] => add_sub_7kj:auto_generated.dataa[14]
dataa[15] => add_sub_7kj:auto_generated.dataa[15]
dataa[16] => add_sub_7kj:auto_generated.dataa[16]
dataa[17] => add_sub_7kj:auto_generated.dataa[17]
dataa[18] => add_sub_7kj:auto_generated.dataa[18]
datab[0] => add_sub_7kj:auto_generated.datab[0]
datab[1] => add_sub_7kj:auto_generated.datab[1]
datab[2] => add_sub_7kj:auto_generated.datab[2]
datab[3] => add_sub_7kj:auto_generated.datab[3]
datab[4] => add_sub_7kj:auto_generated.datab[4]
datab[5] => add_sub_7kj:auto_generated.datab[5]
datab[6] => add_sub_7kj:auto_generated.datab[6]
datab[7] => add_sub_7kj:auto_generated.datab[7]
datab[8] => add_sub_7kj:auto_generated.datab[8]
datab[9] => add_sub_7kj:auto_generated.datab[9]
datab[10] => add_sub_7kj:auto_generated.datab[10]
datab[11] => add_sub_7kj:auto_generated.datab[11]
datab[12] => add_sub_7kj:auto_generated.datab[12]
datab[13] => add_sub_7kj:auto_generated.datab[13]
datab[14] => add_sub_7kj:auto_generated.datab[14]
datab[15] => add_sub_7kj:auto_generated.datab[15]
datab[16] => add_sub_7kj:auto_generated.datab[16]
datab[17] => add_sub_7kj:auto_generated.datab[17]
datab[18] => add_sub_7kj:auto_generated.datab[18]
cin => add_sub_7kj:auto_generated.cin
add_sub => add_sub_7kj:auto_generated.add_sub
clock => add_sub_7kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_7kj:auto_generated.clken
result[0] <= add_sub_7kj:auto_generated.result[0]
result[1] <= add_sub_7kj:auto_generated.result[1]
result[2] <= add_sub_7kj:auto_generated.result[2]
result[3] <= add_sub_7kj:auto_generated.result[3]
result[4] <= add_sub_7kj:auto_generated.result[4]
result[5] <= add_sub_7kj:auto_generated.result[5]
result[6] <= add_sub_7kj:auto_generated.result[6]
result[7] <= add_sub_7kj:auto_generated.result[7]
result[8] <= add_sub_7kj:auto_generated.result[8]
result[9] <= add_sub_7kj:auto_generated.result[9]
result[10] <= add_sub_7kj:auto_generated.result[10]
result[11] <= add_sub_7kj:auto_generated.result[11]
result[12] <= add_sub_7kj:auto_generated.result[12]
result[13] <= add_sub_7kj:auto_generated.result[13]
result[14] <= add_sub_7kj:auto_generated.result[14]
result[15] <= add_sub_7kj:auto_generated.result[15]
result[16] <= add_sub_7kj:auto_generated.result[16]
result[17] <= add_sub_7kj:auto_generated.result[17]
result[18] <= add_sub_7kj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_pround:\gen_full_rnd:gen_rounding_blk:3:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_7kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_tdl_bit:\gen_disc:delay_next_pass
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect
global_clock_enable => asj_fft_tdl_bit_rst:gen_blk_float:gen_b:delay_next_pass.global_clock_enable
global_clock_enable => sdetd.DISABLE.OUTPUTSELECT
global_clock_enable => sdetd.SLBI.OUTPUTSELECT
global_clock_enable => sdetd.GBLK.OUTPUTSELECT
global_clock_enable => sdetd.ENABLE.OUTPUTSELECT
global_clock_enable => sdetd.BLOCK_READY.OUTPUTSELECT
global_clock_enable => sdetd.IDLE.OUTPUTSELECT
global_clock_enable => asj_fft_tdl_bit_rst:gen_blk_float:gen_b:delay_next_blk.global_clock_enable
global_clock_enable => del_np_cnt[4].ENA
global_clock_enable => del_np_cnt[3].ENA
global_clock_enable => del_np_cnt[2].ENA
global_clock_enable => del_np_cnt[1].ENA
global_clock_enable => del_np_cnt[0].ENA
global_clock_enable => gain_lut_8pts[3].ENA
global_clock_enable => gain_lut_8pts[2].ENA
global_clock_enable => gain_lut_8pts[1].ENA
global_clock_enable => gain_lut_8pts[0].ENA
global_clock_enable => gain_lut_blk[3].ENA
global_clock_enable => gain_lut_blk[2].ENA
global_clock_enable => gain_lut_blk[1].ENA
global_clock_enable => gain_lut_blk[0].ENA
global_clock_enable => slb_i[3].ENA
global_clock_enable => slb_i[2].ENA
global_clock_enable => slb_i[1].ENA
global_clock_enable => slb_i[0].ENA
clk => asj_fft_tdl_bit_rst:gen_blk_float:gen_b:delay_next_pass.clk
clk => slb_i[0].CLK
clk => slb_i[1].CLK
clk => slb_i[2].CLK
clk => slb_i[3].CLK
clk => gain_lut_blk[0].CLK
clk => gain_lut_blk[1].CLK
clk => gain_lut_blk[2].CLK
clk => gain_lut_blk[3].CLK
clk => gain_lut_8pts[0].CLK
clk => gain_lut_8pts[1].CLK
clk => gain_lut_8pts[2].CLK
clk => gain_lut_8pts[3].CLK
clk => del_np_cnt[0].CLK
clk => del_np_cnt[1].CLK
clk => del_np_cnt[2].CLK
clk => del_np_cnt[3].CLK
clk => del_np_cnt[4].CLK
clk => asj_fft_tdl_bit_rst:gen_blk_float:gen_b:delay_next_blk.clk
clk => sdetd~1.DATAIN
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => sdetd.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => lut_out_tmp.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst:gen_blk_float:gen_b:delay_next_pass.reset
reset => sdetd.IDLE.DATAB
reset => asj_fft_tdl_bit_rst:gen_blk_float:gen_b:delay_next_blk.reset
next_pass => asj_fft_tdl_bit_rst:gen_blk_float:gen_b:delay_next_pass.data_in
data_rdy => ~NO_FANOUT~
next_blk => asj_fft_tdl_bit_rst:gen_blk_float:gen_b:delay_next_blk.data_in
blk_done => ~NO_FANOUT~
gain_in_1pt[0] => ~NO_FANOUT~
gain_in_1pt[1] => ~NO_FANOUT~
gain_in_1pt[2] => ~NO_FANOUT~
gain_in_1pt[3] => ~NO_FANOUT~
real_bfp_0_in[0] => ~NO_FANOUT~
real_bfp_0_in[1] => ~NO_FANOUT~
real_bfp_0_in[2] => ~NO_FANOUT~
real_bfp_0_in[3] => ~NO_FANOUT~
real_bfp_0_in[4] => ~NO_FANOUT~
real_bfp_0_in[5] => ~NO_FANOUT~
real_bfp_0_in[6] => ~NO_FANOUT~
real_bfp_0_in[7] => ~NO_FANOUT~
real_bfp_0_in[8] => ~NO_FANOUT~
real_bfp_0_in[9] => ~NO_FANOUT~
real_bfp_0_in[10] => ~NO_FANOUT~
real_bfp_0_in[11] => rail_p_r[0][0].IN0
real_bfp_0_in[11] => rail_n_r[0][0].IN0
real_bfp_0_in[12] => rail_p_r[0][1].IN0
real_bfp_0_in[12] => rail_n_r[0][1].IN0
real_bfp_0_in[13] => rail_p_r[0][2].IN0
real_bfp_0_in[13] => rail_n_r[0][2].IN0
real_bfp_0_in[14] => rail_p_r[0][3].IN0
real_bfp_0_in[14] => rail_n_r[0][3].IN0
real_bfp_0_in[15] => rail_p_r[0][3].IN1
real_bfp_0_in[15] => rail_n_r[0][3].IN1
real_bfp_0_in[15] => rail_p_r[0][2].IN1
real_bfp_0_in[15] => rail_n_r[0][2].IN1
real_bfp_0_in[15] => rail_p_r[0][1].IN1
real_bfp_0_in[15] => rail_n_r[0][1].IN1
real_bfp_0_in[15] => rail_p_r[0][0].IN1
real_bfp_0_in[15] => rail_n_r[0][0].IN1
real_bfp_1_in[0] => ~NO_FANOUT~
real_bfp_1_in[1] => ~NO_FANOUT~
real_bfp_1_in[2] => ~NO_FANOUT~
real_bfp_1_in[3] => ~NO_FANOUT~
real_bfp_1_in[4] => ~NO_FANOUT~
real_bfp_1_in[5] => ~NO_FANOUT~
real_bfp_1_in[6] => ~NO_FANOUT~
real_bfp_1_in[7] => ~NO_FANOUT~
real_bfp_1_in[8] => ~NO_FANOUT~
real_bfp_1_in[9] => ~NO_FANOUT~
real_bfp_1_in[10] => ~NO_FANOUT~
real_bfp_1_in[11] => rail_p_r[1][0].IN0
real_bfp_1_in[11] => rail_n_r[1][0].IN0
real_bfp_1_in[12] => rail_p_r[1][1].IN0
real_bfp_1_in[12] => rail_n_r[1][1].IN0
real_bfp_1_in[13] => rail_p_r[1][2].IN0
real_bfp_1_in[13] => rail_n_r[1][2].IN0
real_bfp_1_in[14] => rail_p_r[1][3].IN0
real_bfp_1_in[14] => rail_n_r[1][3].IN0
real_bfp_1_in[15] => rail_p_r[1][3].IN1
real_bfp_1_in[15] => rail_n_r[1][3].IN1
real_bfp_1_in[15] => rail_p_r[1][2].IN1
real_bfp_1_in[15] => rail_n_r[1][2].IN1
real_bfp_1_in[15] => rail_p_r[1][1].IN1
real_bfp_1_in[15] => rail_n_r[1][1].IN1
real_bfp_1_in[15] => rail_p_r[1][0].IN1
real_bfp_1_in[15] => rail_n_r[1][0].IN1
real_bfp_2_in[0] => ~NO_FANOUT~
real_bfp_2_in[1] => ~NO_FANOUT~
real_bfp_2_in[2] => ~NO_FANOUT~
real_bfp_2_in[3] => ~NO_FANOUT~
real_bfp_2_in[4] => ~NO_FANOUT~
real_bfp_2_in[5] => ~NO_FANOUT~
real_bfp_2_in[6] => ~NO_FANOUT~
real_bfp_2_in[7] => ~NO_FANOUT~
real_bfp_2_in[8] => ~NO_FANOUT~
real_bfp_2_in[9] => ~NO_FANOUT~
real_bfp_2_in[10] => ~NO_FANOUT~
real_bfp_2_in[11] => rail_p_r[2][0].IN0
real_bfp_2_in[11] => rail_n_r[2][0].IN0
real_bfp_2_in[12] => rail_p_r[2][1].IN0
real_bfp_2_in[12] => rail_n_r[2][1].IN0
real_bfp_2_in[13] => rail_p_r[2][2].IN0
real_bfp_2_in[13] => rail_n_r[2][2].IN0
real_bfp_2_in[14] => rail_p_r[2][3].IN0
real_bfp_2_in[14] => rail_n_r[2][3].IN0
real_bfp_2_in[15] => rail_p_r[2][3].IN1
real_bfp_2_in[15] => rail_n_r[2][3].IN1
real_bfp_2_in[15] => rail_p_r[2][2].IN1
real_bfp_2_in[15] => rail_n_r[2][2].IN1
real_bfp_2_in[15] => rail_p_r[2][1].IN1
real_bfp_2_in[15] => rail_n_r[2][1].IN1
real_bfp_2_in[15] => rail_p_r[2][0].IN1
real_bfp_2_in[15] => rail_n_r[2][0].IN1
real_bfp_3_in[0] => ~NO_FANOUT~
real_bfp_3_in[1] => ~NO_FANOUT~
real_bfp_3_in[2] => ~NO_FANOUT~
real_bfp_3_in[3] => ~NO_FANOUT~
real_bfp_3_in[4] => ~NO_FANOUT~
real_bfp_3_in[5] => ~NO_FANOUT~
real_bfp_3_in[6] => ~NO_FANOUT~
real_bfp_3_in[7] => ~NO_FANOUT~
real_bfp_3_in[8] => ~NO_FANOUT~
real_bfp_3_in[9] => ~NO_FANOUT~
real_bfp_3_in[10] => ~NO_FANOUT~
real_bfp_3_in[11] => rail_p_r[3][0].IN0
real_bfp_3_in[11] => rail_n_r[3][0].IN0
real_bfp_3_in[12] => rail_p_r[3][1].IN0
real_bfp_3_in[12] => rail_n_r[3][1].IN0
real_bfp_3_in[13] => rail_p_r[3][2].IN0
real_bfp_3_in[13] => rail_n_r[3][2].IN0
real_bfp_3_in[14] => rail_p_r[3][3].IN0
real_bfp_3_in[14] => rail_n_r[3][3].IN0
real_bfp_3_in[15] => rail_p_r[3][3].IN1
real_bfp_3_in[15] => rail_n_r[3][3].IN1
real_bfp_3_in[15] => rail_p_r[3][2].IN1
real_bfp_3_in[15] => rail_n_r[3][2].IN1
real_bfp_3_in[15] => rail_p_r[3][1].IN1
real_bfp_3_in[15] => rail_n_r[3][1].IN1
real_bfp_3_in[15] => rail_p_r[3][0].IN1
real_bfp_3_in[15] => rail_n_r[3][0].IN1
imag_bfp_0_in[0] => ~NO_FANOUT~
imag_bfp_0_in[1] => ~NO_FANOUT~
imag_bfp_0_in[2] => ~NO_FANOUT~
imag_bfp_0_in[3] => ~NO_FANOUT~
imag_bfp_0_in[4] => ~NO_FANOUT~
imag_bfp_0_in[5] => ~NO_FANOUT~
imag_bfp_0_in[6] => ~NO_FANOUT~
imag_bfp_0_in[7] => ~NO_FANOUT~
imag_bfp_0_in[8] => ~NO_FANOUT~
imag_bfp_0_in[9] => ~NO_FANOUT~
imag_bfp_0_in[10] => ~NO_FANOUT~
imag_bfp_0_in[11] => rail_p_i[0][0].IN0
imag_bfp_0_in[11] => rail_n_i[0][0].IN0
imag_bfp_0_in[12] => rail_p_i[0][1].IN0
imag_bfp_0_in[12] => rail_n_i[0][1].IN0
imag_bfp_0_in[13] => rail_p_i[0][2].IN0
imag_bfp_0_in[13] => rail_n_i[0][2].IN0
imag_bfp_0_in[14] => rail_p_i[0][3].IN0
imag_bfp_0_in[14] => rail_n_i[0][3].IN0
imag_bfp_0_in[15] => rail_p_i[0][3].IN1
imag_bfp_0_in[15] => rail_n_i[0][3].IN1
imag_bfp_0_in[15] => rail_p_i[0][2].IN1
imag_bfp_0_in[15] => rail_n_i[0][2].IN1
imag_bfp_0_in[15] => rail_p_i[0][1].IN1
imag_bfp_0_in[15] => rail_n_i[0][1].IN1
imag_bfp_0_in[15] => rail_p_i[0][0].IN1
imag_bfp_0_in[15] => rail_n_i[0][0].IN1
imag_bfp_1_in[0] => ~NO_FANOUT~
imag_bfp_1_in[1] => ~NO_FANOUT~
imag_bfp_1_in[2] => ~NO_FANOUT~
imag_bfp_1_in[3] => ~NO_FANOUT~
imag_bfp_1_in[4] => ~NO_FANOUT~
imag_bfp_1_in[5] => ~NO_FANOUT~
imag_bfp_1_in[6] => ~NO_FANOUT~
imag_bfp_1_in[7] => ~NO_FANOUT~
imag_bfp_1_in[8] => ~NO_FANOUT~
imag_bfp_1_in[9] => ~NO_FANOUT~
imag_bfp_1_in[10] => ~NO_FANOUT~
imag_bfp_1_in[11] => rail_p_i[1][0].IN0
imag_bfp_1_in[11] => rail_n_i[1][0].IN0
imag_bfp_1_in[12] => rail_p_i[1][1].IN0
imag_bfp_1_in[12] => rail_n_i[1][1].IN0
imag_bfp_1_in[13] => rail_p_i[1][2].IN0
imag_bfp_1_in[13] => rail_n_i[1][2].IN0
imag_bfp_1_in[14] => rail_p_i[1][3].IN0
imag_bfp_1_in[14] => rail_n_i[1][3].IN0
imag_bfp_1_in[15] => rail_p_i[1][3].IN1
imag_bfp_1_in[15] => rail_n_i[1][3].IN1
imag_bfp_1_in[15] => rail_p_i[1][2].IN1
imag_bfp_1_in[15] => rail_n_i[1][2].IN1
imag_bfp_1_in[15] => rail_p_i[1][1].IN1
imag_bfp_1_in[15] => rail_n_i[1][1].IN1
imag_bfp_1_in[15] => rail_p_i[1][0].IN1
imag_bfp_1_in[15] => rail_n_i[1][0].IN1
imag_bfp_2_in[0] => ~NO_FANOUT~
imag_bfp_2_in[1] => ~NO_FANOUT~
imag_bfp_2_in[2] => ~NO_FANOUT~
imag_bfp_2_in[3] => ~NO_FANOUT~
imag_bfp_2_in[4] => ~NO_FANOUT~
imag_bfp_2_in[5] => ~NO_FANOUT~
imag_bfp_2_in[6] => ~NO_FANOUT~
imag_bfp_2_in[7] => ~NO_FANOUT~
imag_bfp_2_in[8] => ~NO_FANOUT~
imag_bfp_2_in[9] => ~NO_FANOUT~
imag_bfp_2_in[10] => ~NO_FANOUT~
imag_bfp_2_in[11] => rail_p_i[2][0].IN0
imag_bfp_2_in[11] => rail_n_i[2][0].IN0
imag_bfp_2_in[12] => rail_p_i[2][1].IN0
imag_bfp_2_in[12] => rail_n_i[2][1].IN0
imag_bfp_2_in[13] => rail_p_i[2][2].IN0
imag_bfp_2_in[13] => rail_n_i[2][2].IN0
imag_bfp_2_in[14] => rail_p_i[2][3].IN0
imag_bfp_2_in[14] => rail_n_i[2][3].IN0
imag_bfp_2_in[15] => rail_p_i[2][3].IN1
imag_bfp_2_in[15] => rail_n_i[2][3].IN1
imag_bfp_2_in[15] => rail_p_i[2][2].IN1
imag_bfp_2_in[15] => rail_n_i[2][2].IN1
imag_bfp_2_in[15] => rail_p_i[2][1].IN1
imag_bfp_2_in[15] => rail_n_i[2][1].IN1
imag_bfp_2_in[15] => rail_p_i[2][0].IN1
imag_bfp_2_in[15] => rail_n_i[2][0].IN1
imag_bfp_3_in[0] => ~NO_FANOUT~
imag_bfp_3_in[1] => ~NO_FANOUT~
imag_bfp_3_in[2] => ~NO_FANOUT~
imag_bfp_3_in[3] => ~NO_FANOUT~
imag_bfp_3_in[4] => ~NO_FANOUT~
imag_bfp_3_in[5] => ~NO_FANOUT~
imag_bfp_3_in[6] => ~NO_FANOUT~
imag_bfp_3_in[7] => ~NO_FANOUT~
imag_bfp_3_in[8] => ~NO_FANOUT~
imag_bfp_3_in[9] => ~NO_FANOUT~
imag_bfp_3_in[10] => ~NO_FANOUT~
imag_bfp_3_in[11] => rail_p_i[3][0].IN0
imag_bfp_3_in[11] => rail_n_i[3][0].IN0
imag_bfp_3_in[12] => rail_p_i[3][1].IN0
imag_bfp_3_in[12] => rail_n_i[3][1].IN0
imag_bfp_3_in[13] => rail_p_i[3][2].IN0
imag_bfp_3_in[13] => rail_n_i[3][2].IN0
imag_bfp_3_in[14] => rail_p_i[3][3].IN0
imag_bfp_3_in[14] => rail_n_i[3][3].IN0
imag_bfp_3_in[15] => rail_p_i[3][3].IN1
imag_bfp_3_in[15] => rail_n_i[3][3].IN1
imag_bfp_3_in[15] => rail_p_i[3][2].IN1
imag_bfp_3_in[15] => rail_n_i[3][2].IN1
imag_bfp_3_in[15] => rail_p_i[3][1].IN1
imag_bfp_3_in[15] => rail_n_i[3][1].IN1
imag_bfp_3_in[15] => rail_p_i[3][0].IN1
imag_bfp_3_in[15] => rail_n_i[3][0].IN1
lut_out[0] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE
lut_out[1] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE
lut_out[2] <= lut_out_tmp.DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[6].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_o:\gen_disc:bfp_detect|asj_fft_tdl_bit_rst:\gen_blk_float:gen_b:delay_next_blk
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|asj_fft_bfp_i:\gen_disc:bfp_scale
global_clock_enable => i_array_out[3][0].ENA
global_clock_enable => i_array_out[3][1].ENA
global_clock_enable => i_array_out[3][2].ENA
global_clock_enable => i_array_out[3][3].ENA
global_clock_enable => i_array_out[3][4].ENA
global_clock_enable => i_array_out[3][5].ENA
global_clock_enable => i_array_out[3][6].ENA
global_clock_enable => i_array_out[3][7].ENA
global_clock_enable => i_array_out[3][8].ENA
global_clock_enable => i_array_out[3][9].ENA
global_clock_enable => i_array_out[3][10].ENA
global_clock_enable => i_array_out[3][11].ENA
global_clock_enable => i_array_out[3][12].ENA
global_clock_enable => i_array_out[3][13].ENA
global_clock_enable => i_array_out[3][14].ENA
global_clock_enable => i_array_out[3][15].ENA
global_clock_enable => i_array_out[2][0].ENA
global_clock_enable => i_array_out[2][1].ENA
global_clock_enable => i_array_out[2][2].ENA
global_clock_enable => i_array_out[2][3].ENA
global_clock_enable => i_array_out[2][4].ENA
global_clock_enable => i_array_out[2][5].ENA
global_clock_enable => i_array_out[2][6].ENA
global_clock_enable => i_array_out[2][7].ENA
global_clock_enable => i_array_out[2][8].ENA
global_clock_enable => i_array_out[2][9].ENA
global_clock_enable => i_array_out[2][10].ENA
global_clock_enable => i_array_out[2][11].ENA
global_clock_enable => i_array_out[2][12].ENA
global_clock_enable => i_array_out[2][13].ENA
global_clock_enable => i_array_out[2][14].ENA
global_clock_enable => i_array_out[2][15].ENA
global_clock_enable => i_array_out[1][0].ENA
global_clock_enable => i_array_out[1][1].ENA
global_clock_enable => i_array_out[1][2].ENA
global_clock_enable => i_array_out[1][3].ENA
global_clock_enable => i_array_out[1][4].ENA
global_clock_enable => i_array_out[1][5].ENA
global_clock_enable => i_array_out[1][6].ENA
global_clock_enable => i_array_out[1][7].ENA
global_clock_enable => i_array_out[1][8].ENA
global_clock_enable => i_array_out[1][9].ENA
global_clock_enable => i_array_out[1][10].ENA
global_clock_enable => i_array_out[1][11].ENA
global_clock_enable => i_array_out[1][12].ENA
global_clock_enable => i_array_out[1][13].ENA
global_clock_enable => i_array_out[1][14].ENA
global_clock_enable => i_array_out[1][15].ENA
global_clock_enable => i_array_out[0][0].ENA
global_clock_enable => i_array_out[0][1].ENA
global_clock_enable => i_array_out[0][2].ENA
global_clock_enable => i_array_out[0][3].ENA
global_clock_enable => i_array_out[0][4].ENA
global_clock_enable => i_array_out[0][5].ENA
global_clock_enable => i_array_out[0][6].ENA
global_clock_enable => i_array_out[0][7].ENA
global_clock_enable => i_array_out[0][8].ENA
global_clock_enable => i_array_out[0][9].ENA
global_clock_enable => i_array_out[0][10].ENA
global_clock_enable => i_array_out[0][11].ENA
global_clock_enable => i_array_out[0][12].ENA
global_clock_enable => i_array_out[0][13].ENA
global_clock_enable => i_array_out[0][14].ENA
global_clock_enable => i_array_out[0][15].ENA
global_clock_enable => r_array_out[3][0].ENA
global_clock_enable => r_array_out[3][1].ENA
global_clock_enable => r_array_out[3][2].ENA
global_clock_enable => r_array_out[3][3].ENA
global_clock_enable => r_array_out[3][4].ENA
global_clock_enable => r_array_out[3][5].ENA
global_clock_enable => r_array_out[3][6].ENA
global_clock_enable => r_array_out[3][7].ENA
global_clock_enable => r_array_out[3][8].ENA
global_clock_enable => r_array_out[3][9].ENA
global_clock_enable => r_array_out[3][10].ENA
global_clock_enable => r_array_out[3][11].ENA
global_clock_enable => r_array_out[3][12].ENA
global_clock_enable => r_array_out[3][13].ENA
global_clock_enable => r_array_out[3][14].ENA
global_clock_enable => r_array_out[3][15].ENA
global_clock_enable => r_array_out[2][0].ENA
global_clock_enable => r_array_out[2][1].ENA
global_clock_enable => r_array_out[2][2].ENA
global_clock_enable => r_array_out[2][3].ENA
global_clock_enable => r_array_out[2][4].ENA
global_clock_enable => r_array_out[2][5].ENA
global_clock_enable => r_array_out[2][6].ENA
global_clock_enable => r_array_out[2][7].ENA
global_clock_enable => r_array_out[2][8].ENA
global_clock_enable => r_array_out[2][9].ENA
global_clock_enable => r_array_out[2][10].ENA
global_clock_enable => r_array_out[2][11].ENA
global_clock_enable => r_array_out[2][12].ENA
global_clock_enable => r_array_out[2][13].ENA
global_clock_enable => r_array_out[2][14].ENA
global_clock_enable => r_array_out[2][15].ENA
global_clock_enable => r_array_out[1][0].ENA
global_clock_enable => r_array_out[1][1].ENA
global_clock_enable => r_array_out[1][2].ENA
global_clock_enable => r_array_out[1][3].ENA
global_clock_enable => r_array_out[1][4].ENA
global_clock_enable => r_array_out[1][5].ENA
global_clock_enable => r_array_out[1][6].ENA
global_clock_enable => r_array_out[1][7].ENA
global_clock_enable => r_array_out[1][8].ENA
global_clock_enable => r_array_out[1][9].ENA
global_clock_enable => r_array_out[1][10].ENA
global_clock_enable => r_array_out[1][11].ENA
global_clock_enable => r_array_out[1][12].ENA
global_clock_enable => r_array_out[1][13].ENA
global_clock_enable => r_array_out[1][14].ENA
global_clock_enable => r_array_out[1][15].ENA
global_clock_enable => r_array_out[0][0].ENA
global_clock_enable => r_array_out[0][1].ENA
global_clock_enable => r_array_out[0][2].ENA
global_clock_enable => r_array_out[0][3].ENA
global_clock_enable => r_array_out[0][4].ENA
global_clock_enable => r_array_out[0][5].ENA
global_clock_enable => r_array_out[0][6].ENA
global_clock_enable => r_array_out[0][7].ENA
global_clock_enable => r_array_out[0][8].ENA
global_clock_enable => r_array_out[0][9].ENA
global_clock_enable => r_array_out[0][10].ENA
global_clock_enable => r_array_out[0][11].ENA
global_clock_enable => r_array_out[0][12].ENA
global_clock_enable => r_array_out[0][13].ENA
global_clock_enable => r_array_out[0][14].ENA
global_clock_enable => r_array_out[0][15].ENA
clk => i_array_out[3][0].CLK
clk => i_array_out[3][1].CLK
clk => i_array_out[3][2].CLK
clk => i_array_out[3][3].CLK
clk => i_array_out[3][4].CLK
clk => i_array_out[3][5].CLK
clk => i_array_out[3][6].CLK
clk => i_array_out[3][7].CLK
clk => i_array_out[3][8].CLK
clk => i_array_out[3][9].CLK
clk => i_array_out[3][10].CLK
clk => i_array_out[3][11].CLK
clk => i_array_out[3][12].CLK
clk => i_array_out[3][13].CLK
clk => i_array_out[3][14].CLK
clk => i_array_out[3][15].CLK
clk => i_array_out[2][0].CLK
clk => i_array_out[2][1].CLK
clk => i_array_out[2][2].CLK
clk => i_array_out[2][3].CLK
clk => i_array_out[2][4].CLK
clk => i_array_out[2][5].CLK
clk => i_array_out[2][6].CLK
clk => i_array_out[2][7].CLK
clk => i_array_out[2][8].CLK
clk => i_array_out[2][9].CLK
clk => i_array_out[2][10].CLK
clk => i_array_out[2][11].CLK
clk => i_array_out[2][12].CLK
clk => i_array_out[2][13].CLK
clk => i_array_out[2][14].CLK
clk => i_array_out[2][15].CLK
clk => i_array_out[1][0].CLK
clk => i_array_out[1][1].CLK
clk => i_array_out[1][2].CLK
clk => i_array_out[1][3].CLK
clk => i_array_out[1][4].CLK
clk => i_array_out[1][5].CLK
clk => i_array_out[1][6].CLK
clk => i_array_out[1][7].CLK
clk => i_array_out[1][8].CLK
clk => i_array_out[1][9].CLK
clk => i_array_out[1][10].CLK
clk => i_array_out[1][11].CLK
clk => i_array_out[1][12].CLK
clk => i_array_out[1][13].CLK
clk => i_array_out[1][14].CLK
clk => i_array_out[1][15].CLK
clk => i_array_out[0][0].CLK
clk => i_array_out[0][1].CLK
clk => i_array_out[0][2].CLK
clk => i_array_out[0][3].CLK
clk => i_array_out[0][4].CLK
clk => i_array_out[0][5].CLK
clk => i_array_out[0][6].CLK
clk => i_array_out[0][7].CLK
clk => i_array_out[0][8].CLK
clk => i_array_out[0][9].CLK
clk => i_array_out[0][10].CLK
clk => i_array_out[0][11].CLK
clk => i_array_out[0][12].CLK
clk => i_array_out[0][13].CLK
clk => i_array_out[0][14].CLK
clk => i_array_out[0][15].CLK
clk => r_array_out[3][0].CLK
clk => r_array_out[3][1].CLK
clk => r_array_out[3][2].CLK
clk => r_array_out[3][3].CLK
clk => r_array_out[3][4].CLK
clk => r_array_out[3][5].CLK
clk => r_array_out[3][6].CLK
clk => r_array_out[3][7].CLK
clk => r_array_out[3][8].CLK
clk => r_array_out[3][9].CLK
clk => r_array_out[3][10].CLK
clk => r_array_out[3][11].CLK
clk => r_array_out[3][12].CLK
clk => r_array_out[3][13].CLK
clk => r_array_out[3][14].CLK
clk => r_array_out[3][15].CLK
clk => r_array_out[2][0].CLK
clk => r_array_out[2][1].CLK
clk => r_array_out[2][2].CLK
clk => r_array_out[2][3].CLK
clk => r_array_out[2][4].CLK
clk => r_array_out[2][5].CLK
clk => r_array_out[2][6].CLK
clk => r_array_out[2][7].CLK
clk => r_array_out[2][8].CLK
clk => r_array_out[2][9].CLK
clk => r_array_out[2][10].CLK
clk => r_array_out[2][11].CLK
clk => r_array_out[2][12].CLK
clk => r_array_out[2][13].CLK
clk => r_array_out[2][14].CLK
clk => r_array_out[2][15].CLK
clk => r_array_out[1][0].CLK
clk => r_array_out[1][1].CLK
clk => r_array_out[1][2].CLK
clk => r_array_out[1][3].CLK
clk => r_array_out[1][4].CLK
clk => r_array_out[1][5].CLK
clk => r_array_out[1][6].CLK
clk => r_array_out[1][7].CLK
clk => r_array_out[1][8].CLK
clk => r_array_out[1][9].CLK
clk => r_array_out[1][10].CLK
clk => r_array_out[1][11].CLK
clk => r_array_out[1][12].CLK
clk => r_array_out[1][13].CLK
clk => r_array_out[1][14].CLK
clk => r_array_out[1][15].CLK
clk => r_array_out[0][0].CLK
clk => r_array_out[0][1].CLK
clk => r_array_out[0][2].CLK
clk => r_array_out[0][3].CLK
clk => r_array_out[0][4].CLK
clk => r_array_out[0][5].CLK
clk => r_array_out[0][6].CLK
clk => r_array_out[0][7].CLK
clk => r_array_out[0][8].CLK
clk => r_array_out[0][9].CLK
clk => r_array_out[0][10].CLK
clk => r_array_out[0][11].CLK
clk => r_array_out[0][12].CLK
clk => r_array_out[0][13].CLK
clk => r_array_out[0][14].CLK
clk => r_array_out[0][15].CLK
real_bfp_0_in[0] => Mux11.IN10
real_bfp_0_in[0] => Mux12.IN10
real_bfp_0_in[0] => Mux13.IN10
real_bfp_0_in[0] => Mux14.IN10
real_bfp_0_in[0] => Mux15.IN10
real_bfp_0_in[1] => Mux10.IN10
real_bfp_0_in[1] => Mux11.IN9
real_bfp_0_in[1] => Mux12.IN9
real_bfp_0_in[1] => Mux13.IN9
real_bfp_0_in[1] => Mux14.IN9
real_bfp_0_in[2] => Mux9.IN10
real_bfp_0_in[2] => Mux10.IN9
real_bfp_0_in[2] => Mux11.IN8
real_bfp_0_in[2] => Mux12.IN8
real_bfp_0_in[2] => Mux13.IN8
real_bfp_0_in[3] => Mux8.IN10
real_bfp_0_in[3] => Mux9.IN9
real_bfp_0_in[3] => Mux10.IN8
real_bfp_0_in[3] => Mux11.IN7
real_bfp_0_in[3] => Mux12.IN7
real_bfp_0_in[4] => Mux7.IN10
real_bfp_0_in[4] => Mux8.IN9
real_bfp_0_in[4] => Mux9.IN8
real_bfp_0_in[4] => Mux10.IN7
real_bfp_0_in[4] => Mux11.IN6
real_bfp_0_in[5] => Mux6.IN10
real_bfp_0_in[5] => Mux7.IN9
real_bfp_0_in[5] => Mux8.IN8
real_bfp_0_in[5] => Mux9.IN7
real_bfp_0_in[5] => Mux10.IN6
real_bfp_0_in[6] => Mux5.IN10
real_bfp_0_in[6] => Mux6.IN9
real_bfp_0_in[6] => Mux7.IN8
real_bfp_0_in[6] => Mux8.IN7
real_bfp_0_in[6] => Mux9.IN6
real_bfp_0_in[7] => Mux4.IN10
real_bfp_0_in[7] => Mux5.IN9
real_bfp_0_in[7] => Mux6.IN8
real_bfp_0_in[7] => Mux7.IN7
real_bfp_0_in[7] => Mux8.IN6
real_bfp_0_in[8] => Mux3.IN10
real_bfp_0_in[8] => Mux4.IN9
real_bfp_0_in[8] => Mux5.IN8
real_bfp_0_in[8] => Mux6.IN7
real_bfp_0_in[8] => Mux7.IN6
real_bfp_0_in[9] => Mux2.IN10
real_bfp_0_in[9] => Mux3.IN9
real_bfp_0_in[9] => Mux4.IN8
real_bfp_0_in[9] => Mux5.IN7
real_bfp_0_in[9] => Mux6.IN6
real_bfp_0_in[10] => Mux1.IN10
real_bfp_0_in[10] => Mux2.IN9
real_bfp_0_in[10] => Mux3.IN8
real_bfp_0_in[10] => Mux4.IN7
real_bfp_0_in[10] => Mux5.IN6
real_bfp_0_in[11] => Mux0.IN10
real_bfp_0_in[11] => Mux1.IN9
real_bfp_0_in[11] => Mux2.IN8
real_bfp_0_in[11] => Mux3.IN7
real_bfp_0_in[11] => Mux4.IN6
real_bfp_0_in[12] => Mux0.IN9
real_bfp_0_in[12] => Mux1.IN8
real_bfp_0_in[12] => Mux2.IN7
real_bfp_0_in[12] => Mux3.IN6
real_bfp_0_in[13] => Mux0.IN8
real_bfp_0_in[13] => Mux1.IN7
real_bfp_0_in[13] => Mux2.IN6
real_bfp_0_in[14] => Mux0.IN7
real_bfp_0_in[14] => Mux1.IN6
real_bfp_0_in[15] => Mux0.IN6
real_bfp_1_in[0] => Mux27.IN10
real_bfp_1_in[0] => Mux28.IN10
real_bfp_1_in[0] => Mux29.IN10
real_bfp_1_in[0] => Mux30.IN10
real_bfp_1_in[0] => Mux31.IN10
real_bfp_1_in[1] => Mux26.IN10
real_bfp_1_in[1] => Mux27.IN9
real_bfp_1_in[1] => Mux28.IN9
real_bfp_1_in[1] => Mux29.IN9
real_bfp_1_in[1] => Mux30.IN9
real_bfp_1_in[2] => Mux25.IN10
real_bfp_1_in[2] => Mux26.IN9
real_bfp_1_in[2] => Mux27.IN8
real_bfp_1_in[2] => Mux28.IN8
real_bfp_1_in[2] => Mux29.IN8
real_bfp_1_in[3] => Mux24.IN10
real_bfp_1_in[3] => Mux25.IN9
real_bfp_1_in[3] => Mux26.IN8
real_bfp_1_in[3] => Mux27.IN7
real_bfp_1_in[3] => Mux28.IN7
real_bfp_1_in[4] => Mux23.IN10
real_bfp_1_in[4] => Mux24.IN9
real_bfp_1_in[4] => Mux25.IN8
real_bfp_1_in[4] => Mux26.IN7
real_bfp_1_in[4] => Mux27.IN6
real_bfp_1_in[5] => Mux22.IN10
real_bfp_1_in[5] => Mux23.IN9
real_bfp_1_in[5] => Mux24.IN8
real_bfp_1_in[5] => Mux25.IN7
real_bfp_1_in[5] => Mux26.IN6
real_bfp_1_in[6] => Mux21.IN10
real_bfp_1_in[6] => Mux22.IN9
real_bfp_1_in[6] => Mux23.IN8
real_bfp_1_in[6] => Mux24.IN7
real_bfp_1_in[6] => Mux25.IN6
real_bfp_1_in[7] => Mux20.IN10
real_bfp_1_in[7] => Mux21.IN9
real_bfp_1_in[7] => Mux22.IN8
real_bfp_1_in[7] => Mux23.IN7
real_bfp_1_in[7] => Mux24.IN6
real_bfp_1_in[8] => Mux19.IN10
real_bfp_1_in[8] => Mux20.IN9
real_bfp_1_in[8] => Mux21.IN8
real_bfp_1_in[8] => Mux22.IN7
real_bfp_1_in[8] => Mux23.IN6
real_bfp_1_in[9] => Mux18.IN10
real_bfp_1_in[9] => Mux19.IN9
real_bfp_1_in[9] => Mux20.IN8
real_bfp_1_in[9] => Mux21.IN7
real_bfp_1_in[9] => Mux22.IN6
real_bfp_1_in[10] => Mux17.IN10
real_bfp_1_in[10] => Mux18.IN9
real_bfp_1_in[10] => Mux19.IN8
real_bfp_1_in[10] => Mux20.IN7
real_bfp_1_in[10] => Mux21.IN6
real_bfp_1_in[11] => Mux16.IN10
real_bfp_1_in[11] => Mux17.IN9
real_bfp_1_in[11] => Mux18.IN8
real_bfp_1_in[11] => Mux19.IN7
real_bfp_1_in[11] => Mux20.IN6
real_bfp_1_in[12] => Mux16.IN9
real_bfp_1_in[12] => Mux17.IN8
real_bfp_1_in[12] => Mux18.IN7
real_bfp_1_in[12] => Mux19.IN6
real_bfp_1_in[13] => Mux16.IN8
real_bfp_1_in[13] => Mux17.IN7
real_bfp_1_in[13] => Mux18.IN6
real_bfp_1_in[14] => Mux16.IN7
real_bfp_1_in[14] => Mux17.IN6
real_bfp_1_in[15] => Mux16.IN6
real_bfp_2_in[0] => Mux43.IN10
real_bfp_2_in[0] => Mux44.IN10
real_bfp_2_in[0] => Mux45.IN10
real_bfp_2_in[0] => Mux46.IN10
real_bfp_2_in[0] => Mux47.IN10
real_bfp_2_in[1] => Mux42.IN10
real_bfp_2_in[1] => Mux43.IN9
real_bfp_2_in[1] => Mux44.IN9
real_bfp_2_in[1] => Mux45.IN9
real_bfp_2_in[1] => Mux46.IN9
real_bfp_2_in[2] => Mux41.IN10
real_bfp_2_in[2] => Mux42.IN9
real_bfp_2_in[2] => Mux43.IN8
real_bfp_2_in[2] => Mux44.IN8
real_bfp_2_in[2] => Mux45.IN8
real_bfp_2_in[3] => Mux40.IN10
real_bfp_2_in[3] => Mux41.IN9
real_bfp_2_in[3] => Mux42.IN8
real_bfp_2_in[3] => Mux43.IN7
real_bfp_2_in[3] => Mux44.IN7
real_bfp_2_in[4] => Mux39.IN10
real_bfp_2_in[4] => Mux40.IN9
real_bfp_2_in[4] => Mux41.IN8
real_bfp_2_in[4] => Mux42.IN7
real_bfp_2_in[4] => Mux43.IN6
real_bfp_2_in[5] => Mux38.IN10
real_bfp_2_in[5] => Mux39.IN9
real_bfp_2_in[5] => Mux40.IN8
real_bfp_2_in[5] => Mux41.IN7
real_bfp_2_in[5] => Mux42.IN6
real_bfp_2_in[6] => Mux37.IN10
real_bfp_2_in[6] => Mux38.IN9
real_bfp_2_in[6] => Mux39.IN8
real_bfp_2_in[6] => Mux40.IN7
real_bfp_2_in[6] => Mux41.IN6
real_bfp_2_in[7] => Mux36.IN10
real_bfp_2_in[7] => Mux37.IN9
real_bfp_2_in[7] => Mux38.IN8
real_bfp_2_in[7] => Mux39.IN7
real_bfp_2_in[7] => Mux40.IN6
real_bfp_2_in[8] => Mux35.IN10
real_bfp_2_in[8] => Mux36.IN9
real_bfp_2_in[8] => Mux37.IN8
real_bfp_2_in[8] => Mux38.IN7
real_bfp_2_in[8] => Mux39.IN6
real_bfp_2_in[9] => Mux34.IN10
real_bfp_2_in[9] => Mux35.IN9
real_bfp_2_in[9] => Mux36.IN8
real_bfp_2_in[9] => Mux37.IN7
real_bfp_2_in[9] => Mux38.IN6
real_bfp_2_in[10] => Mux33.IN10
real_bfp_2_in[10] => Mux34.IN9
real_bfp_2_in[10] => Mux35.IN8
real_bfp_2_in[10] => Mux36.IN7
real_bfp_2_in[10] => Mux37.IN6
real_bfp_2_in[11] => Mux32.IN10
real_bfp_2_in[11] => Mux33.IN9
real_bfp_2_in[11] => Mux34.IN8
real_bfp_2_in[11] => Mux35.IN7
real_bfp_2_in[11] => Mux36.IN6
real_bfp_2_in[12] => Mux32.IN9
real_bfp_2_in[12] => Mux33.IN8
real_bfp_2_in[12] => Mux34.IN7
real_bfp_2_in[12] => Mux35.IN6
real_bfp_2_in[13] => Mux32.IN8
real_bfp_2_in[13] => Mux33.IN7
real_bfp_2_in[13] => Mux34.IN6
real_bfp_2_in[14] => Mux32.IN7
real_bfp_2_in[14] => Mux33.IN6
real_bfp_2_in[15] => Mux32.IN6
real_bfp_3_in[0] => Mux59.IN10
real_bfp_3_in[0] => Mux60.IN10
real_bfp_3_in[0] => Mux61.IN10
real_bfp_3_in[0] => Mux62.IN10
real_bfp_3_in[0] => Mux63.IN10
real_bfp_3_in[1] => Mux58.IN10
real_bfp_3_in[1] => Mux59.IN9
real_bfp_3_in[1] => Mux60.IN9
real_bfp_3_in[1] => Mux61.IN9
real_bfp_3_in[1] => Mux62.IN9
real_bfp_3_in[2] => Mux57.IN10
real_bfp_3_in[2] => Mux58.IN9
real_bfp_3_in[2] => Mux59.IN8
real_bfp_3_in[2] => Mux60.IN8
real_bfp_3_in[2] => Mux61.IN8
real_bfp_3_in[3] => Mux56.IN10
real_bfp_3_in[3] => Mux57.IN9
real_bfp_3_in[3] => Mux58.IN8
real_bfp_3_in[3] => Mux59.IN7
real_bfp_3_in[3] => Mux60.IN7
real_bfp_3_in[4] => Mux55.IN10
real_bfp_3_in[4] => Mux56.IN9
real_bfp_3_in[4] => Mux57.IN8
real_bfp_3_in[4] => Mux58.IN7
real_bfp_3_in[4] => Mux59.IN6
real_bfp_3_in[5] => Mux54.IN10
real_bfp_3_in[5] => Mux55.IN9
real_bfp_3_in[5] => Mux56.IN8
real_bfp_3_in[5] => Mux57.IN7
real_bfp_3_in[5] => Mux58.IN6
real_bfp_3_in[6] => Mux53.IN10
real_bfp_3_in[6] => Mux54.IN9
real_bfp_3_in[6] => Mux55.IN8
real_bfp_3_in[6] => Mux56.IN7
real_bfp_3_in[6] => Mux57.IN6
real_bfp_3_in[7] => Mux52.IN10
real_bfp_3_in[7] => Mux53.IN9
real_bfp_3_in[7] => Mux54.IN8
real_bfp_3_in[7] => Mux55.IN7
real_bfp_3_in[7] => Mux56.IN6
real_bfp_3_in[8] => Mux51.IN10
real_bfp_3_in[8] => Mux52.IN9
real_bfp_3_in[8] => Mux53.IN8
real_bfp_3_in[8] => Mux54.IN7
real_bfp_3_in[8] => Mux55.IN6
real_bfp_3_in[9] => Mux50.IN10
real_bfp_3_in[9] => Mux51.IN9
real_bfp_3_in[9] => Mux52.IN8
real_bfp_3_in[9] => Mux53.IN7
real_bfp_3_in[9] => Mux54.IN6
real_bfp_3_in[10] => Mux49.IN10
real_bfp_3_in[10] => Mux50.IN9
real_bfp_3_in[10] => Mux51.IN8
real_bfp_3_in[10] => Mux52.IN7
real_bfp_3_in[10] => Mux53.IN6
real_bfp_3_in[11] => Mux48.IN10
real_bfp_3_in[11] => Mux49.IN9
real_bfp_3_in[11] => Mux50.IN8
real_bfp_3_in[11] => Mux51.IN7
real_bfp_3_in[11] => Mux52.IN6
real_bfp_3_in[12] => Mux48.IN9
real_bfp_3_in[12] => Mux49.IN8
real_bfp_3_in[12] => Mux50.IN7
real_bfp_3_in[12] => Mux51.IN6
real_bfp_3_in[13] => Mux48.IN8
real_bfp_3_in[13] => Mux49.IN7
real_bfp_3_in[13] => Mux50.IN6
real_bfp_3_in[14] => Mux48.IN7
real_bfp_3_in[14] => Mux49.IN6
real_bfp_3_in[15] => Mux48.IN6
imag_bfp_0_in[0] => Mux75.IN10
imag_bfp_0_in[0] => Mux76.IN10
imag_bfp_0_in[0] => Mux77.IN10
imag_bfp_0_in[0] => Mux78.IN10
imag_bfp_0_in[0] => Mux79.IN10
imag_bfp_0_in[1] => Mux74.IN10
imag_bfp_0_in[1] => Mux75.IN9
imag_bfp_0_in[1] => Mux76.IN9
imag_bfp_0_in[1] => Mux77.IN9
imag_bfp_0_in[1] => Mux78.IN9
imag_bfp_0_in[2] => Mux73.IN10
imag_bfp_0_in[2] => Mux74.IN9
imag_bfp_0_in[2] => Mux75.IN8
imag_bfp_0_in[2] => Mux76.IN8
imag_bfp_0_in[2] => Mux77.IN8
imag_bfp_0_in[3] => Mux72.IN10
imag_bfp_0_in[3] => Mux73.IN9
imag_bfp_0_in[3] => Mux74.IN8
imag_bfp_0_in[3] => Mux75.IN7
imag_bfp_0_in[3] => Mux76.IN7
imag_bfp_0_in[4] => Mux71.IN10
imag_bfp_0_in[4] => Mux72.IN9
imag_bfp_0_in[4] => Mux73.IN8
imag_bfp_0_in[4] => Mux74.IN7
imag_bfp_0_in[4] => Mux75.IN6
imag_bfp_0_in[5] => Mux70.IN10
imag_bfp_0_in[5] => Mux71.IN9
imag_bfp_0_in[5] => Mux72.IN8
imag_bfp_0_in[5] => Mux73.IN7
imag_bfp_0_in[5] => Mux74.IN6
imag_bfp_0_in[6] => Mux69.IN10
imag_bfp_0_in[6] => Mux70.IN9
imag_bfp_0_in[6] => Mux71.IN8
imag_bfp_0_in[6] => Mux72.IN7
imag_bfp_0_in[6] => Mux73.IN6
imag_bfp_0_in[7] => Mux68.IN10
imag_bfp_0_in[7] => Mux69.IN9
imag_bfp_0_in[7] => Mux70.IN8
imag_bfp_0_in[7] => Mux71.IN7
imag_bfp_0_in[7] => Mux72.IN6
imag_bfp_0_in[8] => Mux67.IN10
imag_bfp_0_in[8] => Mux68.IN9
imag_bfp_0_in[8] => Mux69.IN8
imag_bfp_0_in[8] => Mux70.IN7
imag_bfp_0_in[8] => Mux71.IN6
imag_bfp_0_in[9] => Mux66.IN10
imag_bfp_0_in[9] => Mux67.IN9
imag_bfp_0_in[9] => Mux68.IN8
imag_bfp_0_in[9] => Mux69.IN7
imag_bfp_0_in[9] => Mux70.IN6
imag_bfp_0_in[10] => Mux65.IN10
imag_bfp_0_in[10] => Mux66.IN9
imag_bfp_0_in[10] => Mux67.IN8
imag_bfp_0_in[10] => Mux68.IN7
imag_bfp_0_in[10] => Mux69.IN6
imag_bfp_0_in[11] => Mux64.IN10
imag_bfp_0_in[11] => Mux65.IN9
imag_bfp_0_in[11] => Mux66.IN8
imag_bfp_0_in[11] => Mux67.IN7
imag_bfp_0_in[11] => Mux68.IN6
imag_bfp_0_in[12] => Mux64.IN9
imag_bfp_0_in[12] => Mux65.IN8
imag_bfp_0_in[12] => Mux66.IN7
imag_bfp_0_in[12] => Mux67.IN6
imag_bfp_0_in[13] => Mux64.IN8
imag_bfp_0_in[13] => Mux65.IN7
imag_bfp_0_in[13] => Mux66.IN6
imag_bfp_0_in[14] => Mux64.IN7
imag_bfp_0_in[14] => Mux65.IN6
imag_bfp_0_in[15] => Mux64.IN6
imag_bfp_1_in[0] => Mux91.IN10
imag_bfp_1_in[0] => Mux92.IN10
imag_bfp_1_in[0] => Mux93.IN10
imag_bfp_1_in[0] => Mux94.IN10
imag_bfp_1_in[0] => Mux95.IN10
imag_bfp_1_in[1] => Mux90.IN10
imag_bfp_1_in[1] => Mux91.IN9
imag_bfp_1_in[1] => Mux92.IN9
imag_bfp_1_in[1] => Mux93.IN9
imag_bfp_1_in[1] => Mux94.IN9
imag_bfp_1_in[2] => Mux89.IN10
imag_bfp_1_in[2] => Mux90.IN9
imag_bfp_1_in[2] => Mux91.IN8
imag_bfp_1_in[2] => Mux92.IN8
imag_bfp_1_in[2] => Mux93.IN8
imag_bfp_1_in[3] => Mux88.IN10
imag_bfp_1_in[3] => Mux89.IN9
imag_bfp_1_in[3] => Mux90.IN8
imag_bfp_1_in[3] => Mux91.IN7
imag_bfp_1_in[3] => Mux92.IN7
imag_bfp_1_in[4] => Mux87.IN10
imag_bfp_1_in[4] => Mux88.IN9
imag_bfp_1_in[4] => Mux89.IN8
imag_bfp_1_in[4] => Mux90.IN7
imag_bfp_1_in[4] => Mux91.IN6
imag_bfp_1_in[5] => Mux86.IN10
imag_bfp_1_in[5] => Mux87.IN9
imag_bfp_1_in[5] => Mux88.IN8
imag_bfp_1_in[5] => Mux89.IN7
imag_bfp_1_in[5] => Mux90.IN6
imag_bfp_1_in[6] => Mux85.IN10
imag_bfp_1_in[6] => Mux86.IN9
imag_bfp_1_in[6] => Mux87.IN8
imag_bfp_1_in[6] => Mux88.IN7
imag_bfp_1_in[6] => Mux89.IN6
imag_bfp_1_in[7] => Mux84.IN10
imag_bfp_1_in[7] => Mux85.IN9
imag_bfp_1_in[7] => Mux86.IN8
imag_bfp_1_in[7] => Mux87.IN7
imag_bfp_1_in[7] => Mux88.IN6
imag_bfp_1_in[8] => Mux83.IN10
imag_bfp_1_in[8] => Mux84.IN9
imag_bfp_1_in[8] => Mux85.IN8
imag_bfp_1_in[8] => Mux86.IN7
imag_bfp_1_in[8] => Mux87.IN6
imag_bfp_1_in[9] => Mux82.IN10
imag_bfp_1_in[9] => Mux83.IN9
imag_bfp_1_in[9] => Mux84.IN8
imag_bfp_1_in[9] => Mux85.IN7
imag_bfp_1_in[9] => Mux86.IN6
imag_bfp_1_in[10] => Mux81.IN10
imag_bfp_1_in[10] => Mux82.IN9
imag_bfp_1_in[10] => Mux83.IN8
imag_bfp_1_in[10] => Mux84.IN7
imag_bfp_1_in[10] => Mux85.IN6
imag_bfp_1_in[11] => Mux80.IN10
imag_bfp_1_in[11] => Mux81.IN9
imag_bfp_1_in[11] => Mux82.IN8
imag_bfp_1_in[11] => Mux83.IN7
imag_bfp_1_in[11] => Mux84.IN6
imag_bfp_1_in[12] => Mux80.IN9
imag_bfp_1_in[12] => Mux81.IN8
imag_bfp_1_in[12] => Mux82.IN7
imag_bfp_1_in[12] => Mux83.IN6
imag_bfp_1_in[13] => Mux80.IN8
imag_bfp_1_in[13] => Mux81.IN7
imag_bfp_1_in[13] => Mux82.IN6
imag_bfp_1_in[14] => Mux80.IN7
imag_bfp_1_in[14] => Mux81.IN6
imag_bfp_1_in[15] => Mux80.IN6
imag_bfp_2_in[0] => Mux107.IN10
imag_bfp_2_in[0] => Mux108.IN10
imag_bfp_2_in[0] => Mux109.IN10
imag_bfp_2_in[0] => Mux110.IN10
imag_bfp_2_in[0] => Mux111.IN10
imag_bfp_2_in[1] => Mux106.IN10
imag_bfp_2_in[1] => Mux107.IN9
imag_bfp_2_in[1] => Mux108.IN9
imag_bfp_2_in[1] => Mux109.IN9
imag_bfp_2_in[1] => Mux110.IN9
imag_bfp_2_in[2] => Mux105.IN10
imag_bfp_2_in[2] => Mux106.IN9
imag_bfp_2_in[2] => Mux107.IN8
imag_bfp_2_in[2] => Mux108.IN8
imag_bfp_2_in[2] => Mux109.IN8
imag_bfp_2_in[3] => Mux104.IN10
imag_bfp_2_in[3] => Mux105.IN9
imag_bfp_2_in[3] => Mux106.IN8
imag_bfp_2_in[3] => Mux107.IN7
imag_bfp_2_in[3] => Mux108.IN7
imag_bfp_2_in[4] => Mux103.IN10
imag_bfp_2_in[4] => Mux104.IN9
imag_bfp_2_in[4] => Mux105.IN8
imag_bfp_2_in[4] => Mux106.IN7
imag_bfp_2_in[4] => Mux107.IN6
imag_bfp_2_in[5] => Mux102.IN10
imag_bfp_2_in[5] => Mux103.IN9
imag_bfp_2_in[5] => Mux104.IN8
imag_bfp_2_in[5] => Mux105.IN7
imag_bfp_2_in[5] => Mux106.IN6
imag_bfp_2_in[6] => Mux101.IN10
imag_bfp_2_in[6] => Mux102.IN9
imag_bfp_2_in[6] => Mux103.IN8
imag_bfp_2_in[6] => Mux104.IN7
imag_bfp_2_in[6] => Mux105.IN6
imag_bfp_2_in[7] => Mux100.IN10
imag_bfp_2_in[7] => Mux101.IN9
imag_bfp_2_in[7] => Mux102.IN8
imag_bfp_2_in[7] => Mux103.IN7
imag_bfp_2_in[7] => Mux104.IN6
imag_bfp_2_in[8] => Mux99.IN10
imag_bfp_2_in[8] => Mux100.IN9
imag_bfp_2_in[8] => Mux101.IN8
imag_bfp_2_in[8] => Mux102.IN7
imag_bfp_2_in[8] => Mux103.IN6
imag_bfp_2_in[9] => Mux98.IN10
imag_bfp_2_in[9] => Mux99.IN9
imag_bfp_2_in[9] => Mux100.IN8
imag_bfp_2_in[9] => Mux101.IN7
imag_bfp_2_in[9] => Mux102.IN6
imag_bfp_2_in[10] => Mux97.IN10
imag_bfp_2_in[10] => Mux98.IN9
imag_bfp_2_in[10] => Mux99.IN8
imag_bfp_2_in[10] => Mux100.IN7
imag_bfp_2_in[10] => Mux101.IN6
imag_bfp_2_in[11] => Mux96.IN10
imag_bfp_2_in[11] => Mux97.IN9
imag_bfp_2_in[11] => Mux98.IN8
imag_bfp_2_in[11] => Mux99.IN7
imag_bfp_2_in[11] => Mux100.IN6
imag_bfp_2_in[12] => Mux96.IN9
imag_bfp_2_in[12] => Mux97.IN8
imag_bfp_2_in[12] => Mux98.IN7
imag_bfp_2_in[12] => Mux99.IN6
imag_bfp_2_in[13] => Mux96.IN8
imag_bfp_2_in[13] => Mux97.IN7
imag_bfp_2_in[13] => Mux98.IN6
imag_bfp_2_in[14] => Mux96.IN7
imag_bfp_2_in[14] => Mux97.IN6
imag_bfp_2_in[15] => Mux96.IN6
imag_bfp_3_in[0] => Mux123.IN10
imag_bfp_3_in[0] => Mux124.IN10
imag_bfp_3_in[0] => Mux125.IN10
imag_bfp_3_in[0] => Mux126.IN10
imag_bfp_3_in[0] => Mux127.IN10
imag_bfp_3_in[1] => Mux122.IN10
imag_bfp_3_in[1] => Mux123.IN9
imag_bfp_3_in[1] => Mux124.IN9
imag_bfp_3_in[1] => Mux125.IN9
imag_bfp_3_in[1] => Mux126.IN9
imag_bfp_3_in[2] => Mux121.IN10
imag_bfp_3_in[2] => Mux122.IN9
imag_bfp_3_in[2] => Mux123.IN8
imag_bfp_3_in[2] => Mux124.IN8
imag_bfp_3_in[2] => Mux125.IN8
imag_bfp_3_in[3] => Mux120.IN10
imag_bfp_3_in[3] => Mux121.IN9
imag_bfp_3_in[3] => Mux122.IN8
imag_bfp_3_in[3] => Mux123.IN7
imag_bfp_3_in[3] => Mux124.IN7
imag_bfp_3_in[4] => Mux119.IN10
imag_bfp_3_in[4] => Mux120.IN9
imag_bfp_3_in[4] => Mux121.IN8
imag_bfp_3_in[4] => Mux122.IN7
imag_bfp_3_in[4] => Mux123.IN6
imag_bfp_3_in[5] => Mux118.IN10
imag_bfp_3_in[5] => Mux119.IN9
imag_bfp_3_in[5] => Mux120.IN8
imag_bfp_3_in[5] => Mux121.IN7
imag_bfp_3_in[5] => Mux122.IN6
imag_bfp_3_in[6] => Mux117.IN10
imag_bfp_3_in[6] => Mux118.IN9
imag_bfp_3_in[6] => Mux119.IN8
imag_bfp_3_in[6] => Mux120.IN7
imag_bfp_3_in[6] => Mux121.IN6
imag_bfp_3_in[7] => Mux116.IN10
imag_bfp_3_in[7] => Mux117.IN9
imag_bfp_3_in[7] => Mux118.IN8
imag_bfp_3_in[7] => Mux119.IN7
imag_bfp_3_in[7] => Mux120.IN6
imag_bfp_3_in[8] => Mux115.IN10
imag_bfp_3_in[8] => Mux116.IN9
imag_bfp_3_in[8] => Mux117.IN8
imag_bfp_3_in[8] => Mux118.IN7
imag_bfp_3_in[8] => Mux119.IN6
imag_bfp_3_in[9] => Mux114.IN10
imag_bfp_3_in[9] => Mux115.IN9
imag_bfp_3_in[9] => Mux116.IN8
imag_bfp_3_in[9] => Mux117.IN7
imag_bfp_3_in[9] => Mux118.IN6
imag_bfp_3_in[10] => Mux113.IN10
imag_bfp_3_in[10] => Mux114.IN9
imag_bfp_3_in[10] => Mux115.IN8
imag_bfp_3_in[10] => Mux116.IN7
imag_bfp_3_in[10] => Mux117.IN6
imag_bfp_3_in[11] => Mux112.IN10
imag_bfp_3_in[11] => Mux113.IN9
imag_bfp_3_in[11] => Mux114.IN8
imag_bfp_3_in[11] => Mux115.IN7
imag_bfp_3_in[11] => Mux116.IN6
imag_bfp_3_in[12] => Mux112.IN9
imag_bfp_3_in[12] => Mux113.IN8
imag_bfp_3_in[12] => Mux114.IN7
imag_bfp_3_in[12] => Mux115.IN6
imag_bfp_3_in[13] => Mux112.IN8
imag_bfp_3_in[13] => Mux113.IN7
imag_bfp_3_in[13] => Mux114.IN6
imag_bfp_3_in[14] => Mux112.IN7
imag_bfp_3_in[14] => Mux113.IN6
imag_bfp_3_in[15] => Mux112.IN6
bfp_factor[0] => Mux0.IN5
bfp_factor[0] => Mux1.IN5
bfp_factor[0] => Mux2.IN5
bfp_factor[0] => Mux3.IN5
bfp_factor[0] => Mux4.IN5
bfp_factor[0] => Mux5.IN5
bfp_factor[0] => Mux6.IN5
bfp_factor[0] => Mux7.IN5
bfp_factor[0] => Mux8.IN5
bfp_factor[0] => Mux9.IN5
bfp_factor[0] => Mux10.IN5
bfp_factor[0] => Mux11.IN5
bfp_factor[0] => Mux12.IN6
bfp_factor[0] => Mux13.IN7
bfp_factor[0] => Mux14.IN8
bfp_factor[0] => Mux15.IN9
bfp_factor[0] => Mux16.IN5
bfp_factor[0] => Mux17.IN5
bfp_factor[0] => Mux18.IN5
bfp_factor[0] => Mux19.IN5
bfp_factor[0] => Mux20.IN5
bfp_factor[0] => Mux21.IN5
bfp_factor[0] => Mux22.IN5
bfp_factor[0] => Mux23.IN5
bfp_factor[0] => Mux24.IN5
bfp_factor[0] => Mux25.IN5
bfp_factor[0] => Mux26.IN5
bfp_factor[0] => Mux27.IN5
bfp_factor[0] => Mux28.IN6
bfp_factor[0] => Mux29.IN7
bfp_factor[0] => Mux30.IN8
bfp_factor[0] => Mux31.IN9
bfp_factor[0] => Mux32.IN5
bfp_factor[0] => Mux33.IN5
bfp_factor[0] => Mux34.IN5
bfp_factor[0] => Mux35.IN5
bfp_factor[0] => Mux36.IN5
bfp_factor[0] => Mux37.IN5
bfp_factor[0] => Mux38.IN5
bfp_factor[0] => Mux39.IN5
bfp_factor[0] => Mux40.IN5
bfp_factor[0] => Mux41.IN5
bfp_factor[0] => Mux42.IN5
bfp_factor[0] => Mux43.IN5
bfp_factor[0] => Mux44.IN6
bfp_factor[0] => Mux45.IN7
bfp_factor[0] => Mux46.IN8
bfp_factor[0] => Mux47.IN9
bfp_factor[0] => Mux48.IN5
bfp_factor[0] => Mux49.IN5
bfp_factor[0] => Mux50.IN5
bfp_factor[0] => Mux51.IN5
bfp_factor[0] => Mux52.IN5
bfp_factor[0] => Mux53.IN5
bfp_factor[0] => Mux54.IN5
bfp_factor[0] => Mux55.IN5
bfp_factor[0] => Mux56.IN5
bfp_factor[0] => Mux57.IN5
bfp_factor[0] => Mux58.IN5
bfp_factor[0] => Mux59.IN5
bfp_factor[0] => Mux60.IN6
bfp_factor[0] => Mux61.IN7
bfp_factor[0] => Mux62.IN8
bfp_factor[0] => Mux63.IN9
bfp_factor[0] => Mux64.IN5
bfp_factor[0] => Mux65.IN5
bfp_factor[0] => Mux66.IN5
bfp_factor[0] => Mux67.IN5
bfp_factor[0] => Mux68.IN5
bfp_factor[0] => Mux69.IN5
bfp_factor[0] => Mux70.IN5
bfp_factor[0] => Mux71.IN5
bfp_factor[0] => Mux72.IN5
bfp_factor[0] => Mux73.IN5
bfp_factor[0] => Mux74.IN5
bfp_factor[0] => Mux75.IN5
bfp_factor[0] => Mux76.IN6
bfp_factor[0] => Mux77.IN7
bfp_factor[0] => Mux78.IN8
bfp_factor[0] => Mux79.IN9
bfp_factor[0] => Mux80.IN5
bfp_factor[0] => Mux81.IN5
bfp_factor[0] => Mux82.IN5
bfp_factor[0] => Mux83.IN5
bfp_factor[0] => Mux84.IN5
bfp_factor[0] => Mux85.IN5
bfp_factor[0] => Mux86.IN5
bfp_factor[0] => Mux87.IN5
bfp_factor[0] => Mux88.IN5
bfp_factor[0] => Mux89.IN5
bfp_factor[0] => Mux90.IN5
bfp_factor[0] => Mux91.IN5
bfp_factor[0] => Mux92.IN6
bfp_factor[0] => Mux93.IN7
bfp_factor[0] => Mux94.IN8
bfp_factor[0] => Mux95.IN9
bfp_factor[0] => Mux96.IN5
bfp_factor[0] => Mux97.IN5
bfp_factor[0] => Mux98.IN5
bfp_factor[0] => Mux99.IN5
bfp_factor[0] => Mux100.IN5
bfp_factor[0] => Mux101.IN5
bfp_factor[0] => Mux102.IN5
bfp_factor[0] => Mux103.IN5
bfp_factor[0] => Mux104.IN5
bfp_factor[0] => Mux105.IN5
bfp_factor[0] => Mux106.IN5
bfp_factor[0] => Mux107.IN5
bfp_factor[0] => Mux108.IN6
bfp_factor[0] => Mux109.IN7
bfp_factor[0] => Mux110.IN8
bfp_factor[0] => Mux111.IN9
bfp_factor[0] => Mux112.IN5
bfp_factor[0] => Mux113.IN5
bfp_factor[0] => Mux114.IN5
bfp_factor[0] => Mux115.IN5
bfp_factor[0] => Mux116.IN5
bfp_factor[0] => Mux117.IN5
bfp_factor[0] => Mux118.IN5
bfp_factor[0] => Mux119.IN5
bfp_factor[0] => Mux120.IN5
bfp_factor[0] => Mux121.IN5
bfp_factor[0] => Mux122.IN5
bfp_factor[0] => Mux123.IN5
bfp_factor[0] => Mux124.IN6
bfp_factor[0] => Mux125.IN7
bfp_factor[0] => Mux126.IN8
bfp_factor[0] => Mux127.IN9
bfp_factor[1] => Mux0.IN4
bfp_factor[1] => Mux1.IN4
bfp_factor[1] => Mux2.IN4
bfp_factor[1] => Mux3.IN4
bfp_factor[1] => Mux4.IN4
bfp_factor[1] => Mux5.IN4
bfp_factor[1] => Mux6.IN4
bfp_factor[1] => Mux7.IN4
bfp_factor[1] => Mux8.IN4
bfp_factor[1] => Mux9.IN4
bfp_factor[1] => Mux10.IN4
bfp_factor[1] => Mux11.IN4
bfp_factor[1] => Mux12.IN5
bfp_factor[1] => Mux13.IN6
bfp_factor[1] => Mux14.IN7
bfp_factor[1] => Mux15.IN8
bfp_factor[1] => Mux16.IN4
bfp_factor[1] => Mux17.IN4
bfp_factor[1] => Mux18.IN4
bfp_factor[1] => Mux19.IN4
bfp_factor[1] => Mux20.IN4
bfp_factor[1] => Mux21.IN4
bfp_factor[1] => Mux22.IN4
bfp_factor[1] => Mux23.IN4
bfp_factor[1] => Mux24.IN4
bfp_factor[1] => Mux25.IN4
bfp_factor[1] => Mux26.IN4
bfp_factor[1] => Mux27.IN4
bfp_factor[1] => Mux28.IN5
bfp_factor[1] => Mux29.IN6
bfp_factor[1] => Mux30.IN7
bfp_factor[1] => Mux31.IN8
bfp_factor[1] => Mux32.IN4
bfp_factor[1] => Mux33.IN4
bfp_factor[1] => Mux34.IN4
bfp_factor[1] => Mux35.IN4
bfp_factor[1] => Mux36.IN4
bfp_factor[1] => Mux37.IN4
bfp_factor[1] => Mux38.IN4
bfp_factor[1] => Mux39.IN4
bfp_factor[1] => Mux40.IN4
bfp_factor[1] => Mux41.IN4
bfp_factor[1] => Mux42.IN4
bfp_factor[1] => Mux43.IN4
bfp_factor[1] => Mux44.IN5
bfp_factor[1] => Mux45.IN6
bfp_factor[1] => Mux46.IN7
bfp_factor[1] => Mux47.IN8
bfp_factor[1] => Mux48.IN4
bfp_factor[1] => Mux49.IN4
bfp_factor[1] => Mux50.IN4
bfp_factor[1] => Mux51.IN4
bfp_factor[1] => Mux52.IN4
bfp_factor[1] => Mux53.IN4
bfp_factor[1] => Mux54.IN4
bfp_factor[1] => Mux55.IN4
bfp_factor[1] => Mux56.IN4
bfp_factor[1] => Mux57.IN4
bfp_factor[1] => Mux58.IN4
bfp_factor[1] => Mux59.IN4
bfp_factor[1] => Mux60.IN5
bfp_factor[1] => Mux61.IN6
bfp_factor[1] => Mux62.IN7
bfp_factor[1] => Mux63.IN8
bfp_factor[1] => Mux64.IN4
bfp_factor[1] => Mux65.IN4
bfp_factor[1] => Mux66.IN4
bfp_factor[1] => Mux67.IN4
bfp_factor[1] => Mux68.IN4
bfp_factor[1] => Mux69.IN4
bfp_factor[1] => Mux70.IN4
bfp_factor[1] => Mux71.IN4
bfp_factor[1] => Mux72.IN4
bfp_factor[1] => Mux73.IN4
bfp_factor[1] => Mux74.IN4
bfp_factor[1] => Mux75.IN4
bfp_factor[1] => Mux76.IN5
bfp_factor[1] => Mux77.IN6
bfp_factor[1] => Mux78.IN7
bfp_factor[1] => Mux79.IN8
bfp_factor[1] => Mux80.IN4
bfp_factor[1] => Mux81.IN4
bfp_factor[1] => Mux82.IN4
bfp_factor[1] => Mux83.IN4
bfp_factor[1] => Mux84.IN4
bfp_factor[1] => Mux85.IN4
bfp_factor[1] => Mux86.IN4
bfp_factor[1] => Mux87.IN4
bfp_factor[1] => Mux88.IN4
bfp_factor[1] => Mux89.IN4
bfp_factor[1] => Mux90.IN4
bfp_factor[1] => Mux91.IN4
bfp_factor[1] => Mux92.IN5
bfp_factor[1] => Mux93.IN6
bfp_factor[1] => Mux94.IN7
bfp_factor[1] => Mux95.IN8
bfp_factor[1] => Mux96.IN4
bfp_factor[1] => Mux97.IN4
bfp_factor[1] => Mux98.IN4
bfp_factor[1] => Mux99.IN4
bfp_factor[1] => Mux100.IN4
bfp_factor[1] => Mux101.IN4
bfp_factor[1] => Mux102.IN4
bfp_factor[1] => Mux103.IN4
bfp_factor[1] => Mux104.IN4
bfp_factor[1] => Mux105.IN4
bfp_factor[1] => Mux106.IN4
bfp_factor[1] => Mux107.IN4
bfp_factor[1] => Mux108.IN5
bfp_factor[1] => Mux109.IN6
bfp_factor[1] => Mux110.IN7
bfp_factor[1] => Mux111.IN8
bfp_factor[1] => Mux112.IN4
bfp_factor[1] => Mux113.IN4
bfp_factor[1] => Mux114.IN4
bfp_factor[1] => Mux115.IN4
bfp_factor[1] => Mux116.IN4
bfp_factor[1] => Mux117.IN4
bfp_factor[1] => Mux118.IN4
bfp_factor[1] => Mux119.IN4
bfp_factor[1] => Mux120.IN4
bfp_factor[1] => Mux121.IN4
bfp_factor[1] => Mux122.IN4
bfp_factor[1] => Mux123.IN4
bfp_factor[1] => Mux124.IN5
bfp_factor[1] => Mux125.IN6
bfp_factor[1] => Mux126.IN7
bfp_factor[1] => Mux127.IN8
bfp_factor[2] => Mux0.IN3
bfp_factor[2] => Mux1.IN3
bfp_factor[2] => Mux2.IN3
bfp_factor[2] => Mux3.IN3
bfp_factor[2] => Mux4.IN3
bfp_factor[2] => Mux5.IN3
bfp_factor[2] => Mux6.IN3
bfp_factor[2] => Mux7.IN3
bfp_factor[2] => Mux8.IN3
bfp_factor[2] => Mux9.IN3
bfp_factor[2] => Mux10.IN3
bfp_factor[2] => Mux11.IN3
bfp_factor[2] => Mux12.IN4
bfp_factor[2] => Mux13.IN5
bfp_factor[2] => Mux14.IN6
bfp_factor[2] => Mux15.IN7
bfp_factor[2] => Mux16.IN3
bfp_factor[2] => Mux17.IN3
bfp_factor[2] => Mux18.IN3
bfp_factor[2] => Mux19.IN3
bfp_factor[2] => Mux20.IN3
bfp_factor[2] => Mux21.IN3
bfp_factor[2] => Mux22.IN3
bfp_factor[2] => Mux23.IN3
bfp_factor[2] => Mux24.IN3
bfp_factor[2] => Mux25.IN3
bfp_factor[2] => Mux26.IN3
bfp_factor[2] => Mux27.IN3
bfp_factor[2] => Mux28.IN4
bfp_factor[2] => Mux29.IN5
bfp_factor[2] => Mux30.IN6
bfp_factor[2] => Mux31.IN7
bfp_factor[2] => Mux32.IN3
bfp_factor[2] => Mux33.IN3
bfp_factor[2] => Mux34.IN3
bfp_factor[2] => Mux35.IN3
bfp_factor[2] => Mux36.IN3
bfp_factor[2] => Mux37.IN3
bfp_factor[2] => Mux38.IN3
bfp_factor[2] => Mux39.IN3
bfp_factor[2] => Mux40.IN3
bfp_factor[2] => Mux41.IN3
bfp_factor[2] => Mux42.IN3
bfp_factor[2] => Mux43.IN3
bfp_factor[2] => Mux44.IN4
bfp_factor[2] => Mux45.IN5
bfp_factor[2] => Mux46.IN6
bfp_factor[2] => Mux47.IN7
bfp_factor[2] => Mux48.IN3
bfp_factor[2] => Mux49.IN3
bfp_factor[2] => Mux50.IN3
bfp_factor[2] => Mux51.IN3
bfp_factor[2] => Mux52.IN3
bfp_factor[2] => Mux53.IN3
bfp_factor[2] => Mux54.IN3
bfp_factor[2] => Mux55.IN3
bfp_factor[2] => Mux56.IN3
bfp_factor[2] => Mux57.IN3
bfp_factor[2] => Mux58.IN3
bfp_factor[2] => Mux59.IN3
bfp_factor[2] => Mux60.IN4
bfp_factor[2] => Mux61.IN5
bfp_factor[2] => Mux62.IN6
bfp_factor[2] => Mux63.IN7
bfp_factor[2] => Mux64.IN3
bfp_factor[2] => Mux65.IN3
bfp_factor[2] => Mux66.IN3
bfp_factor[2] => Mux67.IN3
bfp_factor[2] => Mux68.IN3
bfp_factor[2] => Mux69.IN3
bfp_factor[2] => Mux70.IN3
bfp_factor[2] => Mux71.IN3
bfp_factor[2] => Mux72.IN3
bfp_factor[2] => Mux73.IN3
bfp_factor[2] => Mux74.IN3
bfp_factor[2] => Mux75.IN3
bfp_factor[2] => Mux76.IN4
bfp_factor[2] => Mux77.IN5
bfp_factor[2] => Mux78.IN6
bfp_factor[2] => Mux79.IN7
bfp_factor[2] => Mux80.IN3
bfp_factor[2] => Mux81.IN3
bfp_factor[2] => Mux82.IN3
bfp_factor[2] => Mux83.IN3
bfp_factor[2] => Mux84.IN3
bfp_factor[2] => Mux85.IN3
bfp_factor[2] => Mux86.IN3
bfp_factor[2] => Mux87.IN3
bfp_factor[2] => Mux88.IN3
bfp_factor[2] => Mux89.IN3
bfp_factor[2] => Mux90.IN3
bfp_factor[2] => Mux91.IN3
bfp_factor[2] => Mux92.IN4
bfp_factor[2] => Mux93.IN5
bfp_factor[2] => Mux94.IN6
bfp_factor[2] => Mux95.IN7
bfp_factor[2] => Mux96.IN3
bfp_factor[2] => Mux97.IN3
bfp_factor[2] => Mux98.IN3
bfp_factor[2] => Mux99.IN3
bfp_factor[2] => Mux100.IN3
bfp_factor[2] => Mux101.IN3
bfp_factor[2] => Mux102.IN3
bfp_factor[2] => Mux103.IN3
bfp_factor[2] => Mux104.IN3
bfp_factor[2] => Mux105.IN3
bfp_factor[2] => Mux106.IN3
bfp_factor[2] => Mux107.IN3
bfp_factor[2] => Mux108.IN4
bfp_factor[2] => Mux109.IN5
bfp_factor[2] => Mux110.IN6
bfp_factor[2] => Mux111.IN7
bfp_factor[2] => Mux112.IN3
bfp_factor[2] => Mux113.IN3
bfp_factor[2] => Mux114.IN3
bfp_factor[2] => Mux115.IN3
bfp_factor[2] => Mux116.IN3
bfp_factor[2] => Mux117.IN3
bfp_factor[2] => Mux118.IN3
bfp_factor[2] => Mux119.IN3
bfp_factor[2] => Mux120.IN3
bfp_factor[2] => Mux121.IN3
bfp_factor[2] => Mux122.IN3
bfp_factor[2] => Mux123.IN3
bfp_factor[2] => Mux124.IN4
bfp_factor[2] => Mux125.IN5
bfp_factor[2] => Mux126.IN6
bfp_factor[2] => Mux127.IN7
real_bfp_0_out[0] <= r_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[1] <= r_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[2] <= r_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[3] <= r_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[4] <= r_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[5] <= r_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[6] <= r_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[7] <= r_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[8] <= r_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[9] <= r_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[10] <= r_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[11] <= r_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[12] <= r_array_out[0][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[13] <= r_array_out[0][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[14] <= r_array_out[0][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_0_out[15] <= r_array_out[0][15].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[0] <= r_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[1] <= r_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[2] <= r_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[3] <= r_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[4] <= r_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[5] <= r_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[6] <= r_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[7] <= r_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[8] <= r_array_out[1][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[9] <= r_array_out[1][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[10] <= r_array_out[1][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[11] <= r_array_out[1][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[12] <= r_array_out[1][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[13] <= r_array_out[1][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[14] <= r_array_out[1][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_1_out[15] <= r_array_out[1][15].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[0] <= r_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[1] <= r_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[2] <= r_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[3] <= r_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[4] <= r_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[5] <= r_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[6] <= r_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[7] <= r_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[8] <= r_array_out[2][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[9] <= r_array_out[2][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[10] <= r_array_out[2][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[11] <= r_array_out[2][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[12] <= r_array_out[2][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[13] <= r_array_out[2][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[14] <= r_array_out[2][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_2_out[15] <= r_array_out[2][15].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[0] <= r_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[1] <= r_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[2] <= r_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[3] <= r_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[4] <= r_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[5] <= r_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[6] <= r_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[7] <= r_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[8] <= r_array_out[3][8].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[9] <= r_array_out[3][9].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[10] <= r_array_out[3][10].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[11] <= r_array_out[3][11].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[12] <= r_array_out[3][12].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[13] <= r_array_out[3][13].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[14] <= r_array_out[3][14].DB_MAX_OUTPUT_PORT_TYPE
real_bfp_3_out[15] <= r_array_out[3][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[0] <= i_array_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[1] <= i_array_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[2] <= i_array_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[3] <= i_array_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[4] <= i_array_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[5] <= i_array_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[6] <= i_array_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[7] <= i_array_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[8] <= i_array_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[9] <= i_array_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[10] <= i_array_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[11] <= i_array_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[12] <= i_array_out[0][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[13] <= i_array_out[0][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[14] <= i_array_out[0][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_0_out[15] <= i_array_out[0][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[0] <= i_array_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[1] <= i_array_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[2] <= i_array_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[3] <= i_array_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[4] <= i_array_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[5] <= i_array_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[6] <= i_array_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[7] <= i_array_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[8] <= i_array_out[1][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[9] <= i_array_out[1][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[10] <= i_array_out[1][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[11] <= i_array_out[1][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[12] <= i_array_out[1][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[13] <= i_array_out[1][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[14] <= i_array_out[1][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_1_out[15] <= i_array_out[1][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[0] <= i_array_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[1] <= i_array_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[2] <= i_array_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[3] <= i_array_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[4] <= i_array_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[5] <= i_array_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[6] <= i_array_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[7] <= i_array_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[8] <= i_array_out[2][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[9] <= i_array_out[2][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[10] <= i_array_out[2][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[11] <= i_array_out[2][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[12] <= i_array_out[2][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[13] <= i_array_out[2][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[14] <= i_array_out[2][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_2_out[15] <= i_array_out[2][15].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[0] <= i_array_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[1] <= i_array_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[2] <= i_array_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[3] <= i_array_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[4] <= i_array_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[5] <= i_array_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[6] <= i_array_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[7] <= i_array_out[3][7].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[8] <= i_array_out[3][8].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[9] <= i_array_out[3][9].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[10] <= i_array_out[3][10].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[11] <= i_array_out[3][11].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[12] <= i_array_out[3][12].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[13] <= i_array_out[3][13].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[14] <= i_array_out[3][14].DB_MAX_OUTPUT_PORT_TYPE
imag_bfp_3_out[15] <= i_array_out[3][15].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1
clk => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.clk
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_i_tmp[16].CLK
clk => result_i_tmp[17].CLK
clk => result_i_tmp[18].CLK
clk => result_i_tmp[19].CLK
clk => result_i_tmp[20].CLK
clk => result_i_tmp[21].CLK
clk => result_i_tmp[22].CLK
clk => result_i_tmp[23].CLK
clk => result_i_tmp[24].CLK
clk => result_i_tmp[25].CLK
clk => result_i_tmp[26].CLK
clk => result_i_tmp[27].CLK
clk => result_i_tmp[28].CLK
clk => result_i_tmp[29].CLK
clk => result_i_tmp[30].CLK
clk => result_i_tmp[31].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => result_r_tmp[16].CLK
clk => result_r_tmp[17].CLK
clk => result_r_tmp[18].CLK
clk => result_r_tmp[19].CLK
clk => result_r_tmp[20].CLK
clk => result_r_tmp[21].CLK
clk => result_r_tmp[22].CLK
clk => result_r_tmp[23].CLK
clk => result_r_tmp[24].CLK
clk => result_r_tmp[25].CLK
clk => result_r_tmp[26].CLK
clk => result_r_tmp[27].CLK
clk => result_r_tmp[28].CLK
clk => result_r_tmp[29].CLK
clk => result_r_tmp[30].CLK
clk => result_r_tmp[31].CLK
clk => asj_fft_pround:u0.clk
clk => asj_fft_pround:u1.clk
clk => asj_fft_tdl:real_delay.clk
clk => asj_fft_tdl:imag_delay.clk
global_clock_enable => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.global_clock_enable
global_clock_enable => asj_fft_pround:u0.global_clock_enable
global_clock_enable => asj_fft_pround:u1.global_clock_enable
global_clock_enable => asj_fft_tdl:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_i_tmp[16].ENA
global_clock_enable => result_i_tmp[17].ENA
global_clock_enable => result_i_tmp[18].ENA
global_clock_enable => result_i_tmp[19].ENA
global_clock_enable => result_i_tmp[20].ENA
global_clock_enable => result_i_tmp[21].ENA
global_clock_enable => result_i_tmp[22].ENA
global_clock_enable => result_i_tmp[23].ENA
global_clock_enable => result_i_tmp[24].ENA
global_clock_enable => result_i_tmp[25].ENA
global_clock_enable => result_i_tmp[26].ENA
global_clock_enable => result_i_tmp[27].ENA
global_clock_enable => result_i_tmp[28].ENA
global_clock_enable => result_i_tmp[29].ENA
global_clock_enable => result_i_tmp[30].ENA
global_clock_enable => result_i_tmp[31].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
global_clock_enable => result_r_tmp[16].ENA
global_clock_enable => result_r_tmp[17].ENA
global_clock_enable => result_r_tmp[18].ENA
global_clock_enable => result_r_tmp[19].ENA
global_clock_enable => result_r_tmp[20].ENA
global_clock_enable => result_r_tmp[21].ENA
global_clock_enable => result_r_tmp[22].ENA
global_clock_enable => result_r_tmp[23].ENA
global_clock_enable => result_r_tmp[24].ENA
global_clock_enable => result_r_tmp[25].ENA
global_clock_enable => result_r_tmp[26].ENA
global_clock_enable => result_r_tmp[27].ENA
global_clock_enable => result_r_tmp[28].ENA
global_clock_enable => result_r_tmp[29].ENA
global_clock_enable => result_r_tmp[30].ENA
global_clock_enable => result_r_tmp[31].ENA
reset => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.reset
reset => result_i_tmp[0].ACLR
reset => result_i_tmp[1].ACLR
reset => result_i_tmp[2].ACLR
reset => result_i_tmp[3].ACLR
reset => result_i_tmp[4].ACLR
reset => result_i_tmp[5].ACLR
reset => result_i_tmp[6].ACLR
reset => result_i_tmp[7].ACLR
reset => result_i_tmp[8].ACLR
reset => result_i_tmp[9].ACLR
reset => result_i_tmp[10].ACLR
reset => result_i_tmp[11].ACLR
reset => result_i_tmp[12].ACLR
reset => result_i_tmp[13].ACLR
reset => result_i_tmp[14].ACLR
reset => result_i_tmp[15].ACLR
reset => result_i_tmp[16].ACLR
reset => result_i_tmp[17].ACLR
reset => result_i_tmp[18].ACLR
reset => result_i_tmp[19].ACLR
reset => result_i_tmp[20].ACLR
reset => result_i_tmp[21].ACLR
reset => result_i_tmp[22].ACLR
reset => result_i_tmp[23].ACLR
reset => result_i_tmp[24].ACLR
reset => result_i_tmp[25].ACLR
reset => result_i_tmp[26].ACLR
reset => result_i_tmp[27].ACLR
reset => result_i_tmp[28].ACLR
reset => result_i_tmp[29].ACLR
reset => result_i_tmp[30].ACLR
reset => result_i_tmp[31].ACLR
reset => result_r_tmp[0].ACLR
reset => result_r_tmp[1].ACLR
reset => result_r_tmp[2].ACLR
reset => result_r_tmp[3].ACLR
reset => result_r_tmp[4].ACLR
reset => result_r_tmp[5].ACLR
reset => result_r_tmp[6].ACLR
reset => result_r_tmp[7].ACLR
reset => result_r_tmp[8].ACLR
reset => result_r_tmp[9].ACLR
reset => result_r_tmp[10].ACLR
reset => result_r_tmp[11].ACLR
reset => result_r_tmp[12].ACLR
reset => result_r_tmp[13].ACLR
reset => result_r_tmp[14].ACLR
reset => result_r_tmp[15].ACLR
reset => result_r_tmp[16].ACLR
reset => result_r_tmp[17].ACLR
reset => result_r_tmp[18].ACLR
reset => result_r_tmp[19].ACLR
reset => result_r_tmp[20].ACLR
reset => result_r_tmp[21].ACLR
reset => result_r_tmp[22].ACLR
reset => result_r_tmp[23].ACLR
reset => result_r_tmp[24].ACLR
reset => result_r_tmp[25].ACLR
reset => result_r_tmp[26].ACLR
reset => result_r_tmp[27].ACLR
reset => result_r_tmp[28].ACLR
reset => result_r_tmp[29].ACLR
reset => result_r_tmp[30].ACLR
reset => result_r_tmp[31].ACLR
dataa[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[0]
dataa[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[1]
dataa[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[2]
dataa[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[3]
dataa[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[4]
dataa[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[5]
dataa[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[6]
dataa[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[7]
dataa[8] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[8]
dataa[9] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[9]
dataa[10] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[10]
dataa[11] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[11]
dataa[12] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[12]
dataa[13] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[13]
dataa[14] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[14]
dataa[15] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[15]
datab[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[0]
datab[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[1]
datab[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[2]
datab[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[3]
datab[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[4]
datab[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[5]
datab[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[6]
datab[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[7]
datab[8] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[8]
datab[9] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[9]
datab[10] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[10]
datab[11] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[11]
datab[12] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[12]
datab[13] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[13]
datab[14] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[14]
datab[15] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[15]
datac[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[0]
datac[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[1]
datac[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[2]
datac[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[3]
datac[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[4]
datac[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[5]
datac[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[6]
datac[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[7]
datac[8] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[8]
datac[9] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[9]
datac[10] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[10]
datac[11] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[11]
datac[12] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[12]
datac[13] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[13]
datac[14] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[14]
datac[15] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[15]
datad[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[0]
datad[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[1]
datad[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[2]
datad[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[3]
datad[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[4]
datad[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[5]
datad[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[6]
datad[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[7]
datad[8] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[8]
datad[9] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[9]
datad[10] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[10]
datad[11] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[11]
datad[12] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[12]
datad[13] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[13]
datad[14] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[14]
datad[15] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[15]
real_out[0] <= asj_fft_tdl:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl:real_delay.data_out[7]
real_out[8] <= asj_fft_tdl:real_delay.data_out[8]
real_out[9] <= asj_fft_tdl:real_delay.data_out[9]
real_out[10] <= asj_fft_tdl:real_delay.data_out[10]
real_out[11] <= asj_fft_tdl:real_delay.data_out[11]
real_out[12] <= asj_fft_tdl:real_delay.data_out[12]
real_out[13] <= asj_fft_tdl:real_delay.data_out[13]
real_out[14] <= asj_fft_tdl:real_delay.data_out[14]
real_out[15] <= asj_fft_tdl:real_delay.data_out[15]
imag_out[0] <= asj_fft_tdl:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl:imag_delay.data_out[7]
imag_out[8] <= asj_fft_tdl:imag_delay.data_out[8]
imag_out[9] <= asj_fft_tdl:imag_delay.data_out[9]
imag_out[10] <= asj_fft_tdl:imag_delay.data_out[10]
imag_out[11] <= asj_fft_tdl:imag_delay.data_out[11]
imag_out[12] <= asj_fft_tdl:imag_delay.data_out[12]
imag_out[13] <= asj_fft_tdl:imag_delay.data_out[13]
imag_out[14] <= asj_fft_tdl:imag_delay.data_out[14]
imag_out[15] <= asj_fft_tdl:imag_delay.data_out[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx
clk => iout_sig2[0].CLK
clk => iout_sig2[1].CLK
clk => iout_sig2[2].CLK
clk => iout_sig2[3].CLK
clk => iout_sig2[4].CLK
clk => iout_sig2[5].CLK
clk => iout_sig2[6].CLK
clk => iout_sig2[7].CLK
clk => iout_sig2[8].CLK
clk => iout_sig2[9].CLK
clk => iout_sig2[10].CLK
clk => iout_sig2[11].CLK
clk => iout_sig2[12].CLK
clk => iout_sig2[13].CLK
clk => iout_sig2[14].CLK
clk => iout_sig2[15].CLK
clk => iout_sig2[16].CLK
clk => iout_sig2[17].CLK
clk => iout_sig2[18].CLK
clk => iout_sig2[19].CLK
clk => iout_sig2[20].CLK
clk => iout_sig2[21].CLK
clk => iout_sig2[22].CLK
clk => iout_sig2[23].CLK
clk => iout_sig2[24].CLK
clk => iout_sig2[25].CLK
clk => iout_sig2[26].CLK
clk => iout_sig2[27].CLK
clk => iout_sig2[28].CLK
clk => iout_sig2[29].CLK
clk => iout_sig2[30].CLK
clk => iout_sig2[31].CLK
clk => iout_sig2[32].CLK
clk => rout_sig2[0].CLK
clk => rout_sig2[1].CLK
clk => rout_sig2[2].CLK
clk => rout_sig2[3].CLK
clk => rout_sig2[4].CLK
clk => rout_sig2[5].CLK
clk => rout_sig2[6].CLK
clk => rout_sig2[7].CLK
clk => rout_sig2[8].CLK
clk => rout_sig2[9].CLK
clk => rout_sig2[10].CLK
clk => rout_sig2[11].CLK
clk => rout_sig2[12].CLK
clk => rout_sig2[13].CLK
clk => rout_sig2[14].CLK
clk => rout_sig2[15].CLK
clk => rout_sig2[16].CLK
clk => rout_sig2[17].CLK
clk => rout_sig2[18].CLK
clk => rout_sig2[19].CLK
clk => rout_sig2[20].CLK
clk => rout_sig2[21].CLK
clk => rout_sig2[22].CLK
clk => rout_sig2[23].CLK
clk => rout_sig2[24].CLK
clk => rout_sig2[25].CLK
clk => rout_sig2[26].CLK
clk => rout_sig2[27].CLK
clk => rout_sig2[28].CLK
clk => rout_sig2[29].CLK
clk => rout_sig2[30].CLK
clk => rout_sig2[31].CLK
clk => rout_sig2[32].CLK
clk => iout_sig[0].CLK
clk => iout_sig[1].CLK
clk => iout_sig[2].CLK
clk => iout_sig[3].CLK
clk => iout_sig[4].CLK
clk => iout_sig[5].CLK
clk => iout_sig[6].CLK
clk => iout_sig[7].CLK
clk => iout_sig[8].CLK
clk => iout_sig[9].CLK
clk => iout_sig[10].CLK
clk => iout_sig[11].CLK
clk => iout_sig[12].CLK
clk => iout_sig[13].CLK
clk => iout_sig[14].CLK
clk => iout_sig[15].CLK
clk => iout_sig[16].CLK
clk => iout_sig[17].CLK
clk => iout_sig[18].CLK
clk => iout_sig[19].CLK
clk => iout_sig[20].CLK
clk => iout_sig[21].CLK
clk => iout_sig[22].CLK
clk => iout_sig[23].CLK
clk => iout_sig[24].CLK
clk => iout_sig[25].CLK
clk => iout_sig[26].CLK
clk => iout_sig[27].CLK
clk => iout_sig[28].CLK
clk => iout_sig[29].CLK
clk => iout_sig[30].CLK
clk => iout_sig[31].CLK
clk => iout_sig[32].CLK
clk => rout_sig[0].CLK
clk => rout_sig[1].CLK
clk => rout_sig[2].CLK
clk => rout_sig[3].CLK
clk => rout_sig[4].CLK
clk => rout_sig[5].CLK
clk => rout_sig[6].CLK
clk => rout_sig[7].CLK
clk => rout_sig[8].CLK
clk => rout_sig[9].CLK
clk => rout_sig[10].CLK
clk => rout_sig[11].CLK
clk => rout_sig[12].CLK
clk => rout_sig[13].CLK
clk => rout_sig[14].CLK
clk => rout_sig[15].CLK
clk => rout_sig[16].CLK
clk => rout_sig[17].CLK
clk => rout_sig[18].CLK
clk => rout_sig[19].CLK
clk => rout_sig[20].CLK
clk => rout_sig[21].CLK
clk => rout_sig[22].CLK
clk => rout_sig[23].CLK
clk => rout_sig[24].CLK
clk => rout_sig[25].CLK
clk => rout_sig[26].CLK
clk => rout_sig[27].CLK
clk => rout_sig[28].CLK
clk => rout_sig[29].CLK
clk => rout_sig[30].CLK
clk => rout_sig[31].CLK
clk => rout_sig[32].CLK
clk => d_reg[0].CLK
clk => d_reg[1].CLK
clk => d_reg[2].CLK
clk => d_reg[3].CLK
clk => d_reg[4].CLK
clk => d_reg[5].CLK
clk => d_reg[6].CLK
clk => d_reg[7].CLK
clk => d_reg[8].CLK
clk => d_reg[9].CLK
clk => d_reg[10].CLK
clk => d_reg[11].CLK
clk => d_reg[12].CLK
clk => d_reg[13].CLK
clk => d_reg[14].CLK
clk => d_reg[15].CLK
clk => c_reg[0].CLK
clk => c_reg[1].CLK
clk => c_reg[2].CLK
clk => c_reg[3].CLK
clk => c_reg[4].CLK
clk => c_reg[5].CLK
clk => c_reg[6].CLK
clk => c_reg[7].CLK
clk => c_reg[8].CLK
clk => c_reg[9].CLK
clk => c_reg[10].CLK
clk => c_reg[11].CLK
clk => c_reg[12].CLK
clk => c_reg[13].CLK
clk => c_reg[14].CLK
clk => c_reg[15].CLK
clk => b_reg[0].CLK
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => b_reg[8].CLK
clk => b_reg[9].CLK
clk => b_reg[10].CLK
clk => b_reg[11].CLK
clk => b_reg[12].CLK
clk => b_reg[13].CLK
clk => b_reg[14].CLK
clk => b_reg[15].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
clk => a_reg[8].CLK
clk => a_reg[9].CLK
clk => a_reg[10].CLK
clk => a_reg[11].CLK
clk => a_reg[12].CLK
clk => a_reg[13].CLK
clk => a_reg[14].CLK
clk => a_reg[15].CLK
reset => iout_sig2[0].ACLR
reset => iout_sig2[1].ACLR
reset => iout_sig2[2].ACLR
reset => iout_sig2[3].ACLR
reset => iout_sig2[4].ACLR
reset => iout_sig2[5].ACLR
reset => iout_sig2[6].ACLR
reset => iout_sig2[7].ACLR
reset => iout_sig2[8].ACLR
reset => iout_sig2[9].ACLR
reset => iout_sig2[10].ACLR
reset => iout_sig2[11].ACLR
reset => iout_sig2[12].ACLR
reset => iout_sig2[13].ACLR
reset => iout_sig2[14].ACLR
reset => iout_sig2[15].ACLR
reset => iout_sig2[16].ACLR
reset => iout_sig2[17].ACLR
reset => iout_sig2[18].ACLR
reset => iout_sig2[19].ACLR
reset => iout_sig2[20].ACLR
reset => iout_sig2[21].ACLR
reset => iout_sig2[22].ACLR
reset => iout_sig2[23].ACLR
reset => iout_sig2[24].ACLR
reset => iout_sig2[25].ACLR
reset => iout_sig2[26].ACLR
reset => iout_sig2[27].ACLR
reset => iout_sig2[28].ACLR
reset => iout_sig2[29].ACLR
reset => iout_sig2[30].ACLR
reset => iout_sig2[31].ACLR
reset => iout_sig2[32].ACLR
reset => rout_sig2[0].ACLR
reset => rout_sig2[1].ACLR
reset => rout_sig2[2].ACLR
reset => rout_sig2[3].ACLR
reset => rout_sig2[4].ACLR
reset => rout_sig2[5].ACLR
reset => rout_sig2[6].ACLR
reset => rout_sig2[7].ACLR
reset => rout_sig2[8].ACLR
reset => rout_sig2[9].ACLR
reset => rout_sig2[10].ACLR
reset => rout_sig2[11].ACLR
reset => rout_sig2[12].ACLR
reset => rout_sig2[13].ACLR
reset => rout_sig2[14].ACLR
reset => rout_sig2[15].ACLR
reset => rout_sig2[16].ACLR
reset => rout_sig2[17].ACLR
reset => rout_sig2[18].ACLR
reset => rout_sig2[19].ACLR
reset => rout_sig2[20].ACLR
reset => rout_sig2[21].ACLR
reset => rout_sig2[22].ACLR
reset => rout_sig2[23].ACLR
reset => rout_sig2[24].ACLR
reset => rout_sig2[25].ACLR
reset => rout_sig2[26].ACLR
reset => rout_sig2[27].ACLR
reset => rout_sig2[28].ACLR
reset => rout_sig2[29].ACLR
reset => rout_sig2[30].ACLR
reset => rout_sig2[31].ACLR
reset => rout_sig2[32].ACLR
reset => iout_sig[0].ACLR
reset => iout_sig[1].ACLR
reset => iout_sig[2].ACLR
reset => iout_sig[3].ACLR
reset => iout_sig[4].ACLR
reset => iout_sig[5].ACLR
reset => iout_sig[6].ACLR
reset => iout_sig[7].ACLR
reset => iout_sig[8].ACLR
reset => iout_sig[9].ACLR
reset => iout_sig[10].ACLR
reset => iout_sig[11].ACLR
reset => iout_sig[12].ACLR
reset => iout_sig[13].ACLR
reset => iout_sig[14].ACLR
reset => iout_sig[15].ACLR
reset => iout_sig[16].ACLR
reset => iout_sig[17].ACLR
reset => iout_sig[18].ACLR
reset => iout_sig[19].ACLR
reset => iout_sig[20].ACLR
reset => iout_sig[21].ACLR
reset => iout_sig[22].ACLR
reset => iout_sig[23].ACLR
reset => iout_sig[24].ACLR
reset => iout_sig[25].ACLR
reset => iout_sig[26].ACLR
reset => iout_sig[27].ACLR
reset => iout_sig[28].ACLR
reset => iout_sig[29].ACLR
reset => iout_sig[30].ACLR
reset => iout_sig[31].ACLR
reset => iout_sig[32].ACLR
reset => rout_sig[0].ACLR
reset => rout_sig[1].ACLR
reset => rout_sig[2].ACLR
reset => rout_sig[3].ACLR
reset => rout_sig[4].ACLR
reset => rout_sig[5].ACLR
reset => rout_sig[6].ACLR
reset => rout_sig[7].ACLR
reset => rout_sig[8].ACLR
reset => rout_sig[9].ACLR
reset => rout_sig[10].ACLR
reset => rout_sig[11].ACLR
reset => rout_sig[12].ACLR
reset => rout_sig[13].ACLR
reset => rout_sig[14].ACLR
reset => rout_sig[15].ACLR
reset => rout_sig[16].ACLR
reset => rout_sig[17].ACLR
reset => rout_sig[18].ACLR
reset => rout_sig[19].ACLR
reset => rout_sig[20].ACLR
reset => rout_sig[21].ACLR
reset => rout_sig[22].ACLR
reset => rout_sig[23].ACLR
reset => rout_sig[24].ACLR
reset => rout_sig[25].ACLR
reset => rout_sig[26].ACLR
reset => rout_sig[27].ACLR
reset => rout_sig[28].ACLR
reset => rout_sig[29].ACLR
reset => rout_sig[30].ACLR
reset => rout_sig[31].ACLR
reset => rout_sig[32].ACLR
reset => d_reg[0].ACLR
reset => d_reg[1].ACLR
reset => d_reg[2].ACLR
reset => d_reg[3].ACLR
reset => d_reg[4].ACLR
reset => d_reg[5].ACLR
reset => d_reg[6].ACLR
reset => d_reg[7].ACLR
reset => d_reg[8].ACLR
reset => d_reg[9].ACLR
reset => d_reg[10].ACLR
reset => d_reg[11].ACLR
reset => d_reg[12].ACLR
reset => d_reg[13].ACLR
reset => d_reg[14].ACLR
reset => d_reg[15].ACLR
reset => c_reg[0].ACLR
reset => c_reg[1].ACLR
reset => c_reg[2].ACLR
reset => c_reg[3].ACLR
reset => c_reg[4].ACLR
reset => c_reg[5].ACLR
reset => c_reg[6].ACLR
reset => c_reg[7].ACLR
reset => c_reg[8].ACLR
reset => c_reg[9].ACLR
reset => c_reg[10].ACLR
reset => c_reg[11].ACLR
reset => c_reg[12].ACLR
reset => c_reg[13].ACLR
reset => c_reg[14].ACLR
reset => c_reg[15].ACLR
reset => b_reg[0].ACLR
reset => b_reg[1].ACLR
reset => b_reg[2].ACLR
reset => b_reg[3].ACLR
reset => b_reg[4].ACLR
reset => b_reg[5].ACLR
reset => b_reg[6].ACLR
reset => b_reg[7].ACLR
reset => b_reg[8].ACLR
reset => b_reg[9].ACLR
reset => b_reg[10].ACLR
reset => b_reg[11].ACLR
reset => b_reg[12].ACLR
reset => b_reg[13].ACLR
reset => b_reg[14].ACLR
reset => b_reg[15].ACLR
reset => a_reg[0].ACLR
reset => a_reg[1].ACLR
reset => a_reg[2].ACLR
reset => a_reg[3].ACLR
reset => a_reg[4].ACLR
reset => a_reg[5].ACLR
reset => a_reg[6].ACLR
reset => a_reg[7].ACLR
reset => a_reg[8].ACLR
reset => a_reg[9].ACLR
reset => a_reg[10].ACLR
reset => a_reg[11].ACLR
reset => a_reg[12].ACLR
reset => a_reg[13].ACLR
reset => a_reg[14].ACLR
reset => a_reg[15].ACLR
global_clock_enable => iout_sig2[0].ENA
global_clock_enable => iout_sig2[1].ENA
global_clock_enable => iout_sig2[2].ENA
global_clock_enable => iout_sig2[3].ENA
global_clock_enable => iout_sig2[4].ENA
global_clock_enable => iout_sig2[5].ENA
global_clock_enable => iout_sig2[6].ENA
global_clock_enable => iout_sig2[7].ENA
global_clock_enable => iout_sig2[8].ENA
global_clock_enable => iout_sig2[9].ENA
global_clock_enable => iout_sig2[10].ENA
global_clock_enable => iout_sig2[11].ENA
global_clock_enable => iout_sig2[12].ENA
global_clock_enable => iout_sig2[13].ENA
global_clock_enable => iout_sig2[14].ENA
global_clock_enable => iout_sig2[15].ENA
global_clock_enable => iout_sig2[16].ENA
global_clock_enable => iout_sig2[17].ENA
global_clock_enable => iout_sig2[18].ENA
global_clock_enable => iout_sig2[19].ENA
global_clock_enable => iout_sig2[20].ENA
global_clock_enable => iout_sig2[21].ENA
global_clock_enable => iout_sig2[22].ENA
global_clock_enable => iout_sig2[23].ENA
global_clock_enable => iout_sig2[24].ENA
global_clock_enable => iout_sig2[25].ENA
global_clock_enable => iout_sig2[26].ENA
global_clock_enable => iout_sig2[27].ENA
global_clock_enable => iout_sig2[28].ENA
global_clock_enable => iout_sig2[29].ENA
global_clock_enable => iout_sig2[30].ENA
global_clock_enable => iout_sig2[31].ENA
global_clock_enable => iout_sig2[32].ENA
global_clock_enable => rout_sig2[0].ENA
global_clock_enable => rout_sig2[1].ENA
global_clock_enable => rout_sig2[2].ENA
global_clock_enable => rout_sig2[3].ENA
global_clock_enable => rout_sig2[4].ENA
global_clock_enable => rout_sig2[5].ENA
global_clock_enable => rout_sig2[6].ENA
global_clock_enable => rout_sig2[7].ENA
global_clock_enable => rout_sig2[8].ENA
global_clock_enable => rout_sig2[9].ENA
global_clock_enable => rout_sig2[10].ENA
global_clock_enable => rout_sig2[11].ENA
global_clock_enable => rout_sig2[12].ENA
global_clock_enable => rout_sig2[13].ENA
global_clock_enable => rout_sig2[14].ENA
global_clock_enable => rout_sig2[15].ENA
global_clock_enable => rout_sig2[16].ENA
global_clock_enable => rout_sig2[17].ENA
global_clock_enable => rout_sig2[18].ENA
global_clock_enable => rout_sig2[19].ENA
global_clock_enable => rout_sig2[20].ENA
global_clock_enable => rout_sig2[21].ENA
global_clock_enable => rout_sig2[22].ENA
global_clock_enable => rout_sig2[23].ENA
global_clock_enable => rout_sig2[24].ENA
global_clock_enable => rout_sig2[25].ENA
global_clock_enable => rout_sig2[26].ENA
global_clock_enable => rout_sig2[27].ENA
global_clock_enable => rout_sig2[28].ENA
global_clock_enable => rout_sig2[29].ENA
global_clock_enable => rout_sig2[30].ENA
global_clock_enable => rout_sig2[31].ENA
global_clock_enable => rout_sig2[32].ENA
global_clock_enable => iout_sig[0].ENA
global_clock_enable => iout_sig[1].ENA
global_clock_enable => iout_sig[2].ENA
global_clock_enable => iout_sig[3].ENA
global_clock_enable => iout_sig[4].ENA
global_clock_enable => iout_sig[5].ENA
global_clock_enable => iout_sig[6].ENA
global_clock_enable => iout_sig[7].ENA
global_clock_enable => iout_sig[8].ENA
global_clock_enable => iout_sig[9].ENA
global_clock_enable => iout_sig[10].ENA
global_clock_enable => iout_sig[11].ENA
global_clock_enable => iout_sig[12].ENA
global_clock_enable => iout_sig[13].ENA
global_clock_enable => iout_sig[14].ENA
global_clock_enable => iout_sig[15].ENA
global_clock_enable => iout_sig[16].ENA
global_clock_enable => iout_sig[17].ENA
global_clock_enable => iout_sig[18].ENA
global_clock_enable => iout_sig[19].ENA
global_clock_enable => iout_sig[20].ENA
global_clock_enable => iout_sig[21].ENA
global_clock_enable => iout_sig[22].ENA
global_clock_enable => iout_sig[23].ENA
global_clock_enable => iout_sig[24].ENA
global_clock_enable => iout_sig[25].ENA
global_clock_enable => iout_sig[26].ENA
global_clock_enable => iout_sig[27].ENA
global_clock_enable => iout_sig[28].ENA
global_clock_enable => iout_sig[29].ENA
global_clock_enable => iout_sig[30].ENA
global_clock_enable => iout_sig[31].ENA
global_clock_enable => iout_sig[32].ENA
global_clock_enable => rout_sig[0].ENA
global_clock_enable => rout_sig[1].ENA
global_clock_enable => rout_sig[2].ENA
global_clock_enable => rout_sig[3].ENA
global_clock_enable => rout_sig[4].ENA
global_clock_enable => rout_sig[5].ENA
global_clock_enable => rout_sig[6].ENA
global_clock_enable => rout_sig[7].ENA
global_clock_enable => rout_sig[8].ENA
global_clock_enable => rout_sig[9].ENA
global_clock_enable => rout_sig[10].ENA
global_clock_enable => rout_sig[11].ENA
global_clock_enable => rout_sig[12].ENA
global_clock_enable => rout_sig[13].ENA
global_clock_enable => rout_sig[14].ENA
global_clock_enable => rout_sig[15].ENA
global_clock_enable => rout_sig[16].ENA
global_clock_enable => rout_sig[17].ENA
global_clock_enable => rout_sig[18].ENA
global_clock_enable => rout_sig[19].ENA
global_clock_enable => rout_sig[20].ENA
global_clock_enable => rout_sig[21].ENA
global_clock_enable => rout_sig[22].ENA
global_clock_enable => rout_sig[23].ENA
global_clock_enable => rout_sig[24].ENA
global_clock_enable => rout_sig[25].ENA
global_clock_enable => rout_sig[26].ENA
global_clock_enable => rout_sig[27].ENA
global_clock_enable => rout_sig[28].ENA
global_clock_enable => rout_sig[29].ENA
global_clock_enable => rout_sig[30].ENA
global_clock_enable => rout_sig[31].ENA
global_clock_enable => rout_sig[32].ENA
global_clock_enable => d_reg[0].ENA
global_clock_enable => d_reg[1].ENA
global_clock_enable => d_reg[2].ENA
global_clock_enable => d_reg[3].ENA
global_clock_enable => d_reg[4].ENA
global_clock_enable => d_reg[5].ENA
global_clock_enable => d_reg[6].ENA
global_clock_enable => d_reg[7].ENA
global_clock_enable => d_reg[8].ENA
global_clock_enable => d_reg[9].ENA
global_clock_enable => d_reg[10].ENA
global_clock_enable => d_reg[11].ENA
global_clock_enable => d_reg[12].ENA
global_clock_enable => d_reg[13].ENA
global_clock_enable => d_reg[14].ENA
global_clock_enable => d_reg[15].ENA
global_clock_enable => c_reg[0].ENA
global_clock_enable => c_reg[1].ENA
global_clock_enable => c_reg[2].ENA
global_clock_enable => c_reg[3].ENA
global_clock_enable => c_reg[4].ENA
global_clock_enable => c_reg[5].ENA
global_clock_enable => c_reg[6].ENA
global_clock_enable => c_reg[7].ENA
global_clock_enable => c_reg[8].ENA
global_clock_enable => c_reg[9].ENA
global_clock_enable => c_reg[10].ENA
global_clock_enable => c_reg[11].ENA
global_clock_enable => c_reg[12].ENA
global_clock_enable => c_reg[13].ENA
global_clock_enable => c_reg[14].ENA
global_clock_enable => c_reg[15].ENA
global_clock_enable => b_reg[0].ENA
global_clock_enable => b_reg[1].ENA
global_clock_enable => b_reg[2].ENA
global_clock_enable => b_reg[3].ENA
global_clock_enable => b_reg[4].ENA
global_clock_enable => b_reg[5].ENA
global_clock_enable => b_reg[6].ENA
global_clock_enable => b_reg[7].ENA
global_clock_enable => b_reg[8].ENA
global_clock_enable => b_reg[9].ENA
global_clock_enable => b_reg[10].ENA
global_clock_enable => b_reg[11].ENA
global_clock_enable => b_reg[12].ENA
global_clock_enable => b_reg[13].ENA
global_clock_enable => b_reg[14].ENA
global_clock_enable => b_reg[15].ENA
global_clock_enable => a_reg[0].ENA
global_clock_enable => a_reg[1].ENA
global_clock_enable => a_reg[2].ENA
global_clock_enable => a_reg[3].ENA
global_clock_enable => a_reg[4].ENA
global_clock_enable => a_reg[5].ENA
global_clock_enable => a_reg[6].ENA
global_clock_enable => a_reg[7].ENA
global_clock_enable => a_reg[8].ENA
global_clock_enable => a_reg[9].ENA
global_clock_enable => a_reg[10].ENA
global_clock_enable => a_reg[11].ENA
global_clock_enable => a_reg[12].ENA
global_clock_enable => a_reg[13].ENA
global_clock_enable => a_reg[14].ENA
global_clock_enable => a_reg[15].ENA
a[0] => a_reg[0].DATAIN
a[1] => a_reg[1].DATAIN
a[2] => a_reg[2].DATAIN
a[3] => a_reg[3].DATAIN
a[4] => a_reg[4].DATAIN
a[5] => a_reg[5].DATAIN
a[6] => a_reg[6].DATAIN
a[7] => a_reg[7].DATAIN
a[8] => a_reg[8].DATAIN
a[9] => a_reg[9].DATAIN
a[10] => a_reg[10].DATAIN
a[11] => a_reg[11].DATAIN
a[12] => a_reg[12].DATAIN
a[13] => a_reg[13].DATAIN
a[14] => a_reg[14].DATAIN
a[15] => a_reg[15].DATAIN
b[0] => b_reg[0].DATAIN
b[1] => b_reg[1].DATAIN
b[2] => b_reg[2].DATAIN
b[3] => b_reg[3].DATAIN
b[4] => b_reg[4].DATAIN
b[5] => b_reg[5].DATAIN
b[6] => b_reg[6].DATAIN
b[7] => b_reg[7].DATAIN
b[8] => b_reg[8].DATAIN
b[9] => b_reg[9].DATAIN
b[10] => b_reg[10].DATAIN
b[11] => b_reg[11].DATAIN
b[12] => b_reg[12].DATAIN
b[13] => b_reg[13].DATAIN
b[14] => b_reg[14].DATAIN
b[15] => b_reg[15].DATAIN
c[0] => c_reg[0].DATAIN
c[1] => c_reg[1].DATAIN
c[2] => c_reg[2].DATAIN
c[3] => c_reg[3].DATAIN
c[4] => c_reg[4].DATAIN
c[5] => c_reg[5].DATAIN
c[6] => c_reg[6].DATAIN
c[7] => c_reg[7].DATAIN
c[8] => c_reg[8].DATAIN
c[9] => c_reg[9].DATAIN
c[10] => c_reg[10].DATAIN
c[11] => c_reg[11].DATAIN
c[12] => c_reg[12].DATAIN
c[13] => c_reg[13].DATAIN
c[14] => c_reg[14].DATAIN
c[15] => c_reg[15].DATAIN
d[0] => d_reg[0].DATAIN
d[1] => d_reg[1].DATAIN
d[2] => d_reg[2].DATAIN
d[3] => d_reg[3].DATAIN
d[4] => d_reg[4].DATAIN
d[5] => d_reg[5].DATAIN
d[6] => d_reg[6].DATAIN
d[7] => d_reg[7].DATAIN
d[8] => d_reg[8].DATAIN
d[9] => d_reg[9].DATAIN
d[10] => d_reg[10].DATAIN
d[11] => d_reg[11].DATAIN
d[12] => d_reg[12].DATAIN
d[13] => d_reg[13].DATAIN
d[14] => d_reg[14].DATAIN
d[15] => d_reg[15].DATAIN
rout[0] <= rout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
rout[1] <= rout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
rout[2] <= rout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
rout[3] <= rout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
rout[4] <= rout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
rout[5] <= rout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
rout[6] <= rout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
rout[7] <= rout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
rout[8] <= rout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
rout[9] <= rout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
rout[10] <= rout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
rout[11] <= rout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
rout[12] <= rout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
rout[13] <= rout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
rout[14] <= rout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
rout[15] <= rout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
rout[16] <= rout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
rout[17] <= rout_sig2[17].DB_MAX_OUTPUT_PORT_TYPE
rout[18] <= rout_sig2[18].DB_MAX_OUTPUT_PORT_TYPE
rout[19] <= rout_sig2[19].DB_MAX_OUTPUT_PORT_TYPE
rout[20] <= rout_sig2[20].DB_MAX_OUTPUT_PORT_TYPE
rout[21] <= rout_sig2[21].DB_MAX_OUTPUT_PORT_TYPE
rout[22] <= rout_sig2[22].DB_MAX_OUTPUT_PORT_TYPE
rout[23] <= rout_sig2[23].DB_MAX_OUTPUT_PORT_TYPE
rout[24] <= rout_sig2[24].DB_MAX_OUTPUT_PORT_TYPE
rout[25] <= rout_sig2[25].DB_MAX_OUTPUT_PORT_TYPE
rout[26] <= rout_sig2[26].DB_MAX_OUTPUT_PORT_TYPE
rout[27] <= rout_sig2[27].DB_MAX_OUTPUT_PORT_TYPE
rout[28] <= rout_sig2[28].DB_MAX_OUTPUT_PORT_TYPE
rout[29] <= rout_sig2[29].DB_MAX_OUTPUT_PORT_TYPE
rout[30] <= rout_sig2[30].DB_MAX_OUTPUT_PORT_TYPE
rout[31] <= rout_sig2[31].DB_MAX_OUTPUT_PORT_TYPE
rout[32] <= rout_sig2[32].DB_MAX_OUTPUT_PORT_TYPE
iout[0] <= iout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
iout[1] <= iout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
iout[2] <= iout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
iout[3] <= iout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
iout[4] <= iout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
iout[5] <= iout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
iout[6] <= iout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
iout[7] <= iout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
iout[8] <= iout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
iout[9] <= iout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
iout[10] <= iout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
iout[11] <= iout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
iout[12] <= iout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
iout[13] <= iout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
iout[14] <= iout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
iout[15] <= iout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
iout[16] <= iout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
iout[17] <= iout_sig2[17].DB_MAX_OUTPUT_PORT_TYPE
iout[18] <= iout_sig2[18].DB_MAX_OUTPUT_PORT_TYPE
iout[19] <= iout_sig2[19].DB_MAX_OUTPUT_PORT_TYPE
iout[20] <= iout_sig2[20].DB_MAX_OUTPUT_PORT_TYPE
iout[21] <= iout_sig2[21].DB_MAX_OUTPUT_PORT_TYPE
iout[22] <= iout_sig2[22].DB_MAX_OUTPUT_PORT_TYPE
iout[23] <= iout_sig2[23].DB_MAX_OUTPUT_PORT_TYPE
iout[24] <= iout_sig2[24].DB_MAX_OUTPUT_PORT_TYPE
iout[25] <= iout_sig2[25].DB_MAX_OUTPUT_PORT_TYPE
iout[26] <= iout_sig2[26].DB_MAX_OUTPUT_PORT_TYPE
iout[27] <= iout_sig2[27].DB_MAX_OUTPUT_PORT_TYPE
iout[28] <= iout_sig2[28].DB_MAX_OUTPUT_PORT_TYPE
iout[29] <= iout_sig2[29].DB_MAX_OUTPUT_PORT_TYPE
iout[30] <= iout_sig2[30].DB_MAX_OUTPUT_PORT_TYPE
iout[31] <= iout_sig2[31].DB_MAX_OUTPUT_PORT_TYPE
iout[32] <= iout_sig2[32].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_3kj:auto_generated.dataa[0]
dataa[1] => add_sub_3kj:auto_generated.dataa[1]
dataa[2] => add_sub_3kj:auto_generated.dataa[2]
dataa[3] => add_sub_3kj:auto_generated.dataa[3]
dataa[4] => add_sub_3kj:auto_generated.dataa[4]
dataa[5] => add_sub_3kj:auto_generated.dataa[5]
dataa[6] => add_sub_3kj:auto_generated.dataa[6]
dataa[7] => add_sub_3kj:auto_generated.dataa[7]
dataa[8] => add_sub_3kj:auto_generated.dataa[8]
dataa[9] => add_sub_3kj:auto_generated.dataa[9]
dataa[10] => add_sub_3kj:auto_generated.dataa[10]
dataa[11] => add_sub_3kj:auto_generated.dataa[11]
dataa[12] => add_sub_3kj:auto_generated.dataa[12]
dataa[13] => add_sub_3kj:auto_generated.dataa[13]
dataa[14] => add_sub_3kj:auto_generated.dataa[14]
dataa[15] => add_sub_3kj:auto_generated.dataa[15]
dataa[16] => add_sub_3kj:auto_generated.dataa[16]
dataa[17] => add_sub_3kj:auto_generated.dataa[17]
dataa[18] => add_sub_3kj:auto_generated.dataa[18]
dataa[19] => add_sub_3kj:auto_generated.dataa[19]
dataa[20] => add_sub_3kj:auto_generated.dataa[20]
dataa[21] => add_sub_3kj:auto_generated.dataa[21]
dataa[22] => add_sub_3kj:auto_generated.dataa[22]
dataa[23] => add_sub_3kj:auto_generated.dataa[23]
dataa[24] => add_sub_3kj:auto_generated.dataa[24]
dataa[25] => add_sub_3kj:auto_generated.dataa[25]
dataa[26] => add_sub_3kj:auto_generated.dataa[26]
dataa[27] => add_sub_3kj:auto_generated.dataa[27]
dataa[28] => add_sub_3kj:auto_generated.dataa[28]
dataa[29] => add_sub_3kj:auto_generated.dataa[29]
dataa[30] => add_sub_3kj:auto_generated.dataa[30]
dataa[31] => add_sub_3kj:auto_generated.dataa[31]
dataa[32] => add_sub_3kj:auto_generated.dataa[32]
datab[0] => add_sub_3kj:auto_generated.datab[0]
datab[1] => add_sub_3kj:auto_generated.datab[1]
datab[2] => add_sub_3kj:auto_generated.datab[2]
datab[3] => add_sub_3kj:auto_generated.datab[3]
datab[4] => add_sub_3kj:auto_generated.datab[4]
datab[5] => add_sub_3kj:auto_generated.datab[5]
datab[6] => add_sub_3kj:auto_generated.datab[6]
datab[7] => add_sub_3kj:auto_generated.datab[7]
datab[8] => add_sub_3kj:auto_generated.datab[8]
datab[9] => add_sub_3kj:auto_generated.datab[9]
datab[10] => add_sub_3kj:auto_generated.datab[10]
datab[11] => add_sub_3kj:auto_generated.datab[11]
datab[12] => add_sub_3kj:auto_generated.datab[12]
datab[13] => add_sub_3kj:auto_generated.datab[13]
datab[14] => add_sub_3kj:auto_generated.datab[14]
datab[15] => add_sub_3kj:auto_generated.datab[15]
datab[16] => add_sub_3kj:auto_generated.datab[16]
datab[17] => add_sub_3kj:auto_generated.datab[17]
datab[18] => add_sub_3kj:auto_generated.datab[18]
datab[19] => add_sub_3kj:auto_generated.datab[19]
datab[20] => add_sub_3kj:auto_generated.datab[20]
datab[21] => add_sub_3kj:auto_generated.datab[21]
datab[22] => add_sub_3kj:auto_generated.datab[22]
datab[23] => add_sub_3kj:auto_generated.datab[23]
datab[24] => add_sub_3kj:auto_generated.datab[24]
datab[25] => add_sub_3kj:auto_generated.datab[25]
datab[26] => add_sub_3kj:auto_generated.datab[26]
datab[27] => add_sub_3kj:auto_generated.datab[27]
datab[28] => add_sub_3kj:auto_generated.datab[28]
datab[29] => add_sub_3kj:auto_generated.datab[29]
datab[30] => add_sub_3kj:auto_generated.datab[30]
datab[31] => add_sub_3kj:auto_generated.datab[31]
datab[32] => add_sub_3kj:auto_generated.datab[32]
cin => add_sub_3kj:auto_generated.cin
add_sub => add_sub_3kj:auto_generated.add_sub
clock => add_sub_3kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_3kj:auto_generated.clken
result[0] <= add_sub_3kj:auto_generated.result[0]
result[1] <= add_sub_3kj:auto_generated.result[1]
result[2] <= add_sub_3kj:auto_generated.result[2]
result[3] <= add_sub_3kj:auto_generated.result[3]
result[4] <= add_sub_3kj:auto_generated.result[4]
result[5] <= add_sub_3kj:auto_generated.result[5]
result[6] <= add_sub_3kj:auto_generated.result[6]
result[7] <= add_sub_3kj:auto_generated.result[7]
result[8] <= add_sub_3kj:auto_generated.result[8]
result[9] <= add_sub_3kj:auto_generated.result[9]
result[10] <= add_sub_3kj:auto_generated.result[10]
result[11] <= add_sub_3kj:auto_generated.result[11]
result[12] <= add_sub_3kj:auto_generated.result[12]
result[13] <= add_sub_3kj:auto_generated.result[13]
result[14] <= add_sub_3kj:auto_generated.result[14]
result[15] <= add_sub_3kj:auto_generated.result[15]
result[16] <= add_sub_3kj:auto_generated.result[16]
result[17] <= add_sub_3kj:auto_generated.result[17]
result[18] <= add_sub_3kj:auto_generated.result[18]
result[19] <= add_sub_3kj:auto_generated.result[19]
result[20] <= add_sub_3kj:auto_generated.result[20]
result[21] <= add_sub_3kj:auto_generated.result[21]
result[22] <= add_sub_3kj:auto_generated.result[22]
result[23] <= add_sub_3kj:auto_generated.result[23]
result[24] <= add_sub_3kj:auto_generated.result[24]
result[25] <= add_sub_3kj:auto_generated.result[25]
result[26] <= add_sub_3kj:auto_generated.result[26]
result[27] <= add_sub_3kj:auto_generated.result[27]
result[28] <= add_sub_3kj:auto_generated.result[28]
result[29] <= add_sub_3kj:auto_generated.result[29]
result[30] <= add_sub_3kj:auto_generated.result[30]
result[31] <= add_sub_3kj:auto_generated.result[31]
result[32] <= add_sub_3kj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_3kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_3kj:auto_generated.dataa[0]
dataa[1] => add_sub_3kj:auto_generated.dataa[1]
dataa[2] => add_sub_3kj:auto_generated.dataa[2]
dataa[3] => add_sub_3kj:auto_generated.dataa[3]
dataa[4] => add_sub_3kj:auto_generated.dataa[4]
dataa[5] => add_sub_3kj:auto_generated.dataa[5]
dataa[6] => add_sub_3kj:auto_generated.dataa[6]
dataa[7] => add_sub_3kj:auto_generated.dataa[7]
dataa[8] => add_sub_3kj:auto_generated.dataa[8]
dataa[9] => add_sub_3kj:auto_generated.dataa[9]
dataa[10] => add_sub_3kj:auto_generated.dataa[10]
dataa[11] => add_sub_3kj:auto_generated.dataa[11]
dataa[12] => add_sub_3kj:auto_generated.dataa[12]
dataa[13] => add_sub_3kj:auto_generated.dataa[13]
dataa[14] => add_sub_3kj:auto_generated.dataa[14]
dataa[15] => add_sub_3kj:auto_generated.dataa[15]
dataa[16] => add_sub_3kj:auto_generated.dataa[16]
dataa[17] => add_sub_3kj:auto_generated.dataa[17]
dataa[18] => add_sub_3kj:auto_generated.dataa[18]
dataa[19] => add_sub_3kj:auto_generated.dataa[19]
dataa[20] => add_sub_3kj:auto_generated.dataa[20]
dataa[21] => add_sub_3kj:auto_generated.dataa[21]
dataa[22] => add_sub_3kj:auto_generated.dataa[22]
dataa[23] => add_sub_3kj:auto_generated.dataa[23]
dataa[24] => add_sub_3kj:auto_generated.dataa[24]
dataa[25] => add_sub_3kj:auto_generated.dataa[25]
dataa[26] => add_sub_3kj:auto_generated.dataa[26]
dataa[27] => add_sub_3kj:auto_generated.dataa[27]
dataa[28] => add_sub_3kj:auto_generated.dataa[28]
dataa[29] => add_sub_3kj:auto_generated.dataa[29]
dataa[30] => add_sub_3kj:auto_generated.dataa[30]
dataa[31] => add_sub_3kj:auto_generated.dataa[31]
dataa[32] => add_sub_3kj:auto_generated.dataa[32]
datab[0] => add_sub_3kj:auto_generated.datab[0]
datab[1] => add_sub_3kj:auto_generated.datab[1]
datab[2] => add_sub_3kj:auto_generated.datab[2]
datab[3] => add_sub_3kj:auto_generated.datab[3]
datab[4] => add_sub_3kj:auto_generated.datab[4]
datab[5] => add_sub_3kj:auto_generated.datab[5]
datab[6] => add_sub_3kj:auto_generated.datab[6]
datab[7] => add_sub_3kj:auto_generated.datab[7]
datab[8] => add_sub_3kj:auto_generated.datab[8]
datab[9] => add_sub_3kj:auto_generated.datab[9]
datab[10] => add_sub_3kj:auto_generated.datab[10]
datab[11] => add_sub_3kj:auto_generated.datab[11]
datab[12] => add_sub_3kj:auto_generated.datab[12]
datab[13] => add_sub_3kj:auto_generated.datab[13]
datab[14] => add_sub_3kj:auto_generated.datab[14]
datab[15] => add_sub_3kj:auto_generated.datab[15]
datab[16] => add_sub_3kj:auto_generated.datab[16]
datab[17] => add_sub_3kj:auto_generated.datab[17]
datab[18] => add_sub_3kj:auto_generated.datab[18]
datab[19] => add_sub_3kj:auto_generated.datab[19]
datab[20] => add_sub_3kj:auto_generated.datab[20]
datab[21] => add_sub_3kj:auto_generated.datab[21]
datab[22] => add_sub_3kj:auto_generated.datab[22]
datab[23] => add_sub_3kj:auto_generated.datab[23]
datab[24] => add_sub_3kj:auto_generated.datab[24]
datab[25] => add_sub_3kj:auto_generated.datab[25]
datab[26] => add_sub_3kj:auto_generated.datab[26]
datab[27] => add_sub_3kj:auto_generated.datab[27]
datab[28] => add_sub_3kj:auto_generated.datab[28]
datab[29] => add_sub_3kj:auto_generated.datab[29]
datab[30] => add_sub_3kj:auto_generated.datab[30]
datab[31] => add_sub_3kj:auto_generated.datab[31]
datab[32] => add_sub_3kj:auto_generated.datab[32]
cin => add_sub_3kj:auto_generated.cin
add_sub => add_sub_3kj:auto_generated.add_sub
clock => add_sub_3kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_3kj:auto_generated.clken
result[0] <= add_sub_3kj:auto_generated.result[0]
result[1] <= add_sub_3kj:auto_generated.result[1]
result[2] <= add_sub_3kj:auto_generated.result[2]
result[3] <= add_sub_3kj:auto_generated.result[3]
result[4] <= add_sub_3kj:auto_generated.result[4]
result[5] <= add_sub_3kj:auto_generated.result[5]
result[6] <= add_sub_3kj:auto_generated.result[6]
result[7] <= add_sub_3kj:auto_generated.result[7]
result[8] <= add_sub_3kj:auto_generated.result[8]
result[9] <= add_sub_3kj:auto_generated.result[9]
result[10] <= add_sub_3kj:auto_generated.result[10]
result[11] <= add_sub_3kj:auto_generated.result[11]
result[12] <= add_sub_3kj:auto_generated.result[12]
result[13] <= add_sub_3kj:auto_generated.result[13]
result[14] <= add_sub_3kj:auto_generated.result[14]
result[15] <= add_sub_3kj:auto_generated.result[15]
result[16] <= add_sub_3kj:auto_generated.result[16]
result[17] <= add_sub_3kj:auto_generated.result[17]
result[18] <= add_sub_3kj:auto_generated.result[18]
result[19] <= add_sub_3kj:auto_generated.result[19]
result[20] <= add_sub_3kj:auto_generated.result[20]
result[21] <= add_sub_3kj:auto_generated.result[21]
result[22] <= add_sub_3kj:auto_generated.result[22]
result[23] <= add_sub_3kj:auto_generated.result[23]
result[24] <= add_sub_3kj:auto_generated.result[24]
result[25] <= add_sub_3kj:auto_generated.result[25]
result[26] <= add_sub_3kj:auto_generated.result[26]
result[27] <= add_sub_3kj:auto_generated.result[27]
result[28] <= add_sub_3kj:auto_generated.result[28]
result[29] <= add_sub_3kj:auto_generated.result[29]
result[30] <= add_sub_3kj:auto_generated.result[30]
result[31] <= add_sub_3kj:auto_generated.result[31]
result[32] <= add_sub_3kj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_3kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm1|asj_fft_tdl:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2
clk => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.clk
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_i_tmp[16].CLK
clk => result_i_tmp[17].CLK
clk => result_i_tmp[18].CLK
clk => result_i_tmp[19].CLK
clk => result_i_tmp[20].CLK
clk => result_i_tmp[21].CLK
clk => result_i_tmp[22].CLK
clk => result_i_tmp[23].CLK
clk => result_i_tmp[24].CLK
clk => result_i_tmp[25].CLK
clk => result_i_tmp[26].CLK
clk => result_i_tmp[27].CLK
clk => result_i_tmp[28].CLK
clk => result_i_tmp[29].CLK
clk => result_i_tmp[30].CLK
clk => result_i_tmp[31].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => result_r_tmp[16].CLK
clk => result_r_tmp[17].CLK
clk => result_r_tmp[18].CLK
clk => result_r_tmp[19].CLK
clk => result_r_tmp[20].CLK
clk => result_r_tmp[21].CLK
clk => result_r_tmp[22].CLK
clk => result_r_tmp[23].CLK
clk => result_r_tmp[24].CLK
clk => result_r_tmp[25].CLK
clk => result_r_tmp[26].CLK
clk => result_r_tmp[27].CLK
clk => result_r_tmp[28].CLK
clk => result_r_tmp[29].CLK
clk => result_r_tmp[30].CLK
clk => result_r_tmp[31].CLK
clk => asj_fft_pround:u0.clk
clk => asj_fft_pround:u1.clk
clk => asj_fft_tdl:real_delay.clk
clk => asj_fft_tdl:imag_delay.clk
global_clock_enable => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.global_clock_enable
global_clock_enable => asj_fft_pround:u0.global_clock_enable
global_clock_enable => asj_fft_pround:u1.global_clock_enable
global_clock_enable => asj_fft_tdl:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_i_tmp[16].ENA
global_clock_enable => result_i_tmp[17].ENA
global_clock_enable => result_i_tmp[18].ENA
global_clock_enable => result_i_tmp[19].ENA
global_clock_enable => result_i_tmp[20].ENA
global_clock_enable => result_i_tmp[21].ENA
global_clock_enable => result_i_tmp[22].ENA
global_clock_enable => result_i_tmp[23].ENA
global_clock_enable => result_i_tmp[24].ENA
global_clock_enable => result_i_tmp[25].ENA
global_clock_enable => result_i_tmp[26].ENA
global_clock_enable => result_i_tmp[27].ENA
global_clock_enable => result_i_tmp[28].ENA
global_clock_enable => result_i_tmp[29].ENA
global_clock_enable => result_i_tmp[30].ENA
global_clock_enable => result_i_tmp[31].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
global_clock_enable => result_r_tmp[16].ENA
global_clock_enable => result_r_tmp[17].ENA
global_clock_enable => result_r_tmp[18].ENA
global_clock_enable => result_r_tmp[19].ENA
global_clock_enable => result_r_tmp[20].ENA
global_clock_enable => result_r_tmp[21].ENA
global_clock_enable => result_r_tmp[22].ENA
global_clock_enable => result_r_tmp[23].ENA
global_clock_enable => result_r_tmp[24].ENA
global_clock_enable => result_r_tmp[25].ENA
global_clock_enable => result_r_tmp[26].ENA
global_clock_enable => result_r_tmp[27].ENA
global_clock_enable => result_r_tmp[28].ENA
global_clock_enable => result_r_tmp[29].ENA
global_clock_enable => result_r_tmp[30].ENA
global_clock_enable => result_r_tmp[31].ENA
reset => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.reset
reset => result_i_tmp[0].ACLR
reset => result_i_tmp[1].ACLR
reset => result_i_tmp[2].ACLR
reset => result_i_tmp[3].ACLR
reset => result_i_tmp[4].ACLR
reset => result_i_tmp[5].ACLR
reset => result_i_tmp[6].ACLR
reset => result_i_tmp[7].ACLR
reset => result_i_tmp[8].ACLR
reset => result_i_tmp[9].ACLR
reset => result_i_tmp[10].ACLR
reset => result_i_tmp[11].ACLR
reset => result_i_tmp[12].ACLR
reset => result_i_tmp[13].ACLR
reset => result_i_tmp[14].ACLR
reset => result_i_tmp[15].ACLR
reset => result_i_tmp[16].ACLR
reset => result_i_tmp[17].ACLR
reset => result_i_tmp[18].ACLR
reset => result_i_tmp[19].ACLR
reset => result_i_tmp[20].ACLR
reset => result_i_tmp[21].ACLR
reset => result_i_tmp[22].ACLR
reset => result_i_tmp[23].ACLR
reset => result_i_tmp[24].ACLR
reset => result_i_tmp[25].ACLR
reset => result_i_tmp[26].ACLR
reset => result_i_tmp[27].ACLR
reset => result_i_tmp[28].ACLR
reset => result_i_tmp[29].ACLR
reset => result_i_tmp[30].ACLR
reset => result_i_tmp[31].ACLR
reset => result_r_tmp[0].ACLR
reset => result_r_tmp[1].ACLR
reset => result_r_tmp[2].ACLR
reset => result_r_tmp[3].ACLR
reset => result_r_tmp[4].ACLR
reset => result_r_tmp[5].ACLR
reset => result_r_tmp[6].ACLR
reset => result_r_tmp[7].ACLR
reset => result_r_tmp[8].ACLR
reset => result_r_tmp[9].ACLR
reset => result_r_tmp[10].ACLR
reset => result_r_tmp[11].ACLR
reset => result_r_tmp[12].ACLR
reset => result_r_tmp[13].ACLR
reset => result_r_tmp[14].ACLR
reset => result_r_tmp[15].ACLR
reset => result_r_tmp[16].ACLR
reset => result_r_tmp[17].ACLR
reset => result_r_tmp[18].ACLR
reset => result_r_tmp[19].ACLR
reset => result_r_tmp[20].ACLR
reset => result_r_tmp[21].ACLR
reset => result_r_tmp[22].ACLR
reset => result_r_tmp[23].ACLR
reset => result_r_tmp[24].ACLR
reset => result_r_tmp[25].ACLR
reset => result_r_tmp[26].ACLR
reset => result_r_tmp[27].ACLR
reset => result_r_tmp[28].ACLR
reset => result_r_tmp[29].ACLR
reset => result_r_tmp[30].ACLR
reset => result_r_tmp[31].ACLR
dataa[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[0]
dataa[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[1]
dataa[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[2]
dataa[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[3]
dataa[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[4]
dataa[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[5]
dataa[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[6]
dataa[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[7]
dataa[8] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[8]
dataa[9] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[9]
dataa[10] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[10]
dataa[11] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[11]
dataa[12] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[12]
dataa[13] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[13]
dataa[14] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[14]
dataa[15] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[15]
datab[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[0]
datab[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[1]
datab[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[2]
datab[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[3]
datab[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[4]
datab[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[5]
datab[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[6]
datab[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[7]
datab[8] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[8]
datab[9] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[9]
datab[10] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[10]
datab[11] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[11]
datab[12] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[12]
datab[13] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[13]
datab[14] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[14]
datab[15] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[15]
datac[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[0]
datac[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[1]
datac[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[2]
datac[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[3]
datac[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[4]
datac[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[5]
datac[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[6]
datac[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[7]
datac[8] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[8]
datac[9] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[9]
datac[10] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[10]
datac[11] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[11]
datac[12] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[12]
datac[13] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[13]
datac[14] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[14]
datac[15] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[15]
datad[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[0]
datad[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[1]
datad[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[2]
datad[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[3]
datad[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[4]
datad[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[5]
datad[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[6]
datad[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[7]
datad[8] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[8]
datad[9] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[9]
datad[10] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[10]
datad[11] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[11]
datad[12] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[12]
datad[13] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[13]
datad[14] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[14]
datad[15] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[15]
real_out[0] <= asj_fft_tdl:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl:real_delay.data_out[7]
real_out[8] <= asj_fft_tdl:real_delay.data_out[8]
real_out[9] <= asj_fft_tdl:real_delay.data_out[9]
real_out[10] <= asj_fft_tdl:real_delay.data_out[10]
real_out[11] <= asj_fft_tdl:real_delay.data_out[11]
real_out[12] <= asj_fft_tdl:real_delay.data_out[12]
real_out[13] <= asj_fft_tdl:real_delay.data_out[13]
real_out[14] <= asj_fft_tdl:real_delay.data_out[14]
real_out[15] <= asj_fft_tdl:real_delay.data_out[15]
imag_out[0] <= asj_fft_tdl:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl:imag_delay.data_out[7]
imag_out[8] <= asj_fft_tdl:imag_delay.data_out[8]
imag_out[9] <= asj_fft_tdl:imag_delay.data_out[9]
imag_out[10] <= asj_fft_tdl:imag_delay.data_out[10]
imag_out[11] <= asj_fft_tdl:imag_delay.data_out[11]
imag_out[12] <= asj_fft_tdl:imag_delay.data_out[12]
imag_out[13] <= asj_fft_tdl:imag_delay.data_out[13]
imag_out[14] <= asj_fft_tdl:imag_delay.data_out[14]
imag_out[15] <= asj_fft_tdl:imag_delay.data_out[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx
clk => iout_sig2[0].CLK
clk => iout_sig2[1].CLK
clk => iout_sig2[2].CLK
clk => iout_sig2[3].CLK
clk => iout_sig2[4].CLK
clk => iout_sig2[5].CLK
clk => iout_sig2[6].CLK
clk => iout_sig2[7].CLK
clk => iout_sig2[8].CLK
clk => iout_sig2[9].CLK
clk => iout_sig2[10].CLK
clk => iout_sig2[11].CLK
clk => iout_sig2[12].CLK
clk => iout_sig2[13].CLK
clk => iout_sig2[14].CLK
clk => iout_sig2[15].CLK
clk => iout_sig2[16].CLK
clk => iout_sig2[17].CLK
clk => iout_sig2[18].CLK
clk => iout_sig2[19].CLK
clk => iout_sig2[20].CLK
clk => iout_sig2[21].CLK
clk => iout_sig2[22].CLK
clk => iout_sig2[23].CLK
clk => iout_sig2[24].CLK
clk => iout_sig2[25].CLK
clk => iout_sig2[26].CLK
clk => iout_sig2[27].CLK
clk => iout_sig2[28].CLK
clk => iout_sig2[29].CLK
clk => iout_sig2[30].CLK
clk => iout_sig2[31].CLK
clk => iout_sig2[32].CLK
clk => rout_sig2[0].CLK
clk => rout_sig2[1].CLK
clk => rout_sig2[2].CLK
clk => rout_sig2[3].CLK
clk => rout_sig2[4].CLK
clk => rout_sig2[5].CLK
clk => rout_sig2[6].CLK
clk => rout_sig2[7].CLK
clk => rout_sig2[8].CLK
clk => rout_sig2[9].CLK
clk => rout_sig2[10].CLK
clk => rout_sig2[11].CLK
clk => rout_sig2[12].CLK
clk => rout_sig2[13].CLK
clk => rout_sig2[14].CLK
clk => rout_sig2[15].CLK
clk => rout_sig2[16].CLK
clk => rout_sig2[17].CLK
clk => rout_sig2[18].CLK
clk => rout_sig2[19].CLK
clk => rout_sig2[20].CLK
clk => rout_sig2[21].CLK
clk => rout_sig2[22].CLK
clk => rout_sig2[23].CLK
clk => rout_sig2[24].CLK
clk => rout_sig2[25].CLK
clk => rout_sig2[26].CLK
clk => rout_sig2[27].CLK
clk => rout_sig2[28].CLK
clk => rout_sig2[29].CLK
clk => rout_sig2[30].CLK
clk => rout_sig2[31].CLK
clk => rout_sig2[32].CLK
clk => iout_sig[0].CLK
clk => iout_sig[1].CLK
clk => iout_sig[2].CLK
clk => iout_sig[3].CLK
clk => iout_sig[4].CLK
clk => iout_sig[5].CLK
clk => iout_sig[6].CLK
clk => iout_sig[7].CLK
clk => iout_sig[8].CLK
clk => iout_sig[9].CLK
clk => iout_sig[10].CLK
clk => iout_sig[11].CLK
clk => iout_sig[12].CLK
clk => iout_sig[13].CLK
clk => iout_sig[14].CLK
clk => iout_sig[15].CLK
clk => iout_sig[16].CLK
clk => iout_sig[17].CLK
clk => iout_sig[18].CLK
clk => iout_sig[19].CLK
clk => iout_sig[20].CLK
clk => iout_sig[21].CLK
clk => iout_sig[22].CLK
clk => iout_sig[23].CLK
clk => iout_sig[24].CLK
clk => iout_sig[25].CLK
clk => iout_sig[26].CLK
clk => iout_sig[27].CLK
clk => iout_sig[28].CLK
clk => iout_sig[29].CLK
clk => iout_sig[30].CLK
clk => iout_sig[31].CLK
clk => iout_sig[32].CLK
clk => rout_sig[0].CLK
clk => rout_sig[1].CLK
clk => rout_sig[2].CLK
clk => rout_sig[3].CLK
clk => rout_sig[4].CLK
clk => rout_sig[5].CLK
clk => rout_sig[6].CLK
clk => rout_sig[7].CLK
clk => rout_sig[8].CLK
clk => rout_sig[9].CLK
clk => rout_sig[10].CLK
clk => rout_sig[11].CLK
clk => rout_sig[12].CLK
clk => rout_sig[13].CLK
clk => rout_sig[14].CLK
clk => rout_sig[15].CLK
clk => rout_sig[16].CLK
clk => rout_sig[17].CLK
clk => rout_sig[18].CLK
clk => rout_sig[19].CLK
clk => rout_sig[20].CLK
clk => rout_sig[21].CLK
clk => rout_sig[22].CLK
clk => rout_sig[23].CLK
clk => rout_sig[24].CLK
clk => rout_sig[25].CLK
clk => rout_sig[26].CLK
clk => rout_sig[27].CLK
clk => rout_sig[28].CLK
clk => rout_sig[29].CLK
clk => rout_sig[30].CLK
clk => rout_sig[31].CLK
clk => rout_sig[32].CLK
clk => d_reg[0].CLK
clk => d_reg[1].CLK
clk => d_reg[2].CLK
clk => d_reg[3].CLK
clk => d_reg[4].CLK
clk => d_reg[5].CLK
clk => d_reg[6].CLK
clk => d_reg[7].CLK
clk => d_reg[8].CLK
clk => d_reg[9].CLK
clk => d_reg[10].CLK
clk => d_reg[11].CLK
clk => d_reg[12].CLK
clk => d_reg[13].CLK
clk => d_reg[14].CLK
clk => d_reg[15].CLK
clk => c_reg[0].CLK
clk => c_reg[1].CLK
clk => c_reg[2].CLK
clk => c_reg[3].CLK
clk => c_reg[4].CLK
clk => c_reg[5].CLK
clk => c_reg[6].CLK
clk => c_reg[7].CLK
clk => c_reg[8].CLK
clk => c_reg[9].CLK
clk => c_reg[10].CLK
clk => c_reg[11].CLK
clk => c_reg[12].CLK
clk => c_reg[13].CLK
clk => c_reg[14].CLK
clk => c_reg[15].CLK
clk => b_reg[0].CLK
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => b_reg[8].CLK
clk => b_reg[9].CLK
clk => b_reg[10].CLK
clk => b_reg[11].CLK
clk => b_reg[12].CLK
clk => b_reg[13].CLK
clk => b_reg[14].CLK
clk => b_reg[15].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
clk => a_reg[8].CLK
clk => a_reg[9].CLK
clk => a_reg[10].CLK
clk => a_reg[11].CLK
clk => a_reg[12].CLK
clk => a_reg[13].CLK
clk => a_reg[14].CLK
clk => a_reg[15].CLK
reset => iout_sig2[0].ACLR
reset => iout_sig2[1].ACLR
reset => iout_sig2[2].ACLR
reset => iout_sig2[3].ACLR
reset => iout_sig2[4].ACLR
reset => iout_sig2[5].ACLR
reset => iout_sig2[6].ACLR
reset => iout_sig2[7].ACLR
reset => iout_sig2[8].ACLR
reset => iout_sig2[9].ACLR
reset => iout_sig2[10].ACLR
reset => iout_sig2[11].ACLR
reset => iout_sig2[12].ACLR
reset => iout_sig2[13].ACLR
reset => iout_sig2[14].ACLR
reset => iout_sig2[15].ACLR
reset => iout_sig2[16].ACLR
reset => iout_sig2[17].ACLR
reset => iout_sig2[18].ACLR
reset => iout_sig2[19].ACLR
reset => iout_sig2[20].ACLR
reset => iout_sig2[21].ACLR
reset => iout_sig2[22].ACLR
reset => iout_sig2[23].ACLR
reset => iout_sig2[24].ACLR
reset => iout_sig2[25].ACLR
reset => iout_sig2[26].ACLR
reset => iout_sig2[27].ACLR
reset => iout_sig2[28].ACLR
reset => iout_sig2[29].ACLR
reset => iout_sig2[30].ACLR
reset => iout_sig2[31].ACLR
reset => iout_sig2[32].ACLR
reset => rout_sig2[0].ACLR
reset => rout_sig2[1].ACLR
reset => rout_sig2[2].ACLR
reset => rout_sig2[3].ACLR
reset => rout_sig2[4].ACLR
reset => rout_sig2[5].ACLR
reset => rout_sig2[6].ACLR
reset => rout_sig2[7].ACLR
reset => rout_sig2[8].ACLR
reset => rout_sig2[9].ACLR
reset => rout_sig2[10].ACLR
reset => rout_sig2[11].ACLR
reset => rout_sig2[12].ACLR
reset => rout_sig2[13].ACLR
reset => rout_sig2[14].ACLR
reset => rout_sig2[15].ACLR
reset => rout_sig2[16].ACLR
reset => rout_sig2[17].ACLR
reset => rout_sig2[18].ACLR
reset => rout_sig2[19].ACLR
reset => rout_sig2[20].ACLR
reset => rout_sig2[21].ACLR
reset => rout_sig2[22].ACLR
reset => rout_sig2[23].ACLR
reset => rout_sig2[24].ACLR
reset => rout_sig2[25].ACLR
reset => rout_sig2[26].ACLR
reset => rout_sig2[27].ACLR
reset => rout_sig2[28].ACLR
reset => rout_sig2[29].ACLR
reset => rout_sig2[30].ACLR
reset => rout_sig2[31].ACLR
reset => rout_sig2[32].ACLR
reset => iout_sig[0].ACLR
reset => iout_sig[1].ACLR
reset => iout_sig[2].ACLR
reset => iout_sig[3].ACLR
reset => iout_sig[4].ACLR
reset => iout_sig[5].ACLR
reset => iout_sig[6].ACLR
reset => iout_sig[7].ACLR
reset => iout_sig[8].ACLR
reset => iout_sig[9].ACLR
reset => iout_sig[10].ACLR
reset => iout_sig[11].ACLR
reset => iout_sig[12].ACLR
reset => iout_sig[13].ACLR
reset => iout_sig[14].ACLR
reset => iout_sig[15].ACLR
reset => iout_sig[16].ACLR
reset => iout_sig[17].ACLR
reset => iout_sig[18].ACLR
reset => iout_sig[19].ACLR
reset => iout_sig[20].ACLR
reset => iout_sig[21].ACLR
reset => iout_sig[22].ACLR
reset => iout_sig[23].ACLR
reset => iout_sig[24].ACLR
reset => iout_sig[25].ACLR
reset => iout_sig[26].ACLR
reset => iout_sig[27].ACLR
reset => iout_sig[28].ACLR
reset => iout_sig[29].ACLR
reset => iout_sig[30].ACLR
reset => iout_sig[31].ACLR
reset => iout_sig[32].ACLR
reset => rout_sig[0].ACLR
reset => rout_sig[1].ACLR
reset => rout_sig[2].ACLR
reset => rout_sig[3].ACLR
reset => rout_sig[4].ACLR
reset => rout_sig[5].ACLR
reset => rout_sig[6].ACLR
reset => rout_sig[7].ACLR
reset => rout_sig[8].ACLR
reset => rout_sig[9].ACLR
reset => rout_sig[10].ACLR
reset => rout_sig[11].ACLR
reset => rout_sig[12].ACLR
reset => rout_sig[13].ACLR
reset => rout_sig[14].ACLR
reset => rout_sig[15].ACLR
reset => rout_sig[16].ACLR
reset => rout_sig[17].ACLR
reset => rout_sig[18].ACLR
reset => rout_sig[19].ACLR
reset => rout_sig[20].ACLR
reset => rout_sig[21].ACLR
reset => rout_sig[22].ACLR
reset => rout_sig[23].ACLR
reset => rout_sig[24].ACLR
reset => rout_sig[25].ACLR
reset => rout_sig[26].ACLR
reset => rout_sig[27].ACLR
reset => rout_sig[28].ACLR
reset => rout_sig[29].ACLR
reset => rout_sig[30].ACLR
reset => rout_sig[31].ACLR
reset => rout_sig[32].ACLR
reset => d_reg[0].ACLR
reset => d_reg[1].ACLR
reset => d_reg[2].ACLR
reset => d_reg[3].ACLR
reset => d_reg[4].ACLR
reset => d_reg[5].ACLR
reset => d_reg[6].ACLR
reset => d_reg[7].ACLR
reset => d_reg[8].ACLR
reset => d_reg[9].ACLR
reset => d_reg[10].ACLR
reset => d_reg[11].ACLR
reset => d_reg[12].ACLR
reset => d_reg[13].ACLR
reset => d_reg[14].ACLR
reset => d_reg[15].ACLR
reset => c_reg[0].ACLR
reset => c_reg[1].ACLR
reset => c_reg[2].ACLR
reset => c_reg[3].ACLR
reset => c_reg[4].ACLR
reset => c_reg[5].ACLR
reset => c_reg[6].ACLR
reset => c_reg[7].ACLR
reset => c_reg[8].ACLR
reset => c_reg[9].ACLR
reset => c_reg[10].ACLR
reset => c_reg[11].ACLR
reset => c_reg[12].ACLR
reset => c_reg[13].ACLR
reset => c_reg[14].ACLR
reset => c_reg[15].ACLR
reset => b_reg[0].ACLR
reset => b_reg[1].ACLR
reset => b_reg[2].ACLR
reset => b_reg[3].ACLR
reset => b_reg[4].ACLR
reset => b_reg[5].ACLR
reset => b_reg[6].ACLR
reset => b_reg[7].ACLR
reset => b_reg[8].ACLR
reset => b_reg[9].ACLR
reset => b_reg[10].ACLR
reset => b_reg[11].ACLR
reset => b_reg[12].ACLR
reset => b_reg[13].ACLR
reset => b_reg[14].ACLR
reset => b_reg[15].ACLR
reset => a_reg[0].ACLR
reset => a_reg[1].ACLR
reset => a_reg[2].ACLR
reset => a_reg[3].ACLR
reset => a_reg[4].ACLR
reset => a_reg[5].ACLR
reset => a_reg[6].ACLR
reset => a_reg[7].ACLR
reset => a_reg[8].ACLR
reset => a_reg[9].ACLR
reset => a_reg[10].ACLR
reset => a_reg[11].ACLR
reset => a_reg[12].ACLR
reset => a_reg[13].ACLR
reset => a_reg[14].ACLR
reset => a_reg[15].ACLR
global_clock_enable => iout_sig2[0].ENA
global_clock_enable => iout_sig2[1].ENA
global_clock_enable => iout_sig2[2].ENA
global_clock_enable => iout_sig2[3].ENA
global_clock_enable => iout_sig2[4].ENA
global_clock_enable => iout_sig2[5].ENA
global_clock_enable => iout_sig2[6].ENA
global_clock_enable => iout_sig2[7].ENA
global_clock_enable => iout_sig2[8].ENA
global_clock_enable => iout_sig2[9].ENA
global_clock_enable => iout_sig2[10].ENA
global_clock_enable => iout_sig2[11].ENA
global_clock_enable => iout_sig2[12].ENA
global_clock_enable => iout_sig2[13].ENA
global_clock_enable => iout_sig2[14].ENA
global_clock_enable => iout_sig2[15].ENA
global_clock_enable => iout_sig2[16].ENA
global_clock_enable => iout_sig2[17].ENA
global_clock_enable => iout_sig2[18].ENA
global_clock_enable => iout_sig2[19].ENA
global_clock_enable => iout_sig2[20].ENA
global_clock_enable => iout_sig2[21].ENA
global_clock_enable => iout_sig2[22].ENA
global_clock_enable => iout_sig2[23].ENA
global_clock_enable => iout_sig2[24].ENA
global_clock_enable => iout_sig2[25].ENA
global_clock_enable => iout_sig2[26].ENA
global_clock_enable => iout_sig2[27].ENA
global_clock_enable => iout_sig2[28].ENA
global_clock_enable => iout_sig2[29].ENA
global_clock_enable => iout_sig2[30].ENA
global_clock_enable => iout_sig2[31].ENA
global_clock_enable => iout_sig2[32].ENA
global_clock_enable => rout_sig2[0].ENA
global_clock_enable => rout_sig2[1].ENA
global_clock_enable => rout_sig2[2].ENA
global_clock_enable => rout_sig2[3].ENA
global_clock_enable => rout_sig2[4].ENA
global_clock_enable => rout_sig2[5].ENA
global_clock_enable => rout_sig2[6].ENA
global_clock_enable => rout_sig2[7].ENA
global_clock_enable => rout_sig2[8].ENA
global_clock_enable => rout_sig2[9].ENA
global_clock_enable => rout_sig2[10].ENA
global_clock_enable => rout_sig2[11].ENA
global_clock_enable => rout_sig2[12].ENA
global_clock_enable => rout_sig2[13].ENA
global_clock_enable => rout_sig2[14].ENA
global_clock_enable => rout_sig2[15].ENA
global_clock_enable => rout_sig2[16].ENA
global_clock_enable => rout_sig2[17].ENA
global_clock_enable => rout_sig2[18].ENA
global_clock_enable => rout_sig2[19].ENA
global_clock_enable => rout_sig2[20].ENA
global_clock_enable => rout_sig2[21].ENA
global_clock_enable => rout_sig2[22].ENA
global_clock_enable => rout_sig2[23].ENA
global_clock_enable => rout_sig2[24].ENA
global_clock_enable => rout_sig2[25].ENA
global_clock_enable => rout_sig2[26].ENA
global_clock_enable => rout_sig2[27].ENA
global_clock_enable => rout_sig2[28].ENA
global_clock_enable => rout_sig2[29].ENA
global_clock_enable => rout_sig2[30].ENA
global_clock_enable => rout_sig2[31].ENA
global_clock_enable => rout_sig2[32].ENA
global_clock_enable => iout_sig[0].ENA
global_clock_enable => iout_sig[1].ENA
global_clock_enable => iout_sig[2].ENA
global_clock_enable => iout_sig[3].ENA
global_clock_enable => iout_sig[4].ENA
global_clock_enable => iout_sig[5].ENA
global_clock_enable => iout_sig[6].ENA
global_clock_enable => iout_sig[7].ENA
global_clock_enable => iout_sig[8].ENA
global_clock_enable => iout_sig[9].ENA
global_clock_enable => iout_sig[10].ENA
global_clock_enable => iout_sig[11].ENA
global_clock_enable => iout_sig[12].ENA
global_clock_enable => iout_sig[13].ENA
global_clock_enable => iout_sig[14].ENA
global_clock_enable => iout_sig[15].ENA
global_clock_enable => iout_sig[16].ENA
global_clock_enable => iout_sig[17].ENA
global_clock_enable => iout_sig[18].ENA
global_clock_enable => iout_sig[19].ENA
global_clock_enable => iout_sig[20].ENA
global_clock_enable => iout_sig[21].ENA
global_clock_enable => iout_sig[22].ENA
global_clock_enable => iout_sig[23].ENA
global_clock_enable => iout_sig[24].ENA
global_clock_enable => iout_sig[25].ENA
global_clock_enable => iout_sig[26].ENA
global_clock_enable => iout_sig[27].ENA
global_clock_enable => iout_sig[28].ENA
global_clock_enable => iout_sig[29].ENA
global_clock_enable => iout_sig[30].ENA
global_clock_enable => iout_sig[31].ENA
global_clock_enable => iout_sig[32].ENA
global_clock_enable => rout_sig[0].ENA
global_clock_enable => rout_sig[1].ENA
global_clock_enable => rout_sig[2].ENA
global_clock_enable => rout_sig[3].ENA
global_clock_enable => rout_sig[4].ENA
global_clock_enable => rout_sig[5].ENA
global_clock_enable => rout_sig[6].ENA
global_clock_enable => rout_sig[7].ENA
global_clock_enable => rout_sig[8].ENA
global_clock_enable => rout_sig[9].ENA
global_clock_enable => rout_sig[10].ENA
global_clock_enable => rout_sig[11].ENA
global_clock_enable => rout_sig[12].ENA
global_clock_enable => rout_sig[13].ENA
global_clock_enable => rout_sig[14].ENA
global_clock_enable => rout_sig[15].ENA
global_clock_enable => rout_sig[16].ENA
global_clock_enable => rout_sig[17].ENA
global_clock_enable => rout_sig[18].ENA
global_clock_enable => rout_sig[19].ENA
global_clock_enable => rout_sig[20].ENA
global_clock_enable => rout_sig[21].ENA
global_clock_enable => rout_sig[22].ENA
global_clock_enable => rout_sig[23].ENA
global_clock_enable => rout_sig[24].ENA
global_clock_enable => rout_sig[25].ENA
global_clock_enable => rout_sig[26].ENA
global_clock_enable => rout_sig[27].ENA
global_clock_enable => rout_sig[28].ENA
global_clock_enable => rout_sig[29].ENA
global_clock_enable => rout_sig[30].ENA
global_clock_enable => rout_sig[31].ENA
global_clock_enable => rout_sig[32].ENA
global_clock_enable => d_reg[0].ENA
global_clock_enable => d_reg[1].ENA
global_clock_enable => d_reg[2].ENA
global_clock_enable => d_reg[3].ENA
global_clock_enable => d_reg[4].ENA
global_clock_enable => d_reg[5].ENA
global_clock_enable => d_reg[6].ENA
global_clock_enable => d_reg[7].ENA
global_clock_enable => d_reg[8].ENA
global_clock_enable => d_reg[9].ENA
global_clock_enable => d_reg[10].ENA
global_clock_enable => d_reg[11].ENA
global_clock_enable => d_reg[12].ENA
global_clock_enable => d_reg[13].ENA
global_clock_enable => d_reg[14].ENA
global_clock_enable => d_reg[15].ENA
global_clock_enable => c_reg[0].ENA
global_clock_enable => c_reg[1].ENA
global_clock_enable => c_reg[2].ENA
global_clock_enable => c_reg[3].ENA
global_clock_enable => c_reg[4].ENA
global_clock_enable => c_reg[5].ENA
global_clock_enable => c_reg[6].ENA
global_clock_enable => c_reg[7].ENA
global_clock_enable => c_reg[8].ENA
global_clock_enable => c_reg[9].ENA
global_clock_enable => c_reg[10].ENA
global_clock_enable => c_reg[11].ENA
global_clock_enable => c_reg[12].ENA
global_clock_enable => c_reg[13].ENA
global_clock_enable => c_reg[14].ENA
global_clock_enable => c_reg[15].ENA
global_clock_enable => b_reg[0].ENA
global_clock_enable => b_reg[1].ENA
global_clock_enable => b_reg[2].ENA
global_clock_enable => b_reg[3].ENA
global_clock_enable => b_reg[4].ENA
global_clock_enable => b_reg[5].ENA
global_clock_enable => b_reg[6].ENA
global_clock_enable => b_reg[7].ENA
global_clock_enable => b_reg[8].ENA
global_clock_enable => b_reg[9].ENA
global_clock_enable => b_reg[10].ENA
global_clock_enable => b_reg[11].ENA
global_clock_enable => b_reg[12].ENA
global_clock_enable => b_reg[13].ENA
global_clock_enable => b_reg[14].ENA
global_clock_enable => b_reg[15].ENA
global_clock_enable => a_reg[0].ENA
global_clock_enable => a_reg[1].ENA
global_clock_enable => a_reg[2].ENA
global_clock_enable => a_reg[3].ENA
global_clock_enable => a_reg[4].ENA
global_clock_enable => a_reg[5].ENA
global_clock_enable => a_reg[6].ENA
global_clock_enable => a_reg[7].ENA
global_clock_enable => a_reg[8].ENA
global_clock_enable => a_reg[9].ENA
global_clock_enable => a_reg[10].ENA
global_clock_enable => a_reg[11].ENA
global_clock_enable => a_reg[12].ENA
global_clock_enable => a_reg[13].ENA
global_clock_enable => a_reg[14].ENA
global_clock_enable => a_reg[15].ENA
a[0] => a_reg[0].DATAIN
a[1] => a_reg[1].DATAIN
a[2] => a_reg[2].DATAIN
a[3] => a_reg[3].DATAIN
a[4] => a_reg[4].DATAIN
a[5] => a_reg[5].DATAIN
a[6] => a_reg[6].DATAIN
a[7] => a_reg[7].DATAIN
a[8] => a_reg[8].DATAIN
a[9] => a_reg[9].DATAIN
a[10] => a_reg[10].DATAIN
a[11] => a_reg[11].DATAIN
a[12] => a_reg[12].DATAIN
a[13] => a_reg[13].DATAIN
a[14] => a_reg[14].DATAIN
a[15] => a_reg[15].DATAIN
b[0] => b_reg[0].DATAIN
b[1] => b_reg[1].DATAIN
b[2] => b_reg[2].DATAIN
b[3] => b_reg[3].DATAIN
b[4] => b_reg[4].DATAIN
b[5] => b_reg[5].DATAIN
b[6] => b_reg[6].DATAIN
b[7] => b_reg[7].DATAIN
b[8] => b_reg[8].DATAIN
b[9] => b_reg[9].DATAIN
b[10] => b_reg[10].DATAIN
b[11] => b_reg[11].DATAIN
b[12] => b_reg[12].DATAIN
b[13] => b_reg[13].DATAIN
b[14] => b_reg[14].DATAIN
b[15] => b_reg[15].DATAIN
c[0] => c_reg[0].DATAIN
c[1] => c_reg[1].DATAIN
c[2] => c_reg[2].DATAIN
c[3] => c_reg[3].DATAIN
c[4] => c_reg[4].DATAIN
c[5] => c_reg[5].DATAIN
c[6] => c_reg[6].DATAIN
c[7] => c_reg[7].DATAIN
c[8] => c_reg[8].DATAIN
c[9] => c_reg[9].DATAIN
c[10] => c_reg[10].DATAIN
c[11] => c_reg[11].DATAIN
c[12] => c_reg[12].DATAIN
c[13] => c_reg[13].DATAIN
c[14] => c_reg[14].DATAIN
c[15] => c_reg[15].DATAIN
d[0] => d_reg[0].DATAIN
d[1] => d_reg[1].DATAIN
d[2] => d_reg[2].DATAIN
d[3] => d_reg[3].DATAIN
d[4] => d_reg[4].DATAIN
d[5] => d_reg[5].DATAIN
d[6] => d_reg[6].DATAIN
d[7] => d_reg[7].DATAIN
d[8] => d_reg[8].DATAIN
d[9] => d_reg[9].DATAIN
d[10] => d_reg[10].DATAIN
d[11] => d_reg[11].DATAIN
d[12] => d_reg[12].DATAIN
d[13] => d_reg[13].DATAIN
d[14] => d_reg[14].DATAIN
d[15] => d_reg[15].DATAIN
rout[0] <= rout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
rout[1] <= rout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
rout[2] <= rout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
rout[3] <= rout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
rout[4] <= rout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
rout[5] <= rout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
rout[6] <= rout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
rout[7] <= rout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
rout[8] <= rout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
rout[9] <= rout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
rout[10] <= rout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
rout[11] <= rout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
rout[12] <= rout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
rout[13] <= rout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
rout[14] <= rout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
rout[15] <= rout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
rout[16] <= rout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
rout[17] <= rout_sig2[17].DB_MAX_OUTPUT_PORT_TYPE
rout[18] <= rout_sig2[18].DB_MAX_OUTPUT_PORT_TYPE
rout[19] <= rout_sig2[19].DB_MAX_OUTPUT_PORT_TYPE
rout[20] <= rout_sig2[20].DB_MAX_OUTPUT_PORT_TYPE
rout[21] <= rout_sig2[21].DB_MAX_OUTPUT_PORT_TYPE
rout[22] <= rout_sig2[22].DB_MAX_OUTPUT_PORT_TYPE
rout[23] <= rout_sig2[23].DB_MAX_OUTPUT_PORT_TYPE
rout[24] <= rout_sig2[24].DB_MAX_OUTPUT_PORT_TYPE
rout[25] <= rout_sig2[25].DB_MAX_OUTPUT_PORT_TYPE
rout[26] <= rout_sig2[26].DB_MAX_OUTPUT_PORT_TYPE
rout[27] <= rout_sig2[27].DB_MAX_OUTPUT_PORT_TYPE
rout[28] <= rout_sig2[28].DB_MAX_OUTPUT_PORT_TYPE
rout[29] <= rout_sig2[29].DB_MAX_OUTPUT_PORT_TYPE
rout[30] <= rout_sig2[30].DB_MAX_OUTPUT_PORT_TYPE
rout[31] <= rout_sig2[31].DB_MAX_OUTPUT_PORT_TYPE
rout[32] <= rout_sig2[32].DB_MAX_OUTPUT_PORT_TYPE
iout[0] <= iout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
iout[1] <= iout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
iout[2] <= iout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
iout[3] <= iout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
iout[4] <= iout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
iout[5] <= iout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
iout[6] <= iout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
iout[7] <= iout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
iout[8] <= iout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
iout[9] <= iout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
iout[10] <= iout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
iout[11] <= iout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
iout[12] <= iout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
iout[13] <= iout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
iout[14] <= iout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
iout[15] <= iout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
iout[16] <= iout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
iout[17] <= iout_sig2[17].DB_MAX_OUTPUT_PORT_TYPE
iout[18] <= iout_sig2[18].DB_MAX_OUTPUT_PORT_TYPE
iout[19] <= iout_sig2[19].DB_MAX_OUTPUT_PORT_TYPE
iout[20] <= iout_sig2[20].DB_MAX_OUTPUT_PORT_TYPE
iout[21] <= iout_sig2[21].DB_MAX_OUTPUT_PORT_TYPE
iout[22] <= iout_sig2[22].DB_MAX_OUTPUT_PORT_TYPE
iout[23] <= iout_sig2[23].DB_MAX_OUTPUT_PORT_TYPE
iout[24] <= iout_sig2[24].DB_MAX_OUTPUT_PORT_TYPE
iout[25] <= iout_sig2[25].DB_MAX_OUTPUT_PORT_TYPE
iout[26] <= iout_sig2[26].DB_MAX_OUTPUT_PORT_TYPE
iout[27] <= iout_sig2[27].DB_MAX_OUTPUT_PORT_TYPE
iout[28] <= iout_sig2[28].DB_MAX_OUTPUT_PORT_TYPE
iout[29] <= iout_sig2[29].DB_MAX_OUTPUT_PORT_TYPE
iout[30] <= iout_sig2[30].DB_MAX_OUTPUT_PORT_TYPE
iout[31] <= iout_sig2[31].DB_MAX_OUTPUT_PORT_TYPE
iout[32] <= iout_sig2[32].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_3kj:auto_generated.dataa[0]
dataa[1] => add_sub_3kj:auto_generated.dataa[1]
dataa[2] => add_sub_3kj:auto_generated.dataa[2]
dataa[3] => add_sub_3kj:auto_generated.dataa[3]
dataa[4] => add_sub_3kj:auto_generated.dataa[4]
dataa[5] => add_sub_3kj:auto_generated.dataa[5]
dataa[6] => add_sub_3kj:auto_generated.dataa[6]
dataa[7] => add_sub_3kj:auto_generated.dataa[7]
dataa[8] => add_sub_3kj:auto_generated.dataa[8]
dataa[9] => add_sub_3kj:auto_generated.dataa[9]
dataa[10] => add_sub_3kj:auto_generated.dataa[10]
dataa[11] => add_sub_3kj:auto_generated.dataa[11]
dataa[12] => add_sub_3kj:auto_generated.dataa[12]
dataa[13] => add_sub_3kj:auto_generated.dataa[13]
dataa[14] => add_sub_3kj:auto_generated.dataa[14]
dataa[15] => add_sub_3kj:auto_generated.dataa[15]
dataa[16] => add_sub_3kj:auto_generated.dataa[16]
dataa[17] => add_sub_3kj:auto_generated.dataa[17]
dataa[18] => add_sub_3kj:auto_generated.dataa[18]
dataa[19] => add_sub_3kj:auto_generated.dataa[19]
dataa[20] => add_sub_3kj:auto_generated.dataa[20]
dataa[21] => add_sub_3kj:auto_generated.dataa[21]
dataa[22] => add_sub_3kj:auto_generated.dataa[22]
dataa[23] => add_sub_3kj:auto_generated.dataa[23]
dataa[24] => add_sub_3kj:auto_generated.dataa[24]
dataa[25] => add_sub_3kj:auto_generated.dataa[25]
dataa[26] => add_sub_3kj:auto_generated.dataa[26]
dataa[27] => add_sub_3kj:auto_generated.dataa[27]
dataa[28] => add_sub_3kj:auto_generated.dataa[28]
dataa[29] => add_sub_3kj:auto_generated.dataa[29]
dataa[30] => add_sub_3kj:auto_generated.dataa[30]
dataa[31] => add_sub_3kj:auto_generated.dataa[31]
dataa[32] => add_sub_3kj:auto_generated.dataa[32]
datab[0] => add_sub_3kj:auto_generated.datab[0]
datab[1] => add_sub_3kj:auto_generated.datab[1]
datab[2] => add_sub_3kj:auto_generated.datab[2]
datab[3] => add_sub_3kj:auto_generated.datab[3]
datab[4] => add_sub_3kj:auto_generated.datab[4]
datab[5] => add_sub_3kj:auto_generated.datab[5]
datab[6] => add_sub_3kj:auto_generated.datab[6]
datab[7] => add_sub_3kj:auto_generated.datab[7]
datab[8] => add_sub_3kj:auto_generated.datab[8]
datab[9] => add_sub_3kj:auto_generated.datab[9]
datab[10] => add_sub_3kj:auto_generated.datab[10]
datab[11] => add_sub_3kj:auto_generated.datab[11]
datab[12] => add_sub_3kj:auto_generated.datab[12]
datab[13] => add_sub_3kj:auto_generated.datab[13]
datab[14] => add_sub_3kj:auto_generated.datab[14]
datab[15] => add_sub_3kj:auto_generated.datab[15]
datab[16] => add_sub_3kj:auto_generated.datab[16]
datab[17] => add_sub_3kj:auto_generated.datab[17]
datab[18] => add_sub_3kj:auto_generated.datab[18]
datab[19] => add_sub_3kj:auto_generated.datab[19]
datab[20] => add_sub_3kj:auto_generated.datab[20]
datab[21] => add_sub_3kj:auto_generated.datab[21]
datab[22] => add_sub_3kj:auto_generated.datab[22]
datab[23] => add_sub_3kj:auto_generated.datab[23]
datab[24] => add_sub_3kj:auto_generated.datab[24]
datab[25] => add_sub_3kj:auto_generated.datab[25]
datab[26] => add_sub_3kj:auto_generated.datab[26]
datab[27] => add_sub_3kj:auto_generated.datab[27]
datab[28] => add_sub_3kj:auto_generated.datab[28]
datab[29] => add_sub_3kj:auto_generated.datab[29]
datab[30] => add_sub_3kj:auto_generated.datab[30]
datab[31] => add_sub_3kj:auto_generated.datab[31]
datab[32] => add_sub_3kj:auto_generated.datab[32]
cin => add_sub_3kj:auto_generated.cin
add_sub => add_sub_3kj:auto_generated.add_sub
clock => add_sub_3kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_3kj:auto_generated.clken
result[0] <= add_sub_3kj:auto_generated.result[0]
result[1] <= add_sub_3kj:auto_generated.result[1]
result[2] <= add_sub_3kj:auto_generated.result[2]
result[3] <= add_sub_3kj:auto_generated.result[3]
result[4] <= add_sub_3kj:auto_generated.result[4]
result[5] <= add_sub_3kj:auto_generated.result[5]
result[6] <= add_sub_3kj:auto_generated.result[6]
result[7] <= add_sub_3kj:auto_generated.result[7]
result[8] <= add_sub_3kj:auto_generated.result[8]
result[9] <= add_sub_3kj:auto_generated.result[9]
result[10] <= add_sub_3kj:auto_generated.result[10]
result[11] <= add_sub_3kj:auto_generated.result[11]
result[12] <= add_sub_3kj:auto_generated.result[12]
result[13] <= add_sub_3kj:auto_generated.result[13]
result[14] <= add_sub_3kj:auto_generated.result[14]
result[15] <= add_sub_3kj:auto_generated.result[15]
result[16] <= add_sub_3kj:auto_generated.result[16]
result[17] <= add_sub_3kj:auto_generated.result[17]
result[18] <= add_sub_3kj:auto_generated.result[18]
result[19] <= add_sub_3kj:auto_generated.result[19]
result[20] <= add_sub_3kj:auto_generated.result[20]
result[21] <= add_sub_3kj:auto_generated.result[21]
result[22] <= add_sub_3kj:auto_generated.result[22]
result[23] <= add_sub_3kj:auto_generated.result[23]
result[24] <= add_sub_3kj:auto_generated.result[24]
result[25] <= add_sub_3kj:auto_generated.result[25]
result[26] <= add_sub_3kj:auto_generated.result[26]
result[27] <= add_sub_3kj:auto_generated.result[27]
result[28] <= add_sub_3kj:auto_generated.result[28]
result[29] <= add_sub_3kj:auto_generated.result[29]
result[30] <= add_sub_3kj:auto_generated.result[30]
result[31] <= add_sub_3kj:auto_generated.result[31]
result[32] <= add_sub_3kj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_3kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_3kj:auto_generated.dataa[0]
dataa[1] => add_sub_3kj:auto_generated.dataa[1]
dataa[2] => add_sub_3kj:auto_generated.dataa[2]
dataa[3] => add_sub_3kj:auto_generated.dataa[3]
dataa[4] => add_sub_3kj:auto_generated.dataa[4]
dataa[5] => add_sub_3kj:auto_generated.dataa[5]
dataa[6] => add_sub_3kj:auto_generated.dataa[6]
dataa[7] => add_sub_3kj:auto_generated.dataa[7]
dataa[8] => add_sub_3kj:auto_generated.dataa[8]
dataa[9] => add_sub_3kj:auto_generated.dataa[9]
dataa[10] => add_sub_3kj:auto_generated.dataa[10]
dataa[11] => add_sub_3kj:auto_generated.dataa[11]
dataa[12] => add_sub_3kj:auto_generated.dataa[12]
dataa[13] => add_sub_3kj:auto_generated.dataa[13]
dataa[14] => add_sub_3kj:auto_generated.dataa[14]
dataa[15] => add_sub_3kj:auto_generated.dataa[15]
dataa[16] => add_sub_3kj:auto_generated.dataa[16]
dataa[17] => add_sub_3kj:auto_generated.dataa[17]
dataa[18] => add_sub_3kj:auto_generated.dataa[18]
dataa[19] => add_sub_3kj:auto_generated.dataa[19]
dataa[20] => add_sub_3kj:auto_generated.dataa[20]
dataa[21] => add_sub_3kj:auto_generated.dataa[21]
dataa[22] => add_sub_3kj:auto_generated.dataa[22]
dataa[23] => add_sub_3kj:auto_generated.dataa[23]
dataa[24] => add_sub_3kj:auto_generated.dataa[24]
dataa[25] => add_sub_3kj:auto_generated.dataa[25]
dataa[26] => add_sub_3kj:auto_generated.dataa[26]
dataa[27] => add_sub_3kj:auto_generated.dataa[27]
dataa[28] => add_sub_3kj:auto_generated.dataa[28]
dataa[29] => add_sub_3kj:auto_generated.dataa[29]
dataa[30] => add_sub_3kj:auto_generated.dataa[30]
dataa[31] => add_sub_3kj:auto_generated.dataa[31]
dataa[32] => add_sub_3kj:auto_generated.dataa[32]
datab[0] => add_sub_3kj:auto_generated.datab[0]
datab[1] => add_sub_3kj:auto_generated.datab[1]
datab[2] => add_sub_3kj:auto_generated.datab[2]
datab[3] => add_sub_3kj:auto_generated.datab[3]
datab[4] => add_sub_3kj:auto_generated.datab[4]
datab[5] => add_sub_3kj:auto_generated.datab[5]
datab[6] => add_sub_3kj:auto_generated.datab[6]
datab[7] => add_sub_3kj:auto_generated.datab[7]
datab[8] => add_sub_3kj:auto_generated.datab[8]
datab[9] => add_sub_3kj:auto_generated.datab[9]
datab[10] => add_sub_3kj:auto_generated.datab[10]
datab[11] => add_sub_3kj:auto_generated.datab[11]
datab[12] => add_sub_3kj:auto_generated.datab[12]
datab[13] => add_sub_3kj:auto_generated.datab[13]
datab[14] => add_sub_3kj:auto_generated.datab[14]
datab[15] => add_sub_3kj:auto_generated.datab[15]
datab[16] => add_sub_3kj:auto_generated.datab[16]
datab[17] => add_sub_3kj:auto_generated.datab[17]
datab[18] => add_sub_3kj:auto_generated.datab[18]
datab[19] => add_sub_3kj:auto_generated.datab[19]
datab[20] => add_sub_3kj:auto_generated.datab[20]
datab[21] => add_sub_3kj:auto_generated.datab[21]
datab[22] => add_sub_3kj:auto_generated.datab[22]
datab[23] => add_sub_3kj:auto_generated.datab[23]
datab[24] => add_sub_3kj:auto_generated.datab[24]
datab[25] => add_sub_3kj:auto_generated.datab[25]
datab[26] => add_sub_3kj:auto_generated.datab[26]
datab[27] => add_sub_3kj:auto_generated.datab[27]
datab[28] => add_sub_3kj:auto_generated.datab[28]
datab[29] => add_sub_3kj:auto_generated.datab[29]
datab[30] => add_sub_3kj:auto_generated.datab[30]
datab[31] => add_sub_3kj:auto_generated.datab[31]
datab[32] => add_sub_3kj:auto_generated.datab[32]
cin => add_sub_3kj:auto_generated.cin
add_sub => add_sub_3kj:auto_generated.add_sub
clock => add_sub_3kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_3kj:auto_generated.clken
result[0] <= add_sub_3kj:auto_generated.result[0]
result[1] <= add_sub_3kj:auto_generated.result[1]
result[2] <= add_sub_3kj:auto_generated.result[2]
result[3] <= add_sub_3kj:auto_generated.result[3]
result[4] <= add_sub_3kj:auto_generated.result[4]
result[5] <= add_sub_3kj:auto_generated.result[5]
result[6] <= add_sub_3kj:auto_generated.result[6]
result[7] <= add_sub_3kj:auto_generated.result[7]
result[8] <= add_sub_3kj:auto_generated.result[8]
result[9] <= add_sub_3kj:auto_generated.result[9]
result[10] <= add_sub_3kj:auto_generated.result[10]
result[11] <= add_sub_3kj:auto_generated.result[11]
result[12] <= add_sub_3kj:auto_generated.result[12]
result[13] <= add_sub_3kj:auto_generated.result[13]
result[14] <= add_sub_3kj:auto_generated.result[14]
result[15] <= add_sub_3kj:auto_generated.result[15]
result[16] <= add_sub_3kj:auto_generated.result[16]
result[17] <= add_sub_3kj:auto_generated.result[17]
result[18] <= add_sub_3kj:auto_generated.result[18]
result[19] <= add_sub_3kj:auto_generated.result[19]
result[20] <= add_sub_3kj:auto_generated.result[20]
result[21] <= add_sub_3kj:auto_generated.result[21]
result[22] <= add_sub_3kj:auto_generated.result[22]
result[23] <= add_sub_3kj:auto_generated.result[23]
result[24] <= add_sub_3kj:auto_generated.result[24]
result[25] <= add_sub_3kj:auto_generated.result[25]
result[26] <= add_sub_3kj:auto_generated.result[26]
result[27] <= add_sub_3kj:auto_generated.result[27]
result[28] <= add_sub_3kj:auto_generated.result[28]
result[29] <= add_sub_3kj:auto_generated.result[29]
result[30] <= add_sub_3kj:auto_generated.result[30]
result[31] <= add_sub_3kj:auto_generated.result[31]
result[32] <= add_sub_3kj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_3kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm2|asj_fft_tdl:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3
clk => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.clk
clk => result_i_tmp[0].CLK
clk => result_i_tmp[1].CLK
clk => result_i_tmp[2].CLK
clk => result_i_tmp[3].CLK
clk => result_i_tmp[4].CLK
clk => result_i_tmp[5].CLK
clk => result_i_tmp[6].CLK
clk => result_i_tmp[7].CLK
clk => result_i_tmp[8].CLK
clk => result_i_tmp[9].CLK
clk => result_i_tmp[10].CLK
clk => result_i_tmp[11].CLK
clk => result_i_tmp[12].CLK
clk => result_i_tmp[13].CLK
clk => result_i_tmp[14].CLK
clk => result_i_tmp[15].CLK
clk => result_i_tmp[16].CLK
clk => result_i_tmp[17].CLK
clk => result_i_tmp[18].CLK
clk => result_i_tmp[19].CLK
clk => result_i_tmp[20].CLK
clk => result_i_tmp[21].CLK
clk => result_i_tmp[22].CLK
clk => result_i_tmp[23].CLK
clk => result_i_tmp[24].CLK
clk => result_i_tmp[25].CLK
clk => result_i_tmp[26].CLK
clk => result_i_tmp[27].CLK
clk => result_i_tmp[28].CLK
clk => result_i_tmp[29].CLK
clk => result_i_tmp[30].CLK
clk => result_i_tmp[31].CLK
clk => result_r_tmp[0].CLK
clk => result_r_tmp[1].CLK
clk => result_r_tmp[2].CLK
clk => result_r_tmp[3].CLK
clk => result_r_tmp[4].CLK
clk => result_r_tmp[5].CLK
clk => result_r_tmp[6].CLK
clk => result_r_tmp[7].CLK
clk => result_r_tmp[8].CLK
clk => result_r_tmp[9].CLK
clk => result_r_tmp[10].CLK
clk => result_r_tmp[11].CLK
clk => result_r_tmp[12].CLK
clk => result_r_tmp[13].CLK
clk => result_r_tmp[14].CLK
clk => result_r_tmp[15].CLK
clk => result_r_tmp[16].CLK
clk => result_r_tmp[17].CLK
clk => result_r_tmp[18].CLK
clk => result_r_tmp[19].CLK
clk => result_r_tmp[20].CLK
clk => result_r_tmp[21].CLK
clk => result_r_tmp[22].CLK
clk => result_r_tmp[23].CLK
clk => result_r_tmp[24].CLK
clk => result_r_tmp[25].CLK
clk => result_r_tmp[26].CLK
clk => result_r_tmp[27].CLK
clk => result_r_tmp[28].CLK
clk => result_r_tmp[29].CLK
clk => result_r_tmp[30].CLK
clk => result_r_tmp[31].CLK
clk => asj_fft_pround:u0.clk
clk => asj_fft_pround:u1.clk
clk => asj_fft_tdl:real_delay.clk
clk => asj_fft_tdl:imag_delay.clk
global_clock_enable => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.global_clock_enable
global_clock_enable => asj_fft_pround:u0.global_clock_enable
global_clock_enable => asj_fft_pround:u1.global_clock_enable
global_clock_enable => asj_fft_tdl:real_delay.global_clock_enable
global_clock_enable => asj_fft_tdl:imag_delay.global_clock_enable
global_clock_enable => result_i_tmp[0].ENA
global_clock_enable => result_i_tmp[1].ENA
global_clock_enable => result_i_tmp[2].ENA
global_clock_enable => result_i_tmp[3].ENA
global_clock_enable => result_i_tmp[4].ENA
global_clock_enable => result_i_tmp[5].ENA
global_clock_enable => result_i_tmp[6].ENA
global_clock_enable => result_i_tmp[7].ENA
global_clock_enable => result_i_tmp[8].ENA
global_clock_enable => result_i_tmp[9].ENA
global_clock_enable => result_i_tmp[10].ENA
global_clock_enable => result_i_tmp[11].ENA
global_clock_enable => result_i_tmp[12].ENA
global_clock_enable => result_i_tmp[13].ENA
global_clock_enable => result_i_tmp[14].ENA
global_clock_enable => result_i_tmp[15].ENA
global_clock_enable => result_i_tmp[16].ENA
global_clock_enable => result_i_tmp[17].ENA
global_clock_enable => result_i_tmp[18].ENA
global_clock_enable => result_i_tmp[19].ENA
global_clock_enable => result_i_tmp[20].ENA
global_clock_enable => result_i_tmp[21].ENA
global_clock_enable => result_i_tmp[22].ENA
global_clock_enable => result_i_tmp[23].ENA
global_clock_enable => result_i_tmp[24].ENA
global_clock_enable => result_i_tmp[25].ENA
global_clock_enable => result_i_tmp[26].ENA
global_clock_enable => result_i_tmp[27].ENA
global_clock_enable => result_i_tmp[28].ENA
global_clock_enable => result_i_tmp[29].ENA
global_clock_enable => result_i_tmp[30].ENA
global_clock_enable => result_i_tmp[31].ENA
global_clock_enable => result_r_tmp[0].ENA
global_clock_enable => result_r_tmp[1].ENA
global_clock_enable => result_r_tmp[2].ENA
global_clock_enable => result_r_tmp[3].ENA
global_clock_enable => result_r_tmp[4].ENA
global_clock_enable => result_r_tmp[5].ENA
global_clock_enable => result_r_tmp[6].ENA
global_clock_enable => result_r_tmp[7].ENA
global_clock_enable => result_r_tmp[8].ENA
global_clock_enable => result_r_tmp[9].ENA
global_clock_enable => result_r_tmp[10].ENA
global_clock_enable => result_r_tmp[11].ENA
global_clock_enable => result_r_tmp[12].ENA
global_clock_enable => result_r_tmp[13].ENA
global_clock_enable => result_r_tmp[14].ENA
global_clock_enable => result_r_tmp[15].ENA
global_clock_enable => result_r_tmp[16].ENA
global_clock_enable => result_r_tmp[17].ENA
global_clock_enable => result_r_tmp[18].ENA
global_clock_enable => result_r_tmp[19].ENA
global_clock_enable => result_r_tmp[20].ENA
global_clock_enable => result_r_tmp[21].ENA
global_clock_enable => result_r_tmp[22].ENA
global_clock_enable => result_r_tmp[23].ENA
global_clock_enable => result_r_tmp[24].ENA
global_clock_enable => result_r_tmp[25].ENA
global_clock_enable => result_r_tmp[26].ENA
global_clock_enable => result_r_tmp[27].ENA
global_clock_enable => result_r_tmp[28].ENA
global_clock_enable => result_r_tmp[29].ENA
global_clock_enable => result_r_tmp[30].ENA
global_clock_enable => result_r_tmp[31].ENA
reset => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.reset
reset => result_i_tmp[0].ACLR
reset => result_i_tmp[1].ACLR
reset => result_i_tmp[2].ACLR
reset => result_i_tmp[3].ACLR
reset => result_i_tmp[4].ACLR
reset => result_i_tmp[5].ACLR
reset => result_i_tmp[6].ACLR
reset => result_i_tmp[7].ACLR
reset => result_i_tmp[8].ACLR
reset => result_i_tmp[9].ACLR
reset => result_i_tmp[10].ACLR
reset => result_i_tmp[11].ACLR
reset => result_i_tmp[12].ACLR
reset => result_i_tmp[13].ACLR
reset => result_i_tmp[14].ACLR
reset => result_i_tmp[15].ACLR
reset => result_i_tmp[16].ACLR
reset => result_i_tmp[17].ACLR
reset => result_i_tmp[18].ACLR
reset => result_i_tmp[19].ACLR
reset => result_i_tmp[20].ACLR
reset => result_i_tmp[21].ACLR
reset => result_i_tmp[22].ACLR
reset => result_i_tmp[23].ACLR
reset => result_i_tmp[24].ACLR
reset => result_i_tmp[25].ACLR
reset => result_i_tmp[26].ACLR
reset => result_i_tmp[27].ACLR
reset => result_i_tmp[28].ACLR
reset => result_i_tmp[29].ACLR
reset => result_i_tmp[30].ACLR
reset => result_i_tmp[31].ACLR
reset => result_r_tmp[0].ACLR
reset => result_r_tmp[1].ACLR
reset => result_r_tmp[2].ACLR
reset => result_r_tmp[3].ACLR
reset => result_r_tmp[4].ACLR
reset => result_r_tmp[5].ACLR
reset => result_r_tmp[6].ACLR
reset => result_r_tmp[7].ACLR
reset => result_r_tmp[8].ACLR
reset => result_r_tmp[9].ACLR
reset => result_r_tmp[10].ACLR
reset => result_r_tmp[11].ACLR
reset => result_r_tmp[12].ACLR
reset => result_r_tmp[13].ACLR
reset => result_r_tmp[14].ACLR
reset => result_r_tmp[15].ACLR
reset => result_r_tmp[16].ACLR
reset => result_r_tmp[17].ACLR
reset => result_r_tmp[18].ACLR
reset => result_r_tmp[19].ACLR
reset => result_r_tmp[20].ACLR
reset => result_r_tmp[21].ACLR
reset => result_r_tmp[22].ACLR
reset => result_r_tmp[23].ACLR
reset => result_r_tmp[24].ACLR
reset => result_r_tmp[25].ACLR
reset => result_r_tmp[26].ACLR
reset => result_r_tmp[27].ACLR
reset => result_r_tmp[28].ACLR
reset => result_r_tmp[29].ACLR
reset => result_r_tmp[30].ACLR
reset => result_r_tmp[31].ACLR
dataa[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[0]
dataa[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[1]
dataa[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[2]
dataa[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[3]
dataa[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[4]
dataa[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[5]
dataa[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[6]
dataa[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[7]
dataa[8] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[8]
dataa[9] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[9]
dataa[10] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[10]
dataa[11] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[11]
dataa[12] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[12]
dataa[13] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[13]
dataa[14] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[14]
dataa[15] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.a[15]
datab[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[0]
datab[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[1]
datab[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[2]
datab[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[3]
datab[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[4]
datab[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[5]
datab[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[6]
datab[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[7]
datab[8] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[8]
datab[9] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[9]
datab[10] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[10]
datab[11] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[11]
datab[12] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[12]
datab[13] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[13]
datab[14] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[14]
datab[15] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.b[15]
datac[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[0]
datac[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[1]
datac[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[2]
datac[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[3]
datac[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[4]
datac[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[5]
datac[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[6]
datac[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[7]
datac[8] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[8]
datac[9] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[9]
datac[10] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[10]
datac[11] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[11]
datac[12] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[12]
datac[13] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[13]
datac[14] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[14]
datac[15] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.c[15]
datad[0] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[0]
datad[1] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[1]
datad[2] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[2]
datad[3] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[3]
datad[4] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[4]
datad[5] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[5]
datad[6] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[6]
datad[7] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[7]
datad[8] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[8]
datad[9] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[9]
datad[10] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[10]
datad[11] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[11]
datad[12] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[12]
datad[13] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[13]
datad[14] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[14]
datad[15] => apn_fft_mult_cpx:gen_infr_4cpx:calc_mult_4cpx.d[15]
real_out[0] <= asj_fft_tdl:real_delay.data_out[0]
real_out[1] <= asj_fft_tdl:real_delay.data_out[1]
real_out[2] <= asj_fft_tdl:real_delay.data_out[2]
real_out[3] <= asj_fft_tdl:real_delay.data_out[3]
real_out[4] <= asj_fft_tdl:real_delay.data_out[4]
real_out[5] <= asj_fft_tdl:real_delay.data_out[5]
real_out[6] <= asj_fft_tdl:real_delay.data_out[6]
real_out[7] <= asj_fft_tdl:real_delay.data_out[7]
real_out[8] <= asj_fft_tdl:real_delay.data_out[8]
real_out[9] <= asj_fft_tdl:real_delay.data_out[9]
real_out[10] <= asj_fft_tdl:real_delay.data_out[10]
real_out[11] <= asj_fft_tdl:real_delay.data_out[11]
real_out[12] <= asj_fft_tdl:real_delay.data_out[12]
real_out[13] <= asj_fft_tdl:real_delay.data_out[13]
real_out[14] <= asj_fft_tdl:real_delay.data_out[14]
real_out[15] <= asj_fft_tdl:real_delay.data_out[15]
imag_out[0] <= asj_fft_tdl:imag_delay.data_out[0]
imag_out[1] <= asj_fft_tdl:imag_delay.data_out[1]
imag_out[2] <= asj_fft_tdl:imag_delay.data_out[2]
imag_out[3] <= asj_fft_tdl:imag_delay.data_out[3]
imag_out[4] <= asj_fft_tdl:imag_delay.data_out[4]
imag_out[5] <= asj_fft_tdl:imag_delay.data_out[5]
imag_out[6] <= asj_fft_tdl:imag_delay.data_out[6]
imag_out[7] <= asj_fft_tdl:imag_delay.data_out[7]
imag_out[8] <= asj_fft_tdl:imag_delay.data_out[8]
imag_out[9] <= asj_fft_tdl:imag_delay.data_out[9]
imag_out[10] <= asj_fft_tdl:imag_delay.data_out[10]
imag_out[11] <= asj_fft_tdl:imag_delay.data_out[11]
imag_out[12] <= asj_fft_tdl:imag_delay.data_out[12]
imag_out[13] <= asj_fft_tdl:imag_delay.data_out[13]
imag_out[14] <= asj_fft_tdl:imag_delay.data_out[14]
imag_out[15] <= asj_fft_tdl:imag_delay.data_out[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|apn_fft_mult_cpx:\gen_infr_4cpx:calc_mult_4cpx
clk => iout_sig2[0].CLK
clk => iout_sig2[1].CLK
clk => iout_sig2[2].CLK
clk => iout_sig2[3].CLK
clk => iout_sig2[4].CLK
clk => iout_sig2[5].CLK
clk => iout_sig2[6].CLK
clk => iout_sig2[7].CLK
clk => iout_sig2[8].CLK
clk => iout_sig2[9].CLK
clk => iout_sig2[10].CLK
clk => iout_sig2[11].CLK
clk => iout_sig2[12].CLK
clk => iout_sig2[13].CLK
clk => iout_sig2[14].CLK
clk => iout_sig2[15].CLK
clk => iout_sig2[16].CLK
clk => iout_sig2[17].CLK
clk => iout_sig2[18].CLK
clk => iout_sig2[19].CLK
clk => iout_sig2[20].CLK
clk => iout_sig2[21].CLK
clk => iout_sig2[22].CLK
clk => iout_sig2[23].CLK
clk => iout_sig2[24].CLK
clk => iout_sig2[25].CLK
clk => iout_sig2[26].CLK
clk => iout_sig2[27].CLK
clk => iout_sig2[28].CLK
clk => iout_sig2[29].CLK
clk => iout_sig2[30].CLK
clk => iout_sig2[31].CLK
clk => iout_sig2[32].CLK
clk => rout_sig2[0].CLK
clk => rout_sig2[1].CLK
clk => rout_sig2[2].CLK
clk => rout_sig2[3].CLK
clk => rout_sig2[4].CLK
clk => rout_sig2[5].CLK
clk => rout_sig2[6].CLK
clk => rout_sig2[7].CLK
clk => rout_sig2[8].CLK
clk => rout_sig2[9].CLK
clk => rout_sig2[10].CLK
clk => rout_sig2[11].CLK
clk => rout_sig2[12].CLK
clk => rout_sig2[13].CLK
clk => rout_sig2[14].CLK
clk => rout_sig2[15].CLK
clk => rout_sig2[16].CLK
clk => rout_sig2[17].CLK
clk => rout_sig2[18].CLK
clk => rout_sig2[19].CLK
clk => rout_sig2[20].CLK
clk => rout_sig2[21].CLK
clk => rout_sig2[22].CLK
clk => rout_sig2[23].CLK
clk => rout_sig2[24].CLK
clk => rout_sig2[25].CLK
clk => rout_sig2[26].CLK
clk => rout_sig2[27].CLK
clk => rout_sig2[28].CLK
clk => rout_sig2[29].CLK
clk => rout_sig2[30].CLK
clk => rout_sig2[31].CLK
clk => rout_sig2[32].CLK
clk => iout_sig[0].CLK
clk => iout_sig[1].CLK
clk => iout_sig[2].CLK
clk => iout_sig[3].CLK
clk => iout_sig[4].CLK
clk => iout_sig[5].CLK
clk => iout_sig[6].CLK
clk => iout_sig[7].CLK
clk => iout_sig[8].CLK
clk => iout_sig[9].CLK
clk => iout_sig[10].CLK
clk => iout_sig[11].CLK
clk => iout_sig[12].CLK
clk => iout_sig[13].CLK
clk => iout_sig[14].CLK
clk => iout_sig[15].CLK
clk => iout_sig[16].CLK
clk => iout_sig[17].CLK
clk => iout_sig[18].CLK
clk => iout_sig[19].CLK
clk => iout_sig[20].CLK
clk => iout_sig[21].CLK
clk => iout_sig[22].CLK
clk => iout_sig[23].CLK
clk => iout_sig[24].CLK
clk => iout_sig[25].CLK
clk => iout_sig[26].CLK
clk => iout_sig[27].CLK
clk => iout_sig[28].CLK
clk => iout_sig[29].CLK
clk => iout_sig[30].CLK
clk => iout_sig[31].CLK
clk => iout_sig[32].CLK
clk => rout_sig[0].CLK
clk => rout_sig[1].CLK
clk => rout_sig[2].CLK
clk => rout_sig[3].CLK
clk => rout_sig[4].CLK
clk => rout_sig[5].CLK
clk => rout_sig[6].CLK
clk => rout_sig[7].CLK
clk => rout_sig[8].CLK
clk => rout_sig[9].CLK
clk => rout_sig[10].CLK
clk => rout_sig[11].CLK
clk => rout_sig[12].CLK
clk => rout_sig[13].CLK
clk => rout_sig[14].CLK
clk => rout_sig[15].CLK
clk => rout_sig[16].CLK
clk => rout_sig[17].CLK
clk => rout_sig[18].CLK
clk => rout_sig[19].CLK
clk => rout_sig[20].CLK
clk => rout_sig[21].CLK
clk => rout_sig[22].CLK
clk => rout_sig[23].CLK
clk => rout_sig[24].CLK
clk => rout_sig[25].CLK
clk => rout_sig[26].CLK
clk => rout_sig[27].CLK
clk => rout_sig[28].CLK
clk => rout_sig[29].CLK
clk => rout_sig[30].CLK
clk => rout_sig[31].CLK
clk => rout_sig[32].CLK
clk => d_reg[0].CLK
clk => d_reg[1].CLK
clk => d_reg[2].CLK
clk => d_reg[3].CLK
clk => d_reg[4].CLK
clk => d_reg[5].CLK
clk => d_reg[6].CLK
clk => d_reg[7].CLK
clk => d_reg[8].CLK
clk => d_reg[9].CLK
clk => d_reg[10].CLK
clk => d_reg[11].CLK
clk => d_reg[12].CLK
clk => d_reg[13].CLK
clk => d_reg[14].CLK
clk => d_reg[15].CLK
clk => c_reg[0].CLK
clk => c_reg[1].CLK
clk => c_reg[2].CLK
clk => c_reg[3].CLK
clk => c_reg[4].CLK
clk => c_reg[5].CLK
clk => c_reg[6].CLK
clk => c_reg[7].CLK
clk => c_reg[8].CLK
clk => c_reg[9].CLK
clk => c_reg[10].CLK
clk => c_reg[11].CLK
clk => c_reg[12].CLK
clk => c_reg[13].CLK
clk => c_reg[14].CLK
clk => c_reg[15].CLK
clk => b_reg[0].CLK
clk => b_reg[1].CLK
clk => b_reg[2].CLK
clk => b_reg[3].CLK
clk => b_reg[4].CLK
clk => b_reg[5].CLK
clk => b_reg[6].CLK
clk => b_reg[7].CLK
clk => b_reg[8].CLK
clk => b_reg[9].CLK
clk => b_reg[10].CLK
clk => b_reg[11].CLK
clk => b_reg[12].CLK
clk => b_reg[13].CLK
clk => b_reg[14].CLK
clk => b_reg[15].CLK
clk => a_reg[0].CLK
clk => a_reg[1].CLK
clk => a_reg[2].CLK
clk => a_reg[3].CLK
clk => a_reg[4].CLK
clk => a_reg[5].CLK
clk => a_reg[6].CLK
clk => a_reg[7].CLK
clk => a_reg[8].CLK
clk => a_reg[9].CLK
clk => a_reg[10].CLK
clk => a_reg[11].CLK
clk => a_reg[12].CLK
clk => a_reg[13].CLK
clk => a_reg[14].CLK
clk => a_reg[15].CLK
reset => iout_sig2[0].ACLR
reset => iout_sig2[1].ACLR
reset => iout_sig2[2].ACLR
reset => iout_sig2[3].ACLR
reset => iout_sig2[4].ACLR
reset => iout_sig2[5].ACLR
reset => iout_sig2[6].ACLR
reset => iout_sig2[7].ACLR
reset => iout_sig2[8].ACLR
reset => iout_sig2[9].ACLR
reset => iout_sig2[10].ACLR
reset => iout_sig2[11].ACLR
reset => iout_sig2[12].ACLR
reset => iout_sig2[13].ACLR
reset => iout_sig2[14].ACLR
reset => iout_sig2[15].ACLR
reset => iout_sig2[16].ACLR
reset => iout_sig2[17].ACLR
reset => iout_sig2[18].ACLR
reset => iout_sig2[19].ACLR
reset => iout_sig2[20].ACLR
reset => iout_sig2[21].ACLR
reset => iout_sig2[22].ACLR
reset => iout_sig2[23].ACLR
reset => iout_sig2[24].ACLR
reset => iout_sig2[25].ACLR
reset => iout_sig2[26].ACLR
reset => iout_sig2[27].ACLR
reset => iout_sig2[28].ACLR
reset => iout_sig2[29].ACLR
reset => iout_sig2[30].ACLR
reset => iout_sig2[31].ACLR
reset => iout_sig2[32].ACLR
reset => rout_sig2[0].ACLR
reset => rout_sig2[1].ACLR
reset => rout_sig2[2].ACLR
reset => rout_sig2[3].ACLR
reset => rout_sig2[4].ACLR
reset => rout_sig2[5].ACLR
reset => rout_sig2[6].ACLR
reset => rout_sig2[7].ACLR
reset => rout_sig2[8].ACLR
reset => rout_sig2[9].ACLR
reset => rout_sig2[10].ACLR
reset => rout_sig2[11].ACLR
reset => rout_sig2[12].ACLR
reset => rout_sig2[13].ACLR
reset => rout_sig2[14].ACLR
reset => rout_sig2[15].ACLR
reset => rout_sig2[16].ACLR
reset => rout_sig2[17].ACLR
reset => rout_sig2[18].ACLR
reset => rout_sig2[19].ACLR
reset => rout_sig2[20].ACLR
reset => rout_sig2[21].ACLR
reset => rout_sig2[22].ACLR
reset => rout_sig2[23].ACLR
reset => rout_sig2[24].ACLR
reset => rout_sig2[25].ACLR
reset => rout_sig2[26].ACLR
reset => rout_sig2[27].ACLR
reset => rout_sig2[28].ACLR
reset => rout_sig2[29].ACLR
reset => rout_sig2[30].ACLR
reset => rout_sig2[31].ACLR
reset => rout_sig2[32].ACLR
reset => iout_sig[0].ACLR
reset => iout_sig[1].ACLR
reset => iout_sig[2].ACLR
reset => iout_sig[3].ACLR
reset => iout_sig[4].ACLR
reset => iout_sig[5].ACLR
reset => iout_sig[6].ACLR
reset => iout_sig[7].ACLR
reset => iout_sig[8].ACLR
reset => iout_sig[9].ACLR
reset => iout_sig[10].ACLR
reset => iout_sig[11].ACLR
reset => iout_sig[12].ACLR
reset => iout_sig[13].ACLR
reset => iout_sig[14].ACLR
reset => iout_sig[15].ACLR
reset => iout_sig[16].ACLR
reset => iout_sig[17].ACLR
reset => iout_sig[18].ACLR
reset => iout_sig[19].ACLR
reset => iout_sig[20].ACLR
reset => iout_sig[21].ACLR
reset => iout_sig[22].ACLR
reset => iout_sig[23].ACLR
reset => iout_sig[24].ACLR
reset => iout_sig[25].ACLR
reset => iout_sig[26].ACLR
reset => iout_sig[27].ACLR
reset => iout_sig[28].ACLR
reset => iout_sig[29].ACLR
reset => iout_sig[30].ACLR
reset => iout_sig[31].ACLR
reset => iout_sig[32].ACLR
reset => rout_sig[0].ACLR
reset => rout_sig[1].ACLR
reset => rout_sig[2].ACLR
reset => rout_sig[3].ACLR
reset => rout_sig[4].ACLR
reset => rout_sig[5].ACLR
reset => rout_sig[6].ACLR
reset => rout_sig[7].ACLR
reset => rout_sig[8].ACLR
reset => rout_sig[9].ACLR
reset => rout_sig[10].ACLR
reset => rout_sig[11].ACLR
reset => rout_sig[12].ACLR
reset => rout_sig[13].ACLR
reset => rout_sig[14].ACLR
reset => rout_sig[15].ACLR
reset => rout_sig[16].ACLR
reset => rout_sig[17].ACLR
reset => rout_sig[18].ACLR
reset => rout_sig[19].ACLR
reset => rout_sig[20].ACLR
reset => rout_sig[21].ACLR
reset => rout_sig[22].ACLR
reset => rout_sig[23].ACLR
reset => rout_sig[24].ACLR
reset => rout_sig[25].ACLR
reset => rout_sig[26].ACLR
reset => rout_sig[27].ACLR
reset => rout_sig[28].ACLR
reset => rout_sig[29].ACLR
reset => rout_sig[30].ACLR
reset => rout_sig[31].ACLR
reset => rout_sig[32].ACLR
reset => d_reg[0].ACLR
reset => d_reg[1].ACLR
reset => d_reg[2].ACLR
reset => d_reg[3].ACLR
reset => d_reg[4].ACLR
reset => d_reg[5].ACLR
reset => d_reg[6].ACLR
reset => d_reg[7].ACLR
reset => d_reg[8].ACLR
reset => d_reg[9].ACLR
reset => d_reg[10].ACLR
reset => d_reg[11].ACLR
reset => d_reg[12].ACLR
reset => d_reg[13].ACLR
reset => d_reg[14].ACLR
reset => d_reg[15].ACLR
reset => c_reg[0].ACLR
reset => c_reg[1].ACLR
reset => c_reg[2].ACLR
reset => c_reg[3].ACLR
reset => c_reg[4].ACLR
reset => c_reg[5].ACLR
reset => c_reg[6].ACLR
reset => c_reg[7].ACLR
reset => c_reg[8].ACLR
reset => c_reg[9].ACLR
reset => c_reg[10].ACLR
reset => c_reg[11].ACLR
reset => c_reg[12].ACLR
reset => c_reg[13].ACLR
reset => c_reg[14].ACLR
reset => c_reg[15].ACLR
reset => b_reg[0].ACLR
reset => b_reg[1].ACLR
reset => b_reg[2].ACLR
reset => b_reg[3].ACLR
reset => b_reg[4].ACLR
reset => b_reg[5].ACLR
reset => b_reg[6].ACLR
reset => b_reg[7].ACLR
reset => b_reg[8].ACLR
reset => b_reg[9].ACLR
reset => b_reg[10].ACLR
reset => b_reg[11].ACLR
reset => b_reg[12].ACLR
reset => b_reg[13].ACLR
reset => b_reg[14].ACLR
reset => b_reg[15].ACLR
reset => a_reg[0].ACLR
reset => a_reg[1].ACLR
reset => a_reg[2].ACLR
reset => a_reg[3].ACLR
reset => a_reg[4].ACLR
reset => a_reg[5].ACLR
reset => a_reg[6].ACLR
reset => a_reg[7].ACLR
reset => a_reg[8].ACLR
reset => a_reg[9].ACLR
reset => a_reg[10].ACLR
reset => a_reg[11].ACLR
reset => a_reg[12].ACLR
reset => a_reg[13].ACLR
reset => a_reg[14].ACLR
reset => a_reg[15].ACLR
global_clock_enable => iout_sig2[0].ENA
global_clock_enable => iout_sig2[1].ENA
global_clock_enable => iout_sig2[2].ENA
global_clock_enable => iout_sig2[3].ENA
global_clock_enable => iout_sig2[4].ENA
global_clock_enable => iout_sig2[5].ENA
global_clock_enable => iout_sig2[6].ENA
global_clock_enable => iout_sig2[7].ENA
global_clock_enable => iout_sig2[8].ENA
global_clock_enable => iout_sig2[9].ENA
global_clock_enable => iout_sig2[10].ENA
global_clock_enable => iout_sig2[11].ENA
global_clock_enable => iout_sig2[12].ENA
global_clock_enable => iout_sig2[13].ENA
global_clock_enable => iout_sig2[14].ENA
global_clock_enable => iout_sig2[15].ENA
global_clock_enable => iout_sig2[16].ENA
global_clock_enable => iout_sig2[17].ENA
global_clock_enable => iout_sig2[18].ENA
global_clock_enable => iout_sig2[19].ENA
global_clock_enable => iout_sig2[20].ENA
global_clock_enable => iout_sig2[21].ENA
global_clock_enable => iout_sig2[22].ENA
global_clock_enable => iout_sig2[23].ENA
global_clock_enable => iout_sig2[24].ENA
global_clock_enable => iout_sig2[25].ENA
global_clock_enable => iout_sig2[26].ENA
global_clock_enable => iout_sig2[27].ENA
global_clock_enable => iout_sig2[28].ENA
global_clock_enable => iout_sig2[29].ENA
global_clock_enable => iout_sig2[30].ENA
global_clock_enable => iout_sig2[31].ENA
global_clock_enable => iout_sig2[32].ENA
global_clock_enable => rout_sig2[0].ENA
global_clock_enable => rout_sig2[1].ENA
global_clock_enable => rout_sig2[2].ENA
global_clock_enable => rout_sig2[3].ENA
global_clock_enable => rout_sig2[4].ENA
global_clock_enable => rout_sig2[5].ENA
global_clock_enable => rout_sig2[6].ENA
global_clock_enable => rout_sig2[7].ENA
global_clock_enable => rout_sig2[8].ENA
global_clock_enable => rout_sig2[9].ENA
global_clock_enable => rout_sig2[10].ENA
global_clock_enable => rout_sig2[11].ENA
global_clock_enable => rout_sig2[12].ENA
global_clock_enable => rout_sig2[13].ENA
global_clock_enable => rout_sig2[14].ENA
global_clock_enable => rout_sig2[15].ENA
global_clock_enable => rout_sig2[16].ENA
global_clock_enable => rout_sig2[17].ENA
global_clock_enable => rout_sig2[18].ENA
global_clock_enable => rout_sig2[19].ENA
global_clock_enable => rout_sig2[20].ENA
global_clock_enable => rout_sig2[21].ENA
global_clock_enable => rout_sig2[22].ENA
global_clock_enable => rout_sig2[23].ENA
global_clock_enable => rout_sig2[24].ENA
global_clock_enable => rout_sig2[25].ENA
global_clock_enable => rout_sig2[26].ENA
global_clock_enable => rout_sig2[27].ENA
global_clock_enable => rout_sig2[28].ENA
global_clock_enable => rout_sig2[29].ENA
global_clock_enable => rout_sig2[30].ENA
global_clock_enable => rout_sig2[31].ENA
global_clock_enable => rout_sig2[32].ENA
global_clock_enable => iout_sig[0].ENA
global_clock_enable => iout_sig[1].ENA
global_clock_enable => iout_sig[2].ENA
global_clock_enable => iout_sig[3].ENA
global_clock_enable => iout_sig[4].ENA
global_clock_enable => iout_sig[5].ENA
global_clock_enable => iout_sig[6].ENA
global_clock_enable => iout_sig[7].ENA
global_clock_enable => iout_sig[8].ENA
global_clock_enable => iout_sig[9].ENA
global_clock_enable => iout_sig[10].ENA
global_clock_enable => iout_sig[11].ENA
global_clock_enable => iout_sig[12].ENA
global_clock_enable => iout_sig[13].ENA
global_clock_enable => iout_sig[14].ENA
global_clock_enable => iout_sig[15].ENA
global_clock_enable => iout_sig[16].ENA
global_clock_enable => iout_sig[17].ENA
global_clock_enable => iout_sig[18].ENA
global_clock_enable => iout_sig[19].ENA
global_clock_enable => iout_sig[20].ENA
global_clock_enable => iout_sig[21].ENA
global_clock_enable => iout_sig[22].ENA
global_clock_enable => iout_sig[23].ENA
global_clock_enable => iout_sig[24].ENA
global_clock_enable => iout_sig[25].ENA
global_clock_enable => iout_sig[26].ENA
global_clock_enable => iout_sig[27].ENA
global_clock_enable => iout_sig[28].ENA
global_clock_enable => iout_sig[29].ENA
global_clock_enable => iout_sig[30].ENA
global_clock_enable => iout_sig[31].ENA
global_clock_enable => iout_sig[32].ENA
global_clock_enable => rout_sig[0].ENA
global_clock_enable => rout_sig[1].ENA
global_clock_enable => rout_sig[2].ENA
global_clock_enable => rout_sig[3].ENA
global_clock_enable => rout_sig[4].ENA
global_clock_enable => rout_sig[5].ENA
global_clock_enable => rout_sig[6].ENA
global_clock_enable => rout_sig[7].ENA
global_clock_enable => rout_sig[8].ENA
global_clock_enable => rout_sig[9].ENA
global_clock_enable => rout_sig[10].ENA
global_clock_enable => rout_sig[11].ENA
global_clock_enable => rout_sig[12].ENA
global_clock_enable => rout_sig[13].ENA
global_clock_enable => rout_sig[14].ENA
global_clock_enable => rout_sig[15].ENA
global_clock_enable => rout_sig[16].ENA
global_clock_enable => rout_sig[17].ENA
global_clock_enable => rout_sig[18].ENA
global_clock_enable => rout_sig[19].ENA
global_clock_enable => rout_sig[20].ENA
global_clock_enable => rout_sig[21].ENA
global_clock_enable => rout_sig[22].ENA
global_clock_enable => rout_sig[23].ENA
global_clock_enable => rout_sig[24].ENA
global_clock_enable => rout_sig[25].ENA
global_clock_enable => rout_sig[26].ENA
global_clock_enable => rout_sig[27].ENA
global_clock_enable => rout_sig[28].ENA
global_clock_enable => rout_sig[29].ENA
global_clock_enable => rout_sig[30].ENA
global_clock_enable => rout_sig[31].ENA
global_clock_enable => rout_sig[32].ENA
global_clock_enable => d_reg[0].ENA
global_clock_enable => d_reg[1].ENA
global_clock_enable => d_reg[2].ENA
global_clock_enable => d_reg[3].ENA
global_clock_enable => d_reg[4].ENA
global_clock_enable => d_reg[5].ENA
global_clock_enable => d_reg[6].ENA
global_clock_enable => d_reg[7].ENA
global_clock_enable => d_reg[8].ENA
global_clock_enable => d_reg[9].ENA
global_clock_enable => d_reg[10].ENA
global_clock_enable => d_reg[11].ENA
global_clock_enable => d_reg[12].ENA
global_clock_enable => d_reg[13].ENA
global_clock_enable => d_reg[14].ENA
global_clock_enable => d_reg[15].ENA
global_clock_enable => c_reg[0].ENA
global_clock_enable => c_reg[1].ENA
global_clock_enable => c_reg[2].ENA
global_clock_enable => c_reg[3].ENA
global_clock_enable => c_reg[4].ENA
global_clock_enable => c_reg[5].ENA
global_clock_enable => c_reg[6].ENA
global_clock_enable => c_reg[7].ENA
global_clock_enable => c_reg[8].ENA
global_clock_enable => c_reg[9].ENA
global_clock_enable => c_reg[10].ENA
global_clock_enable => c_reg[11].ENA
global_clock_enable => c_reg[12].ENA
global_clock_enable => c_reg[13].ENA
global_clock_enable => c_reg[14].ENA
global_clock_enable => c_reg[15].ENA
global_clock_enable => b_reg[0].ENA
global_clock_enable => b_reg[1].ENA
global_clock_enable => b_reg[2].ENA
global_clock_enable => b_reg[3].ENA
global_clock_enable => b_reg[4].ENA
global_clock_enable => b_reg[5].ENA
global_clock_enable => b_reg[6].ENA
global_clock_enable => b_reg[7].ENA
global_clock_enable => b_reg[8].ENA
global_clock_enable => b_reg[9].ENA
global_clock_enable => b_reg[10].ENA
global_clock_enable => b_reg[11].ENA
global_clock_enable => b_reg[12].ENA
global_clock_enable => b_reg[13].ENA
global_clock_enable => b_reg[14].ENA
global_clock_enable => b_reg[15].ENA
global_clock_enable => a_reg[0].ENA
global_clock_enable => a_reg[1].ENA
global_clock_enable => a_reg[2].ENA
global_clock_enable => a_reg[3].ENA
global_clock_enable => a_reg[4].ENA
global_clock_enable => a_reg[5].ENA
global_clock_enable => a_reg[6].ENA
global_clock_enable => a_reg[7].ENA
global_clock_enable => a_reg[8].ENA
global_clock_enable => a_reg[9].ENA
global_clock_enable => a_reg[10].ENA
global_clock_enable => a_reg[11].ENA
global_clock_enable => a_reg[12].ENA
global_clock_enable => a_reg[13].ENA
global_clock_enable => a_reg[14].ENA
global_clock_enable => a_reg[15].ENA
a[0] => a_reg[0].DATAIN
a[1] => a_reg[1].DATAIN
a[2] => a_reg[2].DATAIN
a[3] => a_reg[3].DATAIN
a[4] => a_reg[4].DATAIN
a[5] => a_reg[5].DATAIN
a[6] => a_reg[6].DATAIN
a[7] => a_reg[7].DATAIN
a[8] => a_reg[8].DATAIN
a[9] => a_reg[9].DATAIN
a[10] => a_reg[10].DATAIN
a[11] => a_reg[11].DATAIN
a[12] => a_reg[12].DATAIN
a[13] => a_reg[13].DATAIN
a[14] => a_reg[14].DATAIN
a[15] => a_reg[15].DATAIN
b[0] => b_reg[0].DATAIN
b[1] => b_reg[1].DATAIN
b[2] => b_reg[2].DATAIN
b[3] => b_reg[3].DATAIN
b[4] => b_reg[4].DATAIN
b[5] => b_reg[5].DATAIN
b[6] => b_reg[6].DATAIN
b[7] => b_reg[7].DATAIN
b[8] => b_reg[8].DATAIN
b[9] => b_reg[9].DATAIN
b[10] => b_reg[10].DATAIN
b[11] => b_reg[11].DATAIN
b[12] => b_reg[12].DATAIN
b[13] => b_reg[13].DATAIN
b[14] => b_reg[14].DATAIN
b[15] => b_reg[15].DATAIN
c[0] => c_reg[0].DATAIN
c[1] => c_reg[1].DATAIN
c[2] => c_reg[2].DATAIN
c[3] => c_reg[3].DATAIN
c[4] => c_reg[4].DATAIN
c[5] => c_reg[5].DATAIN
c[6] => c_reg[6].DATAIN
c[7] => c_reg[7].DATAIN
c[8] => c_reg[8].DATAIN
c[9] => c_reg[9].DATAIN
c[10] => c_reg[10].DATAIN
c[11] => c_reg[11].DATAIN
c[12] => c_reg[12].DATAIN
c[13] => c_reg[13].DATAIN
c[14] => c_reg[14].DATAIN
c[15] => c_reg[15].DATAIN
d[0] => d_reg[0].DATAIN
d[1] => d_reg[1].DATAIN
d[2] => d_reg[2].DATAIN
d[3] => d_reg[3].DATAIN
d[4] => d_reg[4].DATAIN
d[5] => d_reg[5].DATAIN
d[6] => d_reg[6].DATAIN
d[7] => d_reg[7].DATAIN
d[8] => d_reg[8].DATAIN
d[9] => d_reg[9].DATAIN
d[10] => d_reg[10].DATAIN
d[11] => d_reg[11].DATAIN
d[12] => d_reg[12].DATAIN
d[13] => d_reg[13].DATAIN
d[14] => d_reg[14].DATAIN
d[15] => d_reg[15].DATAIN
rout[0] <= rout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
rout[1] <= rout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
rout[2] <= rout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
rout[3] <= rout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
rout[4] <= rout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
rout[5] <= rout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
rout[6] <= rout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
rout[7] <= rout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
rout[8] <= rout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
rout[9] <= rout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
rout[10] <= rout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
rout[11] <= rout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
rout[12] <= rout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
rout[13] <= rout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
rout[14] <= rout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
rout[15] <= rout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
rout[16] <= rout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
rout[17] <= rout_sig2[17].DB_MAX_OUTPUT_PORT_TYPE
rout[18] <= rout_sig2[18].DB_MAX_OUTPUT_PORT_TYPE
rout[19] <= rout_sig2[19].DB_MAX_OUTPUT_PORT_TYPE
rout[20] <= rout_sig2[20].DB_MAX_OUTPUT_PORT_TYPE
rout[21] <= rout_sig2[21].DB_MAX_OUTPUT_PORT_TYPE
rout[22] <= rout_sig2[22].DB_MAX_OUTPUT_PORT_TYPE
rout[23] <= rout_sig2[23].DB_MAX_OUTPUT_PORT_TYPE
rout[24] <= rout_sig2[24].DB_MAX_OUTPUT_PORT_TYPE
rout[25] <= rout_sig2[25].DB_MAX_OUTPUT_PORT_TYPE
rout[26] <= rout_sig2[26].DB_MAX_OUTPUT_PORT_TYPE
rout[27] <= rout_sig2[27].DB_MAX_OUTPUT_PORT_TYPE
rout[28] <= rout_sig2[28].DB_MAX_OUTPUT_PORT_TYPE
rout[29] <= rout_sig2[29].DB_MAX_OUTPUT_PORT_TYPE
rout[30] <= rout_sig2[30].DB_MAX_OUTPUT_PORT_TYPE
rout[31] <= rout_sig2[31].DB_MAX_OUTPUT_PORT_TYPE
rout[32] <= rout_sig2[32].DB_MAX_OUTPUT_PORT_TYPE
iout[0] <= iout_sig2[0].DB_MAX_OUTPUT_PORT_TYPE
iout[1] <= iout_sig2[1].DB_MAX_OUTPUT_PORT_TYPE
iout[2] <= iout_sig2[2].DB_MAX_OUTPUT_PORT_TYPE
iout[3] <= iout_sig2[3].DB_MAX_OUTPUT_PORT_TYPE
iout[4] <= iout_sig2[4].DB_MAX_OUTPUT_PORT_TYPE
iout[5] <= iout_sig2[5].DB_MAX_OUTPUT_PORT_TYPE
iout[6] <= iout_sig2[6].DB_MAX_OUTPUT_PORT_TYPE
iout[7] <= iout_sig2[7].DB_MAX_OUTPUT_PORT_TYPE
iout[8] <= iout_sig2[8].DB_MAX_OUTPUT_PORT_TYPE
iout[9] <= iout_sig2[9].DB_MAX_OUTPUT_PORT_TYPE
iout[10] <= iout_sig2[10].DB_MAX_OUTPUT_PORT_TYPE
iout[11] <= iout_sig2[11].DB_MAX_OUTPUT_PORT_TYPE
iout[12] <= iout_sig2[12].DB_MAX_OUTPUT_PORT_TYPE
iout[13] <= iout_sig2[13].DB_MAX_OUTPUT_PORT_TYPE
iout[14] <= iout_sig2[14].DB_MAX_OUTPUT_PORT_TYPE
iout[15] <= iout_sig2[15].DB_MAX_OUTPUT_PORT_TYPE
iout[16] <= iout_sig2[16].DB_MAX_OUTPUT_PORT_TYPE
iout[17] <= iout_sig2[17].DB_MAX_OUTPUT_PORT_TYPE
iout[18] <= iout_sig2[18].DB_MAX_OUTPUT_PORT_TYPE
iout[19] <= iout_sig2[19].DB_MAX_OUTPUT_PORT_TYPE
iout[20] <= iout_sig2[20].DB_MAX_OUTPUT_PORT_TYPE
iout[21] <= iout_sig2[21].DB_MAX_OUTPUT_PORT_TYPE
iout[22] <= iout_sig2[22].DB_MAX_OUTPUT_PORT_TYPE
iout[23] <= iout_sig2[23].DB_MAX_OUTPUT_PORT_TYPE
iout[24] <= iout_sig2[24].DB_MAX_OUTPUT_PORT_TYPE
iout[25] <= iout_sig2[25].DB_MAX_OUTPUT_PORT_TYPE
iout[26] <= iout_sig2[26].DB_MAX_OUTPUT_PORT_TYPE
iout[27] <= iout_sig2[27].DB_MAX_OUTPUT_PORT_TYPE
iout[28] <= iout_sig2[28].DB_MAX_OUTPUT_PORT_TYPE
iout[29] <= iout_sig2[29].DB_MAX_OUTPUT_PORT_TYPE
iout[30] <= iout_sig2[30].DB_MAX_OUTPUT_PORT_TYPE
iout[31] <= iout_sig2[31].DB_MAX_OUTPUT_PORT_TYPE
iout[32] <= iout_sig2[32].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_3kj:auto_generated.dataa[0]
dataa[1] => add_sub_3kj:auto_generated.dataa[1]
dataa[2] => add_sub_3kj:auto_generated.dataa[2]
dataa[3] => add_sub_3kj:auto_generated.dataa[3]
dataa[4] => add_sub_3kj:auto_generated.dataa[4]
dataa[5] => add_sub_3kj:auto_generated.dataa[5]
dataa[6] => add_sub_3kj:auto_generated.dataa[6]
dataa[7] => add_sub_3kj:auto_generated.dataa[7]
dataa[8] => add_sub_3kj:auto_generated.dataa[8]
dataa[9] => add_sub_3kj:auto_generated.dataa[9]
dataa[10] => add_sub_3kj:auto_generated.dataa[10]
dataa[11] => add_sub_3kj:auto_generated.dataa[11]
dataa[12] => add_sub_3kj:auto_generated.dataa[12]
dataa[13] => add_sub_3kj:auto_generated.dataa[13]
dataa[14] => add_sub_3kj:auto_generated.dataa[14]
dataa[15] => add_sub_3kj:auto_generated.dataa[15]
dataa[16] => add_sub_3kj:auto_generated.dataa[16]
dataa[17] => add_sub_3kj:auto_generated.dataa[17]
dataa[18] => add_sub_3kj:auto_generated.dataa[18]
dataa[19] => add_sub_3kj:auto_generated.dataa[19]
dataa[20] => add_sub_3kj:auto_generated.dataa[20]
dataa[21] => add_sub_3kj:auto_generated.dataa[21]
dataa[22] => add_sub_3kj:auto_generated.dataa[22]
dataa[23] => add_sub_3kj:auto_generated.dataa[23]
dataa[24] => add_sub_3kj:auto_generated.dataa[24]
dataa[25] => add_sub_3kj:auto_generated.dataa[25]
dataa[26] => add_sub_3kj:auto_generated.dataa[26]
dataa[27] => add_sub_3kj:auto_generated.dataa[27]
dataa[28] => add_sub_3kj:auto_generated.dataa[28]
dataa[29] => add_sub_3kj:auto_generated.dataa[29]
dataa[30] => add_sub_3kj:auto_generated.dataa[30]
dataa[31] => add_sub_3kj:auto_generated.dataa[31]
dataa[32] => add_sub_3kj:auto_generated.dataa[32]
datab[0] => add_sub_3kj:auto_generated.datab[0]
datab[1] => add_sub_3kj:auto_generated.datab[1]
datab[2] => add_sub_3kj:auto_generated.datab[2]
datab[3] => add_sub_3kj:auto_generated.datab[3]
datab[4] => add_sub_3kj:auto_generated.datab[4]
datab[5] => add_sub_3kj:auto_generated.datab[5]
datab[6] => add_sub_3kj:auto_generated.datab[6]
datab[7] => add_sub_3kj:auto_generated.datab[7]
datab[8] => add_sub_3kj:auto_generated.datab[8]
datab[9] => add_sub_3kj:auto_generated.datab[9]
datab[10] => add_sub_3kj:auto_generated.datab[10]
datab[11] => add_sub_3kj:auto_generated.datab[11]
datab[12] => add_sub_3kj:auto_generated.datab[12]
datab[13] => add_sub_3kj:auto_generated.datab[13]
datab[14] => add_sub_3kj:auto_generated.datab[14]
datab[15] => add_sub_3kj:auto_generated.datab[15]
datab[16] => add_sub_3kj:auto_generated.datab[16]
datab[17] => add_sub_3kj:auto_generated.datab[17]
datab[18] => add_sub_3kj:auto_generated.datab[18]
datab[19] => add_sub_3kj:auto_generated.datab[19]
datab[20] => add_sub_3kj:auto_generated.datab[20]
datab[21] => add_sub_3kj:auto_generated.datab[21]
datab[22] => add_sub_3kj:auto_generated.datab[22]
datab[23] => add_sub_3kj:auto_generated.datab[23]
datab[24] => add_sub_3kj:auto_generated.datab[24]
datab[25] => add_sub_3kj:auto_generated.datab[25]
datab[26] => add_sub_3kj:auto_generated.datab[26]
datab[27] => add_sub_3kj:auto_generated.datab[27]
datab[28] => add_sub_3kj:auto_generated.datab[28]
datab[29] => add_sub_3kj:auto_generated.datab[29]
datab[30] => add_sub_3kj:auto_generated.datab[30]
datab[31] => add_sub_3kj:auto_generated.datab[31]
datab[32] => add_sub_3kj:auto_generated.datab[32]
cin => add_sub_3kj:auto_generated.cin
add_sub => add_sub_3kj:auto_generated.add_sub
clock => add_sub_3kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_3kj:auto_generated.clken
result[0] <= add_sub_3kj:auto_generated.result[0]
result[1] <= add_sub_3kj:auto_generated.result[1]
result[2] <= add_sub_3kj:auto_generated.result[2]
result[3] <= add_sub_3kj:auto_generated.result[3]
result[4] <= add_sub_3kj:auto_generated.result[4]
result[5] <= add_sub_3kj:auto_generated.result[5]
result[6] <= add_sub_3kj:auto_generated.result[6]
result[7] <= add_sub_3kj:auto_generated.result[7]
result[8] <= add_sub_3kj:auto_generated.result[8]
result[9] <= add_sub_3kj:auto_generated.result[9]
result[10] <= add_sub_3kj:auto_generated.result[10]
result[11] <= add_sub_3kj:auto_generated.result[11]
result[12] <= add_sub_3kj:auto_generated.result[12]
result[13] <= add_sub_3kj:auto_generated.result[13]
result[14] <= add_sub_3kj:auto_generated.result[14]
result[15] <= add_sub_3kj:auto_generated.result[15]
result[16] <= add_sub_3kj:auto_generated.result[16]
result[17] <= add_sub_3kj:auto_generated.result[17]
result[18] <= add_sub_3kj:auto_generated.result[18]
result[19] <= add_sub_3kj:auto_generated.result[19]
result[20] <= add_sub_3kj:auto_generated.result[20]
result[21] <= add_sub_3kj:auto_generated.result[21]
result[22] <= add_sub_3kj:auto_generated.result[22]
result[23] <= add_sub_3kj:auto_generated.result[23]
result[24] <= add_sub_3kj:auto_generated.result[24]
result[25] <= add_sub_3kj:auto_generated.result[25]
result[26] <= add_sub_3kj:auto_generated.result[26]
result[27] <= add_sub_3kj:auto_generated.result[27]
result[28] <= add_sub_3kj:auto_generated.result[28]
result[29] <= add_sub_3kj:auto_generated.result[29]
result[30] <= add_sub_3kj:auto_generated.result[30]
result[31] <= add_sub_3kj:auto_generated.result[31]
result[32] <= add_sub_3kj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_3kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[18] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[19] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[19]
xin[20] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[20]
xin[21] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[21]
xin[22] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[22]
xin[23] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[23]
xin[24] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[24]
xin[25] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[25]
xin[26] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[26]
xin[27] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[27]
xin[28] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[28]
xin[29] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[29]
xin[30] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[30]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[32]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[31]
xin[31] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[18]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[19]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[20]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[21]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[22]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[23]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[24]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[25]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[26]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[27]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[28]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[29]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[30]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[31]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_3kj:auto_generated.dataa[0]
dataa[1] => add_sub_3kj:auto_generated.dataa[1]
dataa[2] => add_sub_3kj:auto_generated.dataa[2]
dataa[3] => add_sub_3kj:auto_generated.dataa[3]
dataa[4] => add_sub_3kj:auto_generated.dataa[4]
dataa[5] => add_sub_3kj:auto_generated.dataa[5]
dataa[6] => add_sub_3kj:auto_generated.dataa[6]
dataa[7] => add_sub_3kj:auto_generated.dataa[7]
dataa[8] => add_sub_3kj:auto_generated.dataa[8]
dataa[9] => add_sub_3kj:auto_generated.dataa[9]
dataa[10] => add_sub_3kj:auto_generated.dataa[10]
dataa[11] => add_sub_3kj:auto_generated.dataa[11]
dataa[12] => add_sub_3kj:auto_generated.dataa[12]
dataa[13] => add_sub_3kj:auto_generated.dataa[13]
dataa[14] => add_sub_3kj:auto_generated.dataa[14]
dataa[15] => add_sub_3kj:auto_generated.dataa[15]
dataa[16] => add_sub_3kj:auto_generated.dataa[16]
dataa[17] => add_sub_3kj:auto_generated.dataa[17]
dataa[18] => add_sub_3kj:auto_generated.dataa[18]
dataa[19] => add_sub_3kj:auto_generated.dataa[19]
dataa[20] => add_sub_3kj:auto_generated.dataa[20]
dataa[21] => add_sub_3kj:auto_generated.dataa[21]
dataa[22] => add_sub_3kj:auto_generated.dataa[22]
dataa[23] => add_sub_3kj:auto_generated.dataa[23]
dataa[24] => add_sub_3kj:auto_generated.dataa[24]
dataa[25] => add_sub_3kj:auto_generated.dataa[25]
dataa[26] => add_sub_3kj:auto_generated.dataa[26]
dataa[27] => add_sub_3kj:auto_generated.dataa[27]
dataa[28] => add_sub_3kj:auto_generated.dataa[28]
dataa[29] => add_sub_3kj:auto_generated.dataa[29]
dataa[30] => add_sub_3kj:auto_generated.dataa[30]
dataa[31] => add_sub_3kj:auto_generated.dataa[31]
dataa[32] => add_sub_3kj:auto_generated.dataa[32]
datab[0] => add_sub_3kj:auto_generated.datab[0]
datab[1] => add_sub_3kj:auto_generated.datab[1]
datab[2] => add_sub_3kj:auto_generated.datab[2]
datab[3] => add_sub_3kj:auto_generated.datab[3]
datab[4] => add_sub_3kj:auto_generated.datab[4]
datab[5] => add_sub_3kj:auto_generated.datab[5]
datab[6] => add_sub_3kj:auto_generated.datab[6]
datab[7] => add_sub_3kj:auto_generated.datab[7]
datab[8] => add_sub_3kj:auto_generated.datab[8]
datab[9] => add_sub_3kj:auto_generated.datab[9]
datab[10] => add_sub_3kj:auto_generated.datab[10]
datab[11] => add_sub_3kj:auto_generated.datab[11]
datab[12] => add_sub_3kj:auto_generated.datab[12]
datab[13] => add_sub_3kj:auto_generated.datab[13]
datab[14] => add_sub_3kj:auto_generated.datab[14]
datab[15] => add_sub_3kj:auto_generated.datab[15]
datab[16] => add_sub_3kj:auto_generated.datab[16]
datab[17] => add_sub_3kj:auto_generated.datab[17]
datab[18] => add_sub_3kj:auto_generated.datab[18]
datab[19] => add_sub_3kj:auto_generated.datab[19]
datab[20] => add_sub_3kj:auto_generated.datab[20]
datab[21] => add_sub_3kj:auto_generated.datab[21]
datab[22] => add_sub_3kj:auto_generated.datab[22]
datab[23] => add_sub_3kj:auto_generated.datab[23]
datab[24] => add_sub_3kj:auto_generated.datab[24]
datab[25] => add_sub_3kj:auto_generated.datab[25]
datab[26] => add_sub_3kj:auto_generated.datab[26]
datab[27] => add_sub_3kj:auto_generated.datab[27]
datab[28] => add_sub_3kj:auto_generated.datab[28]
datab[29] => add_sub_3kj:auto_generated.datab[29]
datab[30] => add_sub_3kj:auto_generated.datab[30]
datab[31] => add_sub_3kj:auto_generated.datab[31]
datab[32] => add_sub_3kj:auto_generated.datab[32]
cin => add_sub_3kj:auto_generated.cin
add_sub => add_sub_3kj:auto_generated.add_sub
clock => add_sub_3kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_3kj:auto_generated.clken
result[0] <= add_sub_3kj:auto_generated.result[0]
result[1] <= add_sub_3kj:auto_generated.result[1]
result[2] <= add_sub_3kj:auto_generated.result[2]
result[3] <= add_sub_3kj:auto_generated.result[3]
result[4] <= add_sub_3kj:auto_generated.result[4]
result[5] <= add_sub_3kj:auto_generated.result[5]
result[6] <= add_sub_3kj:auto_generated.result[6]
result[7] <= add_sub_3kj:auto_generated.result[7]
result[8] <= add_sub_3kj:auto_generated.result[8]
result[9] <= add_sub_3kj:auto_generated.result[9]
result[10] <= add_sub_3kj:auto_generated.result[10]
result[11] <= add_sub_3kj:auto_generated.result[11]
result[12] <= add_sub_3kj:auto_generated.result[12]
result[13] <= add_sub_3kj:auto_generated.result[13]
result[14] <= add_sub_3kj:auto_generated.result[14]
result[15] <= add_sub_3kj:auto_generated.result[15]
result[16] <= add_sub_3kj:auto_generated.result[16]
result[17] <= add_sub_3kj:auto_generated.result[17]
result[18] <= add_sub_3kj:auto_generated.result[18]
result[19] <= add_sub_3kj:auto_generated.result[19]
result[20] <= add_sub_3kj:auto_generated.result[20]
result[21] <= add_sub_3kj:auto_generated.result[21]
result[22] <= add_sub_3kj:auto_generated.result[22]
result[23] <= add_sub_3kj:auto_generated.result[23]
result[24] <= add_sub_3kj:auto_generated.result[24]
result[25] <= add_sub_3kj:auto_generated.result[25]
result[26] <= add_sub_3kj:auto_generated.result[26]
result[27] <= add_sub_3kj:auto_generated.result[27]
result[28] <= add_sub_3kj:auto_generated.result[28]
result[29] <= add_sub_3kj:auto_generated.result[29]
result[30] <= add_sub_3kj:auto_generated.result[30]
result[31] <= add_sub_3kj:auto_generated.result[31]
result[32] <= add_sub_3kj:auto_generated.result[32]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_pround:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_3kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN66
cin => op_1.IN67
clken => pipeline_dffe[32].ENA
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[32].CLK
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN64
dataa[1] => op_1.IN62
dataa[2] => op_1.IN60
dataa[3] => op_1.IN58
dataa[4] => op_1.IN56
dataa[5] => op_1.IN54
dataa[6] => op_1.IN52
dataa[7] => op_1.IN50
dataa[8] => op_1.IN48
dataa[9] => op_1.IN46
dataa[10] => op_1.IN44
dataa[11] => op_1.IN42
dataa[12] => op_1.IN40
dataa[13] => op_1.IN38
dataa[14] => op_1.IN36
dataa[15] => op_1.IN34
dataa[16] => op_1.IN32
dataa[17] => op_1.IN30
dataa[18] => op_1.IN28
dataa[19] => op_1.IN26
dataa[20] => op_1.IN24
dataa[21] => op_1.IN22
dataa[22] => op_1.IN20
dataa[23] => op_1.IN18
dataa[24] => op_1.IN16
dataa[25] => op_1.IN14
dataa[26] => op_1.IN12
dataa[27] => op_1.IN10
dataa[28] => op_1.IN8
dataa[29] => op_1.IN6
dataa[30] => op_1.IN4
dataa[31] => op_1.IN2
dataa[32] => op_1.IN0
datab[0] => op_1.IN65
datab[1] => op_1.IN63
datab[2] => op_1.IN61
datab[3] => op_1.IN59
datab[4] => op_1.IN57
datab[5] => op_1.IN55
datab[6] => op_1.IN53
datab[7] => op_1.IN51
datab[8] => op_1.IN49
datab[9] => op_1.IN47
datab[10] => op_1.IN45
datab[11] => op_1.IN43
datab[12] => op_1.IN41
datab[13] => op_1.IN39
datab[14] => op_1.IN37
datab[15] => op_1.IN35
datab[16] => op_1.IN33
datab[17] => op_1.IN31
datab[18] => op_1.IN29
datab[19] => op_1.IN27
datab[20] => op_1.IN25
datab[21] => op_1.IN23
datab[22] => op_1.IN21
datab[23] => op_1.IN19
datab[24] => op_1.IN17
datab[25] => op_1.IN15
datab[26] => op_1.IN13
datab[27] => op_1.IN11
datab[28] => op_1.IN9
datab[29] => op_1.IN7
datab[30] => op_1.IN5
datab[31] => op_1.IN3
datab[32] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE
result[32] <= pipeline_dffe[32].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:real_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_dft_bfp:bfpdft|apn_fft_cmult_cpx2:\gen_da2:cm3|asj_fft_tdl:imag_delay
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[1][2].CLK
clk => tdl_arr[1][3].CLK
clk => tdl_arr[1][4].CLK
clk => tdl_arr[1][5].CLK
clk => tdl_arr[1][6].CLK
clk => tdl_arr[1][7].CLK
clk => tdl_arr[1][8].CLK
clk => tdl_arr[1][9].CLK
clk => tdl_arr[1][10].CLK
clk => tdl_arr[1][11].CLK
clk => tdl_arr[1][12].CLK
clk => tdl_arr[1][13].CLK
clk => tdl_arr[1][14].CLK
clk => tdl_arr[1][15].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
clk => tdl_arr[0][2].CLK
clk => tdl_arr[0][3].CLK
clk => tdl_arr[0][4].CLK
clk => tdl_arr[0][5].CLK
clk => tdl_arr[0][6].CLK
clk => tdl_arr[0][7].CLK
clk => tdl_arr[0][8].CLK
clk => tdl_arr[0][9].CLK
clk => tdl_arr[0][10].CLK
clk => tdl_arr[0][11].CLK
clk => tdl_arr[0][12].CLK
clk => tdl_arr[0][13].CLK
clk => tdl_arr[0][14].CLK
clk => tdl_arr[0][15].CLK
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[1][2].ENA
global_clock_enable => tdl_arr[1][3].ENA
global_clock_enable => tdl_arr[1][4].ENA
global_clock_enable => tdl_arr[1][5].ENA
global_clock_enable => tdl_arr[1][6].ENA
global_clock_enable => tdl_arr[1][7].ENA
global_clock_enable => tdl_arr[1][8].ENA
global_clock_enable => tdl_arr[1][9].ENA
global_clock_enable => tdl_arr[1][10].ENA
global_clock_enable => tdl_arr[1][11].ENA
global_clock_enable => tdl_arr[1][12].ENA
global_clock_enable => tdl_arr[1][13].ENA
global_clock_enable => tdl_arr[1][14].ENA
global_clock_enable => tdl_arr[1][15].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
global_clock_enable => tdl_arr[0][2].ENA
global_clock_enable => tdl_arr[0][3].ENA
global_clock_enable => tdl_arr[0][4].ENA
global_clock_enable => tdl_arr[0][5].ENA
global_clock_enable => tdl_arr[0][6].ENA
global_clock_enable => tdl_arr[0][7].ENA
global_clock_enable => tdl_arr[0][8].ENA
global_clock_enable => tdl_arr[0][9].ENA
global_clock_enable => tdl_arr[0][10].ENA
global_clock_enable => tdl_arr[0][11].ENA
global_clock_enable => tdl_arr[0][12].ENA
global_clock_enable => tdl_arr[0][13].ENA
global_clock_enable => tdl_arr[0][14].ENA
global_clock_enable => tdl_arr[0][15].ENA
data_in[0] => tdl_arr[0][0].DATAIN
data_in[1] => tdl_arr[0][1].DATAIN
data_in[2] => tdl_arr[0][2].DATAIN
data_in[3] => tdl_arr[0][3].DATAIN
data_in[4] => tdl_arr[0][4].DATAIN
data_in[5] => tdl_arr[0][5].DATAIN
data_in[6] => tdl_arr[0][6].DATAIN
data_in[7] => tdl_arr[0][7].DATAIN
data_in[8] => tdl_arr[0][8].DATAIN
data_in[9] => tdl_arr[0][9].DATAIN
data_in[10] => tdl_arr[0][10].DATAIN
data_in[11] => tdl_arr[0][11].DATAIN
data_in[12] => tdl_arr[0][12].DATAIN
data_in[13] => tdl_arr[0][13].DATAIN
data_in[14] => tdl_arr[0][14].DATAIN
data_in[15] => tdl_arr[0][15].DATAIN
data_out[0] <= tdl_arr[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[1][1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= tdl_arr[1][2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= tdl_arr[1][3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= tdl_arr[1][4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= tdl_arr[1][5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= tdl_arr[1][6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= tdl_arr[1][7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= tdl_arr[1][8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= tdl_arr[1][9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= tdl_arr[1][10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= tdl_arr[1][11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= tdl_arr[1][12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= tdl_arr[1][13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= tdl_arr[1][14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= tdl_arr[1][15].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_blk_done
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
clk => tdl_arr[10].CLK
clk => tdl_arr[11].CLK
clk => tdl_arr[12].CLK
clk => tdl_arr[13].CLK
clk => tdl_arr[14].CLK
clk => tdl_arr[15].CLK
clk => tdl_arr[16].CLK
clk => tdl_arr[17].CLK
clk => tdl_arr[18].CLK
clk => tdl_arr[19].CLK
clk => tdl_arr[20].CLK
clk => tdl_arr[21].CLK
clk => tdl_arr[22].CLK
clk => tdl_arr[23].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
global_clock_enable => tdl_arr[10].ENA
global_clock_enable => tdl_arr[11].ENA
global_clock_enable => tdl_arr[12].ENA
global_clock_enable => tdl_arr[13].ENA
global_clock_enable => tdl_arr[14].ENA
global_clock_enable => tdl_arr[15].ENA
global_clock_enable => tdl_arr[16].ENA
global_clock_enable => tdl_arr[17].ENA
global_clock_enable => tdl_arr[18].ENA
global_clock_enable => tdl_arr[19].ENA
global_clock_enable => tdl_arr[20].ENA
global_clock_enable => tdl_arr[21].ENA
global_clock_enable => tdl_arr[22].ENA
global_clock_enable => tdl_arr[23].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[23].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc
global_clock_enable => asj_fft_tdl_bit_rst:gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass.global_clock_enable
global_clock_enable => slb_last[0].ENA
global_clock_enable => slb_last[1].ENA
global_clock_enable => slb_last[2].ENA
global_clock_enable => blk_exp[0].ENA
global_clock_enable => blk_exp[1].ENA
global_clock_enable => blk_exp[2].ENA
global_clock_enable => blk_exp[3].ENA
global_clock_enable => blk_exp[4].ENA
global_clock_enable => blk_exp[5].ENA
global_clock_enable => blk_exp_acc[0].ENA
global_clock_enable => blk_exp_acc[1].ENA
global_clock_enable => blk_exp_acc[2].ENA
global_clock_enable => blk_exp_acc[3].ENA
global_clock_enable => blk_exp_acc[4].ENA
global_clock_enable => blk_exp_acc[5].ENA
clk => asj_fft_tdl_bit_rst:gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass.clk
clk => slb_last[0].CLK
clk => slb_last[1].CLK
clk => slb_last[2].CLK
clk => blk_exp[0].CLK
clk => blk_exp[1].CLK
clk => blk_exp[2].CLK
clk => blk_exp[3].CLK
clk => blk_exp[4].CLK
clk => blk_exp[5].CLK
clk => blk_exp_acc[0].CLK
clk => blk_exp_acc[1].CLK
clk => blk_exp_acc[2].CLK
clk => blk_exp_acc[3].CLK
clk => blk_exp_acc[4].CLK
clk => blk_exp_acc[5].CLK
clken => ~NO_FANOUT~
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp_acc.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => blk_exp.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => slb_last.OUTPUTSELECT
reset => asj_fft_tdl_bit_rst:gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass.reset
next_pass => asj_fft_tdl_bit_rst:gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass.data_in
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
next_blk => slb_last.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp_acc.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
exp_en => blk_exp.OUTPUTSELECT
alt_slb_i[0] => slb_last.DATAB
alt_slb_i[1] => slb_last.DATAB
alt_slb_i[2] => slb_last.DATAB
alt_slb_o[0] <= slb_last[0].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[1] <= slb_last[1].DB_MAX_OUTPUT_PORT_TYPE
alt_slb_o[2] <= slb_last[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[0] <= blk_exp[0].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[1] <= blk_exp[1].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[2] <= blk_exp[2].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[3] <= blk_exp[3].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[4] <= blk_exp[4].DB_MAX_OUTPUT_PORT_TYPE
blk_exp_o[5] <= blk_exp[5].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_bfp_ctrl:bfpc|asj_fft_tdl_bit_rst:\gen_quad_burst_ctrl:gen_se_bfp:gen_4bit_accum:delay_next_pass
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
clk => tdl_arr[7].CLK
clk => tdl_arr[8].CLK
clk => tdl_arr[9].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
global_clock_enable => tdl_arr[7].ENA
global_clock_enable => tdl_arr[8].ENA
global_clock_enable => tdl_arr[9].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[9].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_twadgen:twid_factors
clk => twad_temp[0].CLK
clk => twad_temp[1].CLK
clk => twad_temp[2].CLK
clk => twad_temp[3].CLK
clk => twad_temp[4].CLK
clk => twad_temp[5].CLK
clk => twad_temp[6].CLK
clk => twad_temp[7].CLK
clk => twad_tdl[6][0].CLK
clk => twad_tdl[6][1].CLK
clk => twad_tdl[6][2].CLK
clk => twad_tdl[6][3].CLK
clk => twad_tdl[6][4].CLK
clk => twad_tdl[6][5].CLK
clk => twad_tdl[6][6].CLK
clk => twad_tdl[6][7].CLK
clk => twad_tdl[5][0].CLK
clk => twad_tdl[5][1].CLK
clk => twad_tdl[5][2].CLK
clk => twad_tdl[5][3].CLK
clk => twad_tdl[5][4].CLK
clk => twad_tdl[5][5].CLK
clk => twad_tdl[5][6].CLK
clk => twad_tdl[5][7].CLK
clk => twad_tdl[4][0].CLK
clk => twad_tdl[4][1].CLK
clk => twad_tdl[4][2].CLK
clk => twad_tdl[4][3].CLK
clk => twad_tdl[4][4].CLK
clk => twad_tdl[4][5].CLK
clk => twad_tdl[4][6].CLK
clk => twad_tdl[4][7].CLK
clk => twad_tdl[3][0].CLK
clk => twad_tdl[3][1].CLK
clk => twad_tdl[3][2].CLK
clk => twad_tdl[3][3].CLK
clk => twad_tdl[3][4].CLK
clk => twad_tdl[3][5].CLK
clk => twad_tdl[3][6].CLK
clk => twad_tdl[3][7].CLK
clk => twad_tdl[2][0].CLK
clk => twad_tdl[2][1].CLK
clk => twad_tdl[2][2].CLK
clk => twad_tdl[2][3].CLK
clk => twad_tdl[2][4].CLK
clk => twad_tdl[2][5].CLK
clk => twad_tdl[2][6].CLK
clk => twad_tdl[2][7].CLK
clk => twad_tdl[1][0].CLK
clk => twad_tdl[1][1].CLK
clk => twad_tdl[1][2].CLK
clk => twad_tdl[1][3].CLK
clk => twad_tdl[1][4].CLK
clk => twad_tdl[1][5].CLK
clk => twad_tdl[1][6].CLK
clk => twad_tdl[1][7].CLK
clk => twad_tdl[0][0].CLK
clk => twad_tdl[0][1].CLK
clk => twad_tdl[0][2].CLK
clk => twad_tdl[0][3].CLK
clk => twad_tdl[0][4].CLK
clk => twad_tdl[0][5].CLK
clk => twad_tdl[0][6].CLK
clk => twad_tdl[0][7].CLK
global_clock_enable => twad_temp[4].ENA
global_clock_enable => twad_temp[3].ENA
global_clock_enable => twad_temp[2].ENA
global_clock_enable => twad_temp[1].ENA
global_clock_enable => twad_temp[0].ENA
global_clock_enable => twad_temp[5].ENA
global_clock_enable => twad_temp[6].ENA
global_clock_enable => twad_temp[7].ENA
global_clock_enable => twad_tdl[6][0].ENA
global_clock_enable => twad_tdl[6][1].ENA
global_clock_enable => twad_tdl[6][2].ENA
global_clock_enable => twad_tdl[6][3].ENA
global_clock_enable => twad_tdl[6][4].ENA
global_clock_enable => twad_tdl[6][5].ENA
global_clock_enable => twad_tdl[6][6].ENA
global_clock_enable => twad_tdl[6][7].ENA
global_clock_enable => twad_tdl[5][0].ENA
global_clock_enable => twad_tdl[5][1].ENA
global_clock_enable => twad_tdl[5][2].ENA
global_clock_enable => twad_tdl[5][3].ENA
global_clock_enable => twad_tdl[5][4].ENA
global_clock_enable => twad_tdl[5][5].ENA
global_clock_enable => twad_tdl[5][6].ENA
global_clock_enable => twad_tdl[5][7].ENA
global_clock_enable => twad_tdl[4][0].ENA
global_clock_enable => twad_tdl[4][1].ENA
global_clock_enable => twad_tdl[4][2].ENA
global_clock_enable => twad_tdl[4][3].ENA
global_clock_enable => twad_tdl[4][4].ENA
global_clock_enable => twad_tdl[4][5].ENA
global_clock_enable => twad_tdl[4][6].ENA
global_clock_enable => twad_tdl[4][7].ENA
global_clock_enable => twad_tdl[3][0].ENA
global_clock_enable => twad_tdl[3][1].ENA
global_clock_enable => twad_tdl[3][2].ENA
global_clock_enable => twad_tdl[3][3].ENA
global_clock_enable => twad_tdl[3][4].ENA
global_clock_enable => twad_tdl[3][5].ENA
global_clock_enable => twad_tdl[3][6].ENA
global_clock_enable => twad_tdl[3][7].ENA
global_clock_enable => twad_tdl[2][0].ENA
global_clock_enable => twad_tdl[2][1].ENA
global_clock_enable => twad_tdl[2][2].ENA
global_clock_enable => twad_tdl[2][3].ENA
global_clock_enable => twad_tdl[2][4].ENA
global_clock_enable => twad_tdl[2][5].ENA
global_clock_enable => twad_tdl[2][6].ENA
global_clock_enable => twad_tdl[2][7].ENA
global_clock_enable => twad_tdl[1][0].ENA
global_clock_enable => twad_tdl[1][1].ENA
global_clock_enable => twad_tdl[1][2].ENA
global_clock_enable => twad_tdl[1][3].ENA
global_clock_enable => twad_tdl[1][4].ENA
global_clock_enable => twad_tdl[1][5].ENA
global_clock_enable => twad_tdl[1][6].ENA
global_clock_enable => twad_tdl[1][7].ENA
global_clock_enable => twad_tdl[0][0].ENA
global_clock_enable => twad_tdl[0][1].ENA
global_clock_enable => twad_tdl[0][2].ENA
global_clock_enable => twad_tdl[0][3].ENA
global_clock_enable => twad_tdl[0][4].ENA
global_clock_enable => twad_tdl[0][5].ENA
global_clock_enable => twad_tdl[0][6].ENA
global_clock_enable => twad_tdl[0][7].ENA
k_count[0] => Mux1.IN7
k_count[1] => Mux0.IN7
k_count[2] => Mux1.IN6
k_count[2] => Mux3.IN7
k_count[3] => Mux0.IN6
k_count[3] => Mux2.IN7
k_count[4] => Mux1.IN5
k_count[4] => Mux3.IN6
k_count[4] => Mux5.IN7
k_count[5] => Mux0.IN5
k_count[5] => Mux2.IN6
k_count[5] => Mux4.IN7
k_count[6] => Mux1.IN4
k_count[6] => Mux3.IN5
k_count[6] => Mux5.IN6
k_count[6] => Mux7.IN7
k_count[7] => Mux0.IN4
k_count[7] => Mux2.IN5
k_count[7] => Mux4.IN6
k_count[7] => Mux6.IN7
p_count[0] => Mux0.IN10
p_count[0] => Mux1.IN10
p_count[0] => Mux2.IN10
p_count[0] => Mux3.IN10
p_count[0] => Mux4.IN10
p_count[0] => Mux5.IN10
p_count[0] => Mux6.IN10
p_count[0] => Mux7.IN10
p_count[1] => Mux0.IN9
p_count[1] => Mux1.IN9
p_count[1] => Mux2.IN9
p_count[1] => Mux3.IN9
p_count[1] => Mux4.IN9
p_count[1] => Mux5.IN9
p_count[1] => Mux6.IN9
p_count[1] => Mux7.IN9
p_count[2] => Mux0.IN8
p_count[2] => Mux1.IN8
p_count[2] => Mux2.IN8
p_count[2] => Mux3.IN8
p_count[2] => Mux4.IN8
p_count[2] => Mux5.IN8
p_count[2] => Mux6.IN8
p_count[2] => Mux7.IN8
tw_addr[0] <= twad_tdl[6][0].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[1] <= twad_tdl[6][1].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[2] <= twad_tdl[6][2].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[3] <= twad_tdl[6][3].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[4] <= twad_tdl[6][4].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[5] <= twad_tdl[6][5].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[6] <= twad_tdl[6][6].DB_MAX_OUTPUT_PORT_TYPE
tw_addr[7] <= twad_tdl[6][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom
clk => twid_rom:gen_M4K:sin_1n.clock
clk => twid_rom:gen_M4K:sin_2n.clock
clk => twid_rom:gen_M4K:sin_3n.clock
clk => twid_rom:gen_M4K:cos_1n.clock
clk => twid_rom:gen_M4K:cos_2n.clock
clk => twid_rom:gen_M4K:cos_3n.clock
global_clock_enable => twid_rom:gen_M4K:sin_1n.global_clock_enable
global_clock_enable => twid_rom:gen_M4K:sin_2n.global_clock_enable
global_clock_enable => twid_rom:gen_M4K:sin_3n.global_clock_enable
global_clock_enable => twid_rom:gen_M4K:cos_1n.global_clock_enable
global_clock_enable => twid_rom:gen_M4K:cos_2n.global_clock_enable
global_clock_enable => twid_rom:gen_M4K:cos_3n.global_clock_enable
twad[0] => twid_rom:gen_M4K:sin_1n.address[0]
twad[0] => twid_rom:gen_M4K:sin_2n.address[0]
twad[0] => twid_rom:gen_M4K:sin_3n.address[0]
twad[0] => twid_rom:gen_M4K:cos_1n.address[0]
twad[0] => twid_rom:gen_M4K:cos_2n.address[0]
twad[0] => twid_rom:gen_M4K:cos_3n.address[0]
twad[1] => twid_rom:gen_M4K:sin_1n.address[1]
twad[1] => twid_rom:gen_M4K:sin_2n.address[1]
twad[1] => twid_rom:gen_M4K:sin_3n.address[1]
twad[1] => twid_rom:gen_M4K:cos_1n.address[1]
twad[1] => twid_rom:gen_M4K:cos_2n.address[1]
twad[1] => twid_rom:gen_M4K:cos_3n.address[1]
twad[2] => twid_rom:gen_M4K:sin_1n.address[2]
twad[2] => twid_rom:gen_M4K:sin_2n.address[2]
twad[2] => twid_rom:gen_M4K:sin_3n.address[2]
twad[2] => twid_rom:gen_M4K:cos_1n.address[2]
twad[2] => twid_rom:gen_M4K:cos_2n.address[2]
twad[2] => twid_rom:gen_M4K:cos_3n.address[2]
twad[3] => twid_rom:gen_M4K:sin_1n.address[3]
twad[3] => twid_rom:gen_M4K:sin_2n.address[3]
twad[3] => twid_rom:gen_M4K:sin_3n.address[3]
twad[3] => twid_rom:gen_M4K:cos_1n.address[3]
twad[3] => twid_rom:gen_M4K:cos_2n.address[3]
twad[3] => twid_rom:gen_M4K:cos_3n.address[3]
twad[4] => twid_rom:gen_M4K:sin_1n.address[4]
twad[4] => twid_rom:gen_M4K:sin_2n.address[4]
twad[4] => twid_rom:gen_M4K:sin_3n.address[4]
twad[4] => twid_rom:gen_M4K:cos_1n.address[4]
twad[4] => twid_rom:gen_M4K:cos_2n.address[4]
twad[4] => twid_rom:gen_M4K:cos_3n.address[4]
twad[5] => twid_rom:gen_M4K:sin_1n.address[5]
twad[5] => twid_rom:gen_M4K:sin_2n.address[5]
twad[5] => twid_rom:gen_M4K:sin_3n.address[5]
twad[5] => twid_rom:gen_M4K:cos_1n.address[5]
twad[5] => twid_rom:gen_M4K:cos_2n.address[5]
twad[5] => twid_rom:gen_M4K:cos_3n.address[5]
twad[6] => twid_rom:gen_M4K:sin_1n.address[6]
twad[6] => twid_rom:gen_M4K:sin_2n.address[6]
twad[6] => twid_rom:gen_M4K:sin_3n.address[6]
twad[6] => twid_rom:gen_M4K:cos_1n.address[6]
twad[6] => twid_rom:gen_M4K:cos_2n.address[6]
twad[6] => twid_rom:gen_M4K:cos_3n.address[6]
twad[7] => twid_rom:gen_M4K:sin_1n.address[7]
twad[7] => twid_rom:gen_M4K:sin_2n.address[7]
twad[7] => twid_rom:gen_M4K:sin_3n.address[7]
twad[7] => twid_rom:gen_M4K:cos_1n.address[7]
twad[7] => twid_rom:gen_M4K:cos_2n.address[7]
twad[7] => twid_rom:gen_M4K:cos_3n.address[7]
t1r[0] <= twid_rom:gen_M4K:cos_1n.q[0]
t1r[1] <= twid_rom:gen_M4K:cos_1n.q[1]
t1r[2] <= twid_rom:gen_M4K:cos_1n.q[2]
t1r[3] <= twid_rom:gen_M4K:cos_1n.q[3]
t1r[4] <= twid_rom:gen_M4K:cos_1n.q[4]
t1r[5] <= twid_rom:gen_M4K:cos_1n.q[5]
t1r[6] <= twid_rom:gen_M4K:cos_1n.q[6]
t1r[7] <= twid_rom:gen_M4K:cos_1n.q[7]
t1r[8] <= twid_rom:gen_M4K:cos_1n.q[8]
t1r[9] <= twid_rom:gen_M4K:cos_1n.q[9]
t1r[10] <= twid_rom:gen_M4K:cos_1n.q[10]
t1r[11] <= twid_rom:gen_M4K:cos_1n.q[11]
t1r[12] <= twid_rom:gen_M4K:cos_1n.q[12]
t1r[13] <= twid_rom:gen_M4K:cos_1n.q[13]
t1r[14] <= twid_rom:gen_M4K:cos_1n.q[14]
t1r[15] <= twid_rom:gen_M4K:cos_1n.q[15]
t2r[0] <= twid_rom:gen_M4K:cos_2n.q[0]
t2r[1] <= twid_rom:gen_M4K:cos_2n.q[1]
t2r[2] <= twid_rom:gen_M4K:cos_2n.q[2]
t2r[3] <= twid_rom:gen_M4K:cos_2n.q[3]
t2r[4] <= twid_rom:gen_M4K:cos_2n.q[4]
t2r[5] <= twid_rom:gen_M4K:cos_2n.q[5]
t2r[6] <= twid_rom:gen_M4K:cos_2n.q[6]
t2r[7] <= twid_rom:gen_M4K:cos_2n.q[7]
t2r[8] <= twid_rom:gen_M4K:cos_2n.q[8]
t2r[9] <= twid_rom:gen_M4K:cos_2n.q[9]
t2r[10] <= twid_rom:gen_M4K:cos_2n.q[10]
t2r[11] <= twid_rom:gen_M4K:cos_2n.q[11]
t2r[12] <= twid_rom:gen_M4K:cos_2n.q[12]
t2r[13] <= twid_rom:gen_M4K:cos_2n.q[13]
t2r[14] <= twid_rom:gen_M4K:cos_2n.q[14]
t2r[15] <= twid_rom:gen_M4K:cos_2n.q[15]
t3r[0] <= twid_rom:gen_M4K:cos_3n.q[0]
t3r[1] <= twid_rom:gen_M4K:cos_3n.q[1]
t3r[2] <= twid_rom:gen_M4K:cos_3n.q[2]
t3r[3] <= twid_rom:gen_M4K:cos_3n.q[3]
t3r[4] <= twid_rom:gen_M4K:cos_3n.q[4]
t3r[5] <= twid_rom:gen_M4K:cos_3n.q[5]
t3r[6] <= twid_rom:gen_M4K:cos_3n.q[6]
t3r[7] <= twid_rom:gen_M4K:cos_3n.q[7]
t3r[8] <= twid_rom:gen_M4K:cos_3n.q[8]
t3r[9] <= twid_rom:gen_M4K:cos_3n.q[9]
t3r[10] <= twid_rom:gen_M4K:cos_3n.q[10]
t3r[11] <= twid_rom:gen_M4K:cos_3n.q[11]
t3r[12] <= twid_rom:gen_M4K:cos_3n.q[12]
t3r[13] <= twid_rom:gen_M4K:cos_3n.q[13]
t3r[14] <= twid_rom:gen_M4K:cos_3n.q[14]
t3r[15] <= twid_rom:gen_M4K:cos_3n.q[15]
t1i[0] <= twid_rom:gen_M4K:sin_1n.q[0]
t1i[1] <= twid_rom:gen_M4K:sin_1n.q[1]
t1i[2] <= twid_rom:gen_M4K:sin_1n.q[2]
t1i[3] <= twid_rom:gen_M4K:sin_1n.q[3]
t1i[4] <= twid_rom:gen_M4K:sin_1n.q[4]
t1i[5] <= twid_rom:gen_M4K:sin_1n.q[5]
t1i[6] <= twid_rom:gen_M4K:sin_1n.q[6]
t1i[7] <= twid_rom:gen_M4K:sin_1n.q[7]
t1i[8] <= twid_rom:gen_M4K:sin_1n.q[8]
t1i[9] <= twid_rom:gen_M4K:sin_1n.q[9]
t1i[10] <= twid_rom:gen_M4K:sin_1n.q[10]
t1i[11] <= twid_rom:gen_M4K:sin_1n.q[11]
t1i[12] <= twid_rom:gen_M4K:sin_1n.q[12]
t1i[13] <= twid_rom:gen_M4K:sin_1n.q[13]
t1i[14] <= twid_rom:gen_M4K:sin_1n.q[14]
t1i[15] <= twid_rom:gen_M4K:sin_1n.q[15]
t2i[0] <= twid_rom:gen_M4K:sin_2n.q[0]
t2i[1] <= twid_rom:gen_M4K:sin_2n.q[1]
t2i[2] <= twid_rom:gen_M4K:sin_2n.q[2]
t2i[3] <= twid_rom:gen_M4K:sin_2n.q[3]
t2i[4] <= twid_rom:gen_M4K:sin_2n.q[4]
t2i[5] <= twid_rom:gen_M4K:sin_2n.q[5]
t2i[6] <= twid_rom:gen_M4K:sin_2n.q[6]
t2i[7] <= twid_rom:gen_M4K:sin_2n.q[7]
t2i[8] <= twid_rom:gen_M4K:sin_2n.q[8]
t2i[9] <= twid_rom:gen_M4K:sin_2n.q[9]
t2i[10] <= twid_rom:gen_M4K:sin_2n.q[10]
t2i[11] <= twid_rom:gen_M4K:sin_2n.q[11]
t2i[12] <= twid_rom:gen_M4K:sin_2n.q[12]
t2i[13] <= twid_rom:gen_M4K:sin_2n.q[13]
t2i[14] <= twid_rom:gen_M4K:sin_2n.q[14]
t2i[15] <= twid_rom:gen_M4K:sin_2n.q[15]
t3i[0] <= twid_rom:gen_M4K:sin_3n.q[0]
t3i[1] <= twid_rom:gen_M4K:sin_3n.q[1]
t3i[2] <= twid_rom:gen_M4K:sin_3n.q[2]
t3i[3] <= twid_rom:gen_M4K:sin_3n.q[3]
t3i[4] <= twid_rom:gen_M4K:sin_3n.q[4]
t3i[5] <= twid_rom:gen_M4K:sin_3n.q[5]
t3i[6] <= twid_rom:gen_M4K:sin_3n.q[6]
t3i[7] <= twid_rom:gen_M4K:sin_3n.q[7]
t3i[8] <= twid_rom:gen_M4K:sin_3n.q[8]
t3i[9] <= twid_rom:gen_M4K:sin_3n.q[9]
t3i[10] <= twid_rom:gen_M4K:sin_3n.q[10]
t3i[11] <= twid_rom:gen_M4K:sin_3n.q[11]
t3i[12] <= twid_rom:gen_M4K:sin_3n.q[12]
t3i[13] <= twid_rom:gen_M4K:sin_3n.q[13]
t3i[14] <= twid_rom:gen_M4K:sin_3n.q[14]
t3i[15] <= twid_rom:gen_M4K:sin_3n.q[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
address[4] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[4]
address[5] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[5]
address[6] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[6]
address[7] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[7]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]
q[8] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[8]
q[9] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[9]
q[10] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[10]
q[11] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[11]
q[12] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[12]
q[13] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[13]
q[14] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[14]
q[15] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_t154:auto_generated.address_a[0]
address_a[1] => altsyncram_t154:auto_generated.address_a[1]
address_a[2] => altsyncram_t154:auto_generated.address_a[2]
address_a[3] => altsyncram_t154:auto_generated.address_a[3]
address_a[4] => altsyncram_t154:auto_generated.address_a[4]
address_a[5] => altsyncram_t154:auto_generated.address_a[5]
address_a[6] => altsyncram_t154:auto_generated.address_a[6]
address_a[7] => altsyncram_t154:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_t154:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_t154:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_t154:auto_generated.q_a[0]
q_a[1] <= altsyncram_t154:auto_generated.q_a[1]
q_a[2] <= altsyncram_t154:auto_generated.q_a[2]
q_a[3] <= altsyncram_t154:auto_generated.q_a[3]
q_a[4] <= altsyncram_t154:auto_generated.q_a[4]
q_a[5] <= altsyncram_t154:auto_generated.q_a[5]
q_a[6] <= altsyncram_t154:auto_generated.q_a[6]
q_a[7] <= altsyncram_t154:auto_generated.q_a[7]
q_a[8] <= altsyncram_t154:auto_generated.q_a[8]
q_a[9] <= altsyncram_t154:auto_generated.q_a[9]
q_a[10] <= altsyncram_t154:auto_generated.q_a[10]
q_a[11] <= altsyncram_t154:auto_generated.q_a[11]
q_a[12] <= altsyncram_t154:auto_generated.q_a[12]
q_a[13] <= altsyncram_t154:auto_generated.q_a[13]
q_a[14] <= altsyncram_t154:auto_generated.q_a[14]
q_a[15] <= altsyncram_t154:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_t154:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
address[4] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[4]
address[5] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[5]
address[6] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[6]
address[7] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[7]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]
q[8] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[8]
q[9] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[9]
q[10] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[10]
q[11] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[11]
q[12] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[12]
q[13] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[13]
q[14] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[14]
q[15] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u154:auto_generated.address_a[0]
address_a[1] => altsyncram_u154:auto_generated.address_a[1]
address_a[2] => altsyncram_u154:auto_generated.address_a[2]
address_a[3] => altsyncram_u154:auto_generated.address_a[3]
address_a[4] => altsyncram_u154:auto_generated.address_a[4]
address_a[5] => altsyncram_u154:auto_generated.address_a[5]
address_a[6] => altsyncram_u154:auto_generated.address_a[6]
address_a[7] => altsyncram_u154:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u154:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_u154:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u154:auto_generated.q_a[0]
q_a[1] <= altsyncram_u154:auto_generated.q_a[1]
q_a[2] <= altsyncram_u154:auto_generated.q_a[2]
q_a[3] <= altsyncram_u154:auto_generated.q_a[3]
q_a[4] <= altsyncram_u154:auto_generated.q_a[4]
q_a[5] <= altsyncram_u154:auto_generated.q_a[5]
q_a[6] <= altsyncram_u154:auto_generated.q_a[6]
q_a[7] <= altsyncram_u154:auto_generated.q_a[7]
q_a[8] <= altsyncram_u154:auto_generated.q_a[8]
q_a[9] <= altsyncram_u154:auto_generated.q_a[9]
q_a[10] <= altsyncram_u154:auto_generated.q_a[10]
q_a[11] <= altsyncram_u154:auto_generated.q_a[11]
q_a[12] <= altsyncram_u154:auto_generated.q_a[12]
q_a[13] <= altsyncram_u154:auto_generated.q_a[13]
q_a[14] <= altsyncram_u154:auto_generated.q_a[14]
q_a[15] <= altsyncram_u154:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_u154:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
address[4] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[4]
address[5] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[5]
address[6] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[6]
address[7] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[7]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]
q[8] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[8]
q[9] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[9]
q[10] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[10]
q[11] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[11]
q[12] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[12]
q[13] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[13]
q[14] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[14]
q[15] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_v154:auto_generated.address_a[0]
address_a[1] => altsyncram_v154:auto_generated.address_a[1]
address_a[2] => altsyncram_v154:auto_generated.address_a[2]
address_a[3] => altsyncram_v154:auto_generated.address_a[3]
address_a[4] => altsyncram_v154:auto_generated.address_a[4]
address_a[5] => altsyncram_v154:auto_generated.address_a[5]
address_a[6] => altsyncram_v154:auto_generated.address_a[6]
address_a[7] => altsyncram_v154:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_v154:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_v154:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_v154:auto_generated.q_a[0]
q_a[1] <= altsyncram_v154:auto_generated.q_a[1]
q_a[2] <= altsyncram_v154:auto_generated.q_a[2]
q_a[3] <= altsyncram_v154:auto_generated.q_a[3]
q_a[4] <= altsyncram_v154:auto_generated.q_a[4]
q_a[5] <= altsyncram_v154:auto_generated.q_a[5]
q_a[6] <= altsyncram_v154:auto_generated.q_a[6]
q_a[7] <= altsyncram_v154:auto_generated.q_a[7]
q_a[8] <= altsyncram_v154:auto_generated.q_a[8]
q_a[9] <= altsyncram_v154:auto_generated.q_a[9]
q_a[10] <= altsyncram_v154:auto_generated.q_a[10]
q_a[11] <= altsyncram_v154:auto_generated.q_a[11]
q_a[12] <= altsyncram_v154:auto_generated.q_a[12]
q_a[13] <= altsyncram_v154:auto_generated.q_a[13]
q_a[14] <= altsyncram_v154:auto_generated.q_a[14]
q_a[15] <= altsyncram_v154:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:sin_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_v154:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
address[4] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[4]
address[5] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[5]
address[6] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[6]
address[7] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[7]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]
q[8] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[8]
q[9] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[9]
q[10] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[10]
q[11] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[11]
q[12] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[12]
q[13] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[13]
q[14] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[14]
q[15] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_o154:auto_generated.address_a[0]
address_a[1] => altsyncram_o154:auto_generated.address_a[1]
address_a[2] => altsyncram_o154:auto_generated.address_a[2]
address_a[3] => altsyncram_o154:auto_generated.address_a[3]
address_a[4] => altsyncram_o154:auto_generated.address_a[4]
address_a[5] => altsyncram_o154:auto_generated.address_a[5]
address_a[6] => altsyncram_o154:auto_generated.address_a[6]
address_a[7] => altsyncram_o154:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_o154:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_o154:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_o154:auto_generated.q_a[0]
q_a[1] <= altsyncram_o154:auto_generated.q_a[1]
q_a[2] <= altsyncram_o154:auto_generated.q_a[2]
q_a[3] <= altsyncram_o154:auto_generated.q_a[3]
q_a[4] <= altsyncram_o154:auto_generated.q_a[4]
q_a[5] <= altsyncram_o154:auto_generated.q_a[5]
q_a[6] <= altsyncram_o154:auto_generated.q_a[6]
q_a[7] <= altsyncram_o154:auto_generated.q_a[7]
q_a[8] <= altsyncram_o154:auto_generated.q_a[8]
q_a[9] <= altsyncram_o154:auto_generated.q_a[9]
q_a[10] <= altsyncram_o154:auto_generated.q_a[10]
q_a[11] <= altsyncram_o154:auto_generated.q_a[11]
q_a[12] <= altsyncram_o154:auto_generated.q_a[12]
q_a[13] <= altsyncram_o154:auto_generated.q_a[13]
q_a[14] <= altsyncram_o154:auto_generated.q_a[14]
q_a[15] <= altsyncram_o154:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_1n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_o154:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
address[4] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[4]
address[5] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[5]
address[6] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[6]
address[7] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[7]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]
q[8] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[8]
q[9] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[9]
q[10] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[10]
q[11] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[11]
q[12] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[12]
q[13] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[13]
q[14] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[14]
q[15] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_p154:auto_generated.address_a[0]
address_a[1] => altsyncram_p154:auto_generated.address_a[1]
address_a[2] => altsyncram_p154:auto_generated.address_a[2]
address_a[3] => altsyncram_p154:auto_generated.address_a[3]
address_a[4] => altsyncram_p154:auto_generated.address_a[4]
address_a[5] => altsyncram_p154:auto_generated.address_a[5]
address_a[6] => altsyncram_p154:auto_generated.address_a[6]
address_a[7] => altsyncram_p154:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_p154:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_p154:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_p154:auto_generated.q_a[0]
q_a[1] <= altsyncram_p154:auto_generated.q_a[1]
q_a[2] <= altsyncram_p154:auto_generated.q_a[2]
q_a[3] <= altsyncram_p154:auto_generated.q_a[3]
q_a[4] <= altsyncram_p154:auto_generated.q_a[4]
q_a[5] <= altsyncram_p154:auto_generated.q_a[5]
q_a[6] <= altsyncram_p154:auto_generated.q_a[6]
q_a[7] <= altsyncram_p154:auto_generated.q_a[7]
q_a[8] <= altsyncram_p154:auto_generated.q_a[8]
q_a[9] <= altsyncram_p154:auto_generated.q_a[9]
q_a[10] <= altsyncram_p154:auto_generated.q_a[10]
q_a[11] <= altsyncram_p154:auto_generated.q_a[11]
q_a[12] <= altsyncram_p154:auto_generated.q_a[12]
q_a[13] <= altsyncram_p154:auto_generated.q_a[13]
q_a[14] <= altsyncram_p154:auto_generated.q_a[14]
q_a[15] <= altsyncram_p154:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_2n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_p154:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n
global_clock_enable => altera_fft_single_port_rom:gen_auto:rom_component.clocken0
address[0] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[0]
address[1] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[1]
address[2] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[2]
address[3] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[3]
address[4] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[4]
address[5] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[5]
address[6] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[6]
address[7] => altera_fft_single_port_rom:gen_auto:rom_component.address_a[7]
clock => altera_fft_single_port_rom:gen_auto:rom_component.clock0
q[0] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[0]
q[1] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[1]
q[2] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[2]
q[3] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[3]
q[4] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[4]
q[5] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[5]
q[6] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[6]
q[7] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[7]
q[8] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[8]
q[9] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[9]
q[10] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[10]
q[11] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[11]
q[12] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[12]
q[13] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[13]
q[14] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[14]
q[15] <= altera_fft_single_port_rom:gen_auto:rom_component.q_a[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component
clocken0 => altsyncram:old_ram_gen:old_ram_component.clocken0
clock0 => altsyncram:old_ram_gen:old_ram_component.clock0
address_a[0] => altsyncram:old_ram_gen:old_ram_component.address_a[0]
address_a[1] => altsyncram:old_ram_gen:old_ram_component.address_a[1]
address_a[2] => altsyncram:old_ram_gen:old_ram_component.address_a[2]
address_a[3] => altsyncram:old_ram_gen:old_ram_component.address_a[3]
address_a[4] => altsyncram:old_ram_gen:old_ram_component.address_a[4]
address_a[5] => altsyncram:old_ram_gen:old_ram_component.address_a[5]
address_a[6] => altsyncram:old_ram_gen:old_ram_component.address_a[6]
address_a[7] => altsyncram:old_ram_gen:old_ram_component.address_a[7]
q_a[0] <= altsyncram:old_ram_gen:old_ram_component.q_a[0]
q_a[1] <= altsyncram:old_ram_gen:old_ram_component.q_a[1]
q_a[2] <= altsyncram:old_ram_gen:old_ram_component.q_a[2]
q_a[3] <= altsyncram:old_ram_gen:old_ram_component.q_a[3]
q_a[4] <= altsyncram:old_ram_gen:old_ram_component.q_a[4]
q_a[5] <= altsyncram:old_ram_gen:old_ram_component.q_a[5]
q_a[6] <= altsyncram:old_ram_gen:old_ram_component.q_a[6]
q_a[7] <= altsyncram:old_ram_gen:old_ram_component.q_a[7]
q_a[8] <= altsyncram:old_ram_gen:old_ram_component.q_a[8]
q_a[9] <= altsyncram:old_ram_gen:old_ram_component.q_a[9]
q_a[10] <= altsyncram:old_ram_gen:old_ram_component.q_a[10]
q_a[11] <= altsyncram:old_ram_gen:old_ram_component.q_a[11]
q_a[12] <= altsyncram:old_ram_gen:old_ram_component.q_a[12]
q_a[13] <= altsyncram:old_ram_gen:old_ram_component.q_a[13]
q_a[14] <= altsyncram:old_ram_gen:old_ram_component.q_a[14]
q_a[15] <= altsyncram:old_ram_gen:old_ram_component.q_a[15]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q154:auto_generated.address_a[0]
address_a[1] => altsyncram_q154:auto_generated.address_a[1]
address_a[2] => altsyncram_q154:auto_generated.address_a[2]
address_a[3] => altsyncram_q154:auto_generated.address_a[3]
address_a[4] => altsyncram_q154:auto_generated.address_a[4]
address_a[5] => altsyncram_q154:auto_generated.address_a[5]
address_a[6] => altsyncram_q154:auto_generated.address_a[6]
address_a[7] => altsyncram_q154:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q154:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_q154:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q154:auto_generated.q_a[0]
q_a[1] <= altsyncram_q154:auto_generated.q_a[1]
q_a[2] <= altsyncram_q154:auto_generated.q_a[2]
q_a[3] <= altsyncram_q154:auto_generated.q_a[3]
q_a[4] <= altsyncram_q154:auto_generated.q_a[4]
q_a[5] <= altsyncram_q154:auto_generated.q_a[5]
q_a[6] <= altsyncram_q154:auto_generated.q_a[6]
q_a[7] <= altsyncram_q154:auto_generated.q_a[7]
q_a[8] <= altsyncram_q154:auto_generated.q_a[8]
q_a[9] <= altsyncram_q154:auto_generated.q_a[9]
q_a[10] <= altsyncram_q154:auto_generated.q_a[10]
q_a[11] <= altsyncram_q154:auto_generated.q_a[11]
q_a[12] <= altsyncram_q154:auto_generated.q_a[12]
q_a[13] <= altsyncram_q154:auto_generated.q_a[13]
q_a[14] <= altsyncram_q154:auto_generated.q_a[14]
q_a[15] <= altsyncram_q154:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_3dp_rom:twrom|twid_rom:\gen_M4K:cos_3n|altera_fft_single_port_rom:\gen_auto:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_q154:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr
clk => asj_fft_tdl_bit_rst:delay_en.clk
clk => rd_addr_d[0]~reg0.CLK
clk => rd_addr_d[1]~reg0.CLK
clk => rd_addr_d[2]~reg0.CLK
clk => rd_addr_d[3]~reg0.CLK
clk => rd_addr_d[4]~reg0.CLK
clk => rd_addr_d[5]~reg0.CLK
clk => rd_addr_d[6]~reg0.CLK
clk => rd_addr_d[7]~reg0.CLK
clk => rd_addr_c[0]~reg0.CLK
clk => rd_addr_c[1]~reg0.CLK
clk => rd_addr_c[2]~reg0.CLK
clk => rd_addr_c[3]~reg0.CLK
clk => rd_addr_c[4]~reg0.CLK
clk => rd_addr_c[5]~reg0.CLK
clk => rd_addr_c[6]~reg0.CLK
clk => rd_addr_c[7]~reg0.CLK
clk => rd_addr_b[0]~reg0.CLK
clk => rd_addr_b[1]~reg0.CLK
clk => rd_addr_b[2]~reg0.CLK
clk => rd_addr_b[3]~reg0.CLK
clk => rd_addr_b[4]~reg0.CLK
clk => rd_addr_b[5]~reg0.CLK
clk => rd_addr_b[6]~reg0.CLK
clk => rd_addr_b[7]~reg0.CLK
clk => rd_addr_a[0]~reg0.CLK
clk => rd_addr_a[1]~reg0.CLK
clk => rd_addr_a[2]~reg0.CLK
clk => rd_addr_a[3]~reg0.CLK
clk => rd_addr_a[4]~reg0.CLK
clk => rd_addr_a[5]~reg0.CLK
clk => rd_addr_a[6]~reg0.CLK
clk => rd_addr_a[7]~reg0.CLK
clk => sw[0].CLK
clk => sw[1].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => en_i.CLK
clk => en_d.CLK
clk => asj_fft_tdl_rst:gen_M4K:delay_swd.clk
global_clock_enable => asj_fft_tdl_bit_rst:delay_en.global_clock_enable
global_clock_enable => asj_fft_tdl_rst:gen_M4K:delay_swd.global_clock_enable
global_clock_enable => rd_addr_d[0]~reg0.ENA
global_clock_enable => rd_addr_d[1]~reg0.ENA
global_clock_enable => rd_addr_d[2]~reg0.ENA
global_clock_enable => rd_addr_d[3]~reg0.ENA
global_clock_enable => rd_addr_d[4]~reg0.ENA
global_clock_enable => rd_addr_d[5]~reg0.ENA
global_clock_enable => rd_addr_d[6]~reg0.ENA
global_clock_enable => rd_addr_d[7]~reg0.ENA
global_clock_enable => rd_addr_c[0]~reg0.ENA
global_clock_enable => rd_addr_c[1]~reg0.ENA
global_clock_enable => rd_addr_c[2]~reg0.ENA
global_clock_enable => rd_addr_c[3]~reg0.ENA
global_clock_enable => rd_addr_c[4]~reg0.ENA
global_clock_enable => rd_addr_c[5]~reg0.ENA
global_clock_enable => rd_addr_c[6]~reg0.ENA
global_clock_enable => rd_addr_c[7]~reg0.ENA
global_clock_enable => rd_addr_b[0]~reg0.ENA
global_clock_enable => rd_addr_b[1]~reg0.ENA
global_clock_enable => rd_addr_b[2]~reg0.ENA
global_clock_enable => rd_addr_b[3]~reg0.ENA
global_clock_enable => rd_addr_b[4]~reg0.ENA
global_clock_enable => rd_addr_b[5]~reg0.ENA
global_clock_enable => rd_addr_b[6]~reg0.ENA
global_clock_enable => rd_addr_b[7]~reg0.ENA
global_clock_enable => rd_addr_a[0]~reg0.ENA
global_clock_enable => rd_addr_a[1]~reg0.ENA
global_clock_enable => rd_addr_a[2]~reg0.ENA
global_clock_enable => rd_addr_a[3]~reg0.ENA
global_clock_enable => rd_addr_a[4]~reg0.ENA
global_clock_enable => rd_addr_a[5]~reg0.ENA
global_clock_enable => rd_addr_a[6]~reg0.ENA
global_clock_enable => rd_addr_a[7]~reg0.ENA
global_clock_enable => sw[0].ENA
global_clock_enable => sw[1].ENA
global_clock_enable => count[0].ENA
global_clock_enable => count[1].ENA
global_clock_enable => count[2].ENA
global_clock_enable => count[3].ENA
global_clock_enable => count[4].ENA
global_clock_enable => count[5].ENA
global_clock_enable => count[6].ENA
global_clock_enable => count[7].ENA
global_clock_enable => en_i.ENA
global_clock_enable => en_d.ENA
reset => en_d.OUTPUTSELECT
reset => en_i.OUTPUTSELECT
reset => counter.IN1
reset => asj_fft_tdl_bit_rst:delay_en.reset
reset => asj_fft_tdl_rst:gen_M4K:delay_swd.reset
data_rdy => ~NO_FANOUT~
lpp_en => en_d.DATAA
lpp_en => en_i.IN1
lpp_en => en_i.IN1
rd_addr_a[0] <= rd_addr_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[1] <= rd_addr_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[2] <= rd_addr_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[3] <= rd_addr_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[4] <= rd_addr_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[5] <= rd_addr_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[6] <= rd_addr_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_a[7] <= rd_addr_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[0] <= rd_addr_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[1] <= rd_addr_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[2] <= rd_addr_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[3] <= rd_addr_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[4] <= rd_addr_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[5] <= rd_addr_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[6] <= rd_addr_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_b[7] <= rd_addr_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[0] <= rd_addr_c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[1] <= rd_addr_c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[2] <= rd_addr_c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[3] <= rd_addr_c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[4] <= rd_addr_c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[5] <= rd_addr_c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[6] <= rd_addr_c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_c[7] <= rd_addr_c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[0] <= rd_addr_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[1] <= rd_addr_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[2] <= rd_addr_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[3] <= rd_addr_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[4] <= rd_addr_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[5] <= rd_addr_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[6] <= rd_addr_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_addr_d[7] <= rd_addr_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sw_data_read[0] <= asj_fft_tdl_rst:gen_M4K:delay_swd.data_out[0]
sw_data_read[1] <= asj_fft_tdl_rst:gen_M4K:delay_swd.data_out[1]
sw_addr_read[0] <= sw[0].DB_MAX_OUTPUT_PORT_TYPE
sw_addr_read[1] <= sw[1].DB_MAX_OUTPUT_PORT_TYPE
en <= asj_fft_tdl_bit_rst:delay_en.data_out


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_bit_rst:delay_en
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[4].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpprdadgen:\gen_radix_4_last_pass:gen_lpp_addr|asj_fft_tdl_rst:\gen_M4K:delay_swd
clk => tdl_arr[4][0].CLK
clk => tdl_arr[4][1].CLK
clk => tdl_arr[3][0].CLK
clk => tdl_arr[3][1].CLK
clk => tdl_arr[2][0].CLK
clk => tdl_arr[2][1].CLK
clk => tdl_arr[1][0].CLK
clk => tdl_arr[1][1].CLK
clk => tdl_arr[0][0].CLK
clk => tdl_arr[0][1].CLK
global_clock_enable => tdl_arr[4][0].ENA
global_clock_enable => tdl_arr[4][1].ENA
global_clock_enable => tdl_arr[3][0].ENA
global_clock_enable => tdl_arr[3][1].ENA
global_clock_enable => tdl_arr[2][0].ENA
global_clock_enable => tdl_arr[2][1].ENA
global_clock_enable => tdl_arr[1][0].ENA
global_clock_enable => tdl_arr[1][1].ENA
global_clock_enable => tdl_arr[0][0].ENA
global_clock_enable => tdl_arr[0][1].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in[0] => tdl_arr.DATAA
data_in[1] => tdl_arr.DATAA
data_out[0] <= tdl_arr[4][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= tdl_arr[4][1].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_addr:\gen_radix_4_last_pass:ram_cxb_rd_lpp
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
sw_0_in[0] => Mux7.IN2
sw_0_in[0] => Mux15.IN2
sw_0_in[0] => Mux23.IN2
sw_0_in[0] => Mux31.IN2
sw_0_in[1] => Mux6.IN2
sw_0_in[1] => Mux14.IN2
sw_0_in[1] => Mux22.IN2
sw_0_in[1] => Mux30.IN2
sw_0_in[2] => Mux5.IN2
sw_0_in[2] => Mux13.IN2
sw_0_in[2] => Mux21.IN2
sw_0_in[2] => Mux29.IN2
sw_0_in[3] => Mux4.IN2
sw_0_in[3] => Mux12.IN2
sw_0_in[3] => Mux20.IN2
sw_0_in[3] => Mux28.IN2
sw_0_in[4] => Mux3.IN2
sw_0_in[4] => Mux11.IN2
sw_0_in[4] => Mux19.IN2
sw_0_in[4] => Mux27.IN2
sw_0_in[5] => Mux2.IN2
sw_0_in[5] => Mux10.IN2
sw_0_in[5] => Mux18.IN2
sw_0_in[5] => Mux26.IN2
sw_0_in[6] => Mux1.IN2
sw_0_in[6] => Mux9.IN2
sw_0_in[6] => Mux17.IN2
sw_0_in[6] => Mux25.IN2
sw_0_in[7] => Mux0.IN2
sw_0_in[7] => Mux8.IN2
sw_0_in[7] => Mux16.IN2
sw_0_in[7] => Mux24.IN2
sw_1_in[0] => Mux7.IN3
sw_1_in[0] => Mux15.IN3
sw_1_in[0] => Mux23.IN3
sw_1_in[0] => Mux31.IN3
sw_1_in[1] => Mux6.IN3
sw_1_in[1] => Mux14.IN3
sw_1_in[1] => Mux22.IN3
sw_1_in[1] => Mux30.IN3
sw_1_in[2] => Mux5.IN3
sw_1_in[2] => Mux13.IN3
sw_1_in[2] => Mux21.IN3
sw_1_in[2] => Mux29.IN3
sw_1_in[3] => Mux4.IN3
sw_1_in[3] => Mux12.IN3
sw_1_in[3] => Mux20.IN3
sw_1_in[3] => Mux28.IN3
sw_1_in[4] => Mux3.IN3
sw_1_in[4] => Mux11.IN3
sw_1_in[4] => Mux19.IN3
sw_1_in[4] => Mux27.IN3
sw_1_in[5] => Mux2.IN3
sw_1_in[5] => Mux10.IN3
sw_1_in[5] => Mux18.IN3
sw_1_in[5] => Mux26.IN3
sw_1_in[6] => Mux1.IN3
sw_1_in[6] => Mux9.IN3
sw_1_in[6] => Mux17.IN3
sw_1_in[6] => Mux25.IN3
sw_1_in[7] => Mux0.IN3
sw_1_in[7] => Mux8.IN3
sw_1_in[7] => Mux16.IN3
sw_1_in[7] => Mux24.IN3
sw_2_in[0] => Mux7.IN4
sw_2_in[0] => Mux15.IN4
sw_2_in[0] => Mux23.IN4
sw_2_in[0] => Mux31.IN4
sw_2_in[1] => Mux6.IN4
sw_2_in[1] => Mux14.IN4
sw_2_in[1] => Mux22.IN4
sw_2_in[1] => Mux30.IN4
sw_2_in[2] => Mux5.IN4
sw_2_in[2] => Mux13.IN4
sw_2_in[2] => Mux21.IN4
sw_2_in[2] => Mux29.IN4
sw_2_in[3] => Mux4.IN4
sw_2_in[3] => Mux12.IN4
sw_2_in[3] => Mux20.IN4
sw_2_in[3] => Mux28.IN4
sw_2_in[4] => Mux3.IN4
sw_2_in[4] => Mux11.IN4
sw_2_in[4] => Mux19.IN4
sw_2_in[4] => Mux27.IN4
sw_2_in[5] => Mux2.IN4
sw_2_in[5] => Mux10.IN4
sw_2_in[5] => Mux18.IN4
sw_2_in[5] => Mux26.IN4
sw_2_in[6] => Mux1.IN4
sw_2_in[6] => Mux9.IN4
sw_2_in[6] => Mux17.IN4
sw_2_in[6] => Mux25.IN4
sw_2_in[7] => Mux0.IN4
sw_2_in[7] => Mux8.IN4
sw_2_in[7] => Mux16.IN4
sw_2_in[7] => Mux24.IN4
sw_3_in[0] => Mux7.IN5
sw_3_in[0] => Mux15.IN5
sw_3_in[0] => Mux23.IN5
sw_3_in[0] => Mux31.IN5
sw_3_in[1] => Mux6.IN5
sw_3_in[1] => Mux14.IN5
sw_3_in[1] => Mux22.IN5
sw_3_in[1] => Mux30.IN5
sw_3_in[2] => Mux5.IN5
sw_3_in[2] => Mux13.IN5
sw_3_in[2] => Mux21.IN5
sw_3_in[2] => Mux29.IN5
sw_3_in[3] => Mux4.IN5
sw_3_in[3] => Mux12.IN5
sw_3_in[3] => Mux20.IN5
sw_3_in[3] => Mux28.IN5
sw_3_in[4] => Mux3.IN5
sw_3_in[4] => Mux11.IN5
sw_3_in[4] => Mux19.IN5
sw_3_in[4] => Mux27.IN5
sw_3_in[5] => Mux2.IN5
sw_3_in[5] => Mux10.IN5
sw_3_in[5] => Mux18.IN5
sw_3_in[5] => Mux26.IN5
sw_3_in[6] => Mux1.IN5
sw_3_in[6] => Mux9.IN5
sw_3_in[6] => Mux17.IN5
sw_3_in[6] => Mux25.IN5
sw_3_in[7] => Mux0.IN5
sw_3_in[7] => Mux8.IN5
sw_3_in[7] => Mux16.IN5
sw_3_in[7] => Mux24.IN5
ram_sel[0] => Mux0.IN1
ram_sel[0] => Mux1.IN1
ram_sel[0] => Mux2.IN1
ram_sel[0] => Mux3.IN1
ram_sel[0] => Mux4.IN1
ram_sel[0] => Mux5.IN1
ram_sel[0] => Mux6.IN1
ram_sel[0] => Mux7.IN1
ram_sel[0] => Mux8.IN1
ram_sel[0] => Mux9.IN1
ram_sel[0] => Mux10.IN1
ram_sel[0] => Mux11.IN1
ram_sel[0] => Mux12.IN1
ram_sel[0] => Mux13.IN1
ram_sel[0] => Mux14.IN1
ram_sel[0] => Mux15.IN1
ram_sel[0] => Mux16.IN1
ram_sel[0] => Mux17.IN1
ram_sel[0] => Mux18.IN1
ram_sel[0] => Mux19.IN1
ram_sel[0] => Mux20.IN1
ram_sel[0] => Mux21.IN1
ram_sel[0] => Mux22.IN1
ram_sel[0] => Mux23.IN1
ram_sel[0] => Mux24.IN1
ram_sel[0] => Mux25.IN1
ram_sel[0] => Mux26.IN1
ram_sel[0] => Mux27.IN1
ram_sel[0] => Mux28.IN1
ram_sel[0] => Mux29.IN1
ram_sel[0] => Mux30.IN1
ram_sel[0] => Mux31.IN1
ram_sel[1] => Mux0.IN0
ram_sel[1] => Mux1.IN0
ram_sel[1] => Mux2.IN0
ram_sel[1] => Mux3.IN0
ram_sel[1] => Mux4.IN0
ram_sel[1] => Mux5.IN0
ram_sel[1] => Mux6.IN0
ram_sel[1] => Mux7.IN0
ram_sel[1] => Mux8.IN0
ram_sel[1] => Mux9.IN0
ram_sel[1] => Mux10.IN0
ram_sel[1] => Mux11.IN0
ram_sel[1] => Mux12.IN0
ram_sel[1] => Mux13.IN0
ram_sel[1] => Mux14.IN0
ram_sel[1] => Mux15.IN0
ram_sel[1] => Mux16.IN0
ram_sel[1] => Mux17.IN0
ram_sel[1] => Mux18.IN0
ram_sel[1] => Mux19.IN0
ram_sel[1] => Mux20.IN0
ram_sel[1] => Mux21.IN0
ram_sel[1] => Mux22.IN0
ram_sel[1] => Mux23.IN0
ram_sel[1] => Mux24.IN0
ram_sel[1] => Mux25.IN0
ram_sel[1] => Mux26.IN0
ram_sel[1] => Mux27.IN0
ram_sel[1] => Mux28.IN0
ram_sel[1] => Mux29.IN0
ram_sel[1] => Mux30.IN0
ram_sel[1] => Mux31.IN0
sw_0_out[0] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_cxb_data_r:\gen_radix_4_last_pass:ram_cxb_lpp_data
clk => ram_in_reg[7][0].CLK
clk => ram_in_reg[7][1].CLK
clk => ram_in_reg[7][2].CLK
clk => ram_in_reg[7][3].CLK
clk => ram_in_reg[7][4].CLK
clk => ram_in_reg[7][5].CLK
clk => ram_in_reg[7][6].CLK
clk => ram_in_reg[7][7].CLK
clk => ram_in_reg[7][8].CLK
clk => ram_in_reg[7][9].CLK
clk => ram_in_reg[7][10].CLK
clk => ram_in_reg[7][11].CLK
clk => ram_in_reg[7][12].CLK
clk => ram_in_reg[7][13].CLK
clk => ram_in_reg[7][14].CLK
clk => ram_in_reg[7][15].CLK
clk => ram_in_reg[6][0].CLK
clk => ram_in_reg[6][1].CLK
clk => ram_in_reg[6][2].CLK
clk => ram_in_reg[6][3].CLK
clk => ram_in_reg[6][4].CLK
clk => ram_in_reg[6][5].CLK
clk => ram_in_reg[6][6].CLK
clk => ram_in_reg[6][7].CLK
clk => ram_in_reg[6][8].CLK
clk => ram_in_reg[6][9].CLK
clk => ram_in_reg[6][10].CLK
clk => ram_in_reg[6][11].CLK
clk => ram_in_reg[6][12].CLK
clk => ram_in_reg[6][13].CLK
clk => ram_in_reg[6][14].CLK
clk => ram_in_reg[6][15].CLK
clk => ram_in_reg[5][0].CLK
clk => ram_in_reg[5][1].CLK
clk => ram_in_reg[5][2].CLK
clk => ram_in_reg[5][3].CLK
clk => ram_in_reg[5][4].CLK
clk => ram_in_reg[5][5].CLK
clk => ram_in_reg[5][6].CLK
clk => ram_in_reg[5][7].CLK
clk => ram_in_reg[5][8].CLK
clk => ram_in_reg[5][9].CLK
clk => ram_in_reg[5][10].CLK
clk => ram_in_reg[5][11].CLK
clk => ram_in_reg[5][12].CLK
clk => ram_in_reg[5][13].CLK
clk => ram_in_reg[5][14].CLK
clk => ram_in_reg[5][15].CLK
clk => ram_in_reg[4][0].CLK
clk => ram_in_reg[4][1].CLK
clk => ram_in_reg[4][2].CLK
clk => ram_in_reg[4][3].CLK
clk => ram_in_reg[4][4].CLK
clk => ram_in_reg[4][5].CLK
clk => ram_in_reg[4][6].CLK
clk => ram_in_reg[4][7].CLK
clk => ram_in_reg[4][8].CLK
clk => ram_in_reg[4][9].CLK
clk => ram_in_reg[4][10].CLK
clk => ram_in_reg[4][11].CLK
clk => ram_in_reg[4][12].CLK
clk => ram_in_reg[4][13].CLK
clk => ram_in_reg[4][14].CLK
clk => ram_in_reg[4][15].CLK
clk => ram_in_reg[3][0].CLK
clk => ram_in_reg[3][1].CLK
clk => ram_in_reg[3][2].CLK
clk => ram_in_reg[3][3].CLK
clk => ram_in_reg[3][4].CLK
clk => ram_in_reg[3][5].CLK
clk => ram_in_reg[3][6].CLK
clk => ram_in_reg[3][7].CLK
clk => ram_in_reg[3][8].CLK
clk => ram_in_reg[3][9].CLK
clk => ram_in_reg[3][10].CLK
clk => ram_in_reg[3][11].CLK
clk => ram_in_reg[3][12].CLK
clk => ram_in_reg[3][13].CLK
clk => ram_in_reg[3][14].CLK
clk => ram_in_reg[3][15].CLK
clk => ram_in_reg[2][0].CLK
clk => ram_in_reg[2][1].CLK
clk => ram_in_reg[2][2].CLK
clk => ram_in_reg[2][3].CLK
clk => ram_in_reg[2][4].CLK
clk => ram_in_reg[2][5].CLK
clk => ram_in_reg[2][6].CLK
clk => ram_in_reg[2][7].CLK
clk => ram_in_reg[2][8].CLK
clk => ram_in_reg[2][9].CLK
clk => ram_in_reg[2][10].CLK
clk => ram_in_reg[2][11].CLK
clk => ram_in_reg[2][12].CLK
clk => ram_in_reg[2][13].CLK
clk => ram_in_reg[2][14].CLK
clk => ram_in_reg[2][15].CLK
clk => ram_in_reg[1][0].CLK
clk => ram_in_reg[1][1].CLK
clk => ram_in_reg[1][2].CLK
clk => ram_in_reg[1][3].CLK
clk => ram_in_reg[1][4].CLK
clk => ram_in_reg[1][5].CLK
clk => ram_in_reg[1][6].CLK
clk => ram_in_reg[1][7].CLK
clk => ram_in_reg[1][8].CLK
clk => ram_in_reg[1][9].CLK
clk => ram_in_reg[1][10].CLK
clk => ram_in_reg[1][11].CLK
clk => ram_in_reg[1][12].CLK
clk => ram_in_reg[1][13].CLK
clk => ram_in_reg[1][14].CLK
clk => ram_in_reg[1][15].CLK
clk => ram_in_reg[0][0].CLK
clk => ram_in_reg[0][1].CLK
clk => ram_in_reg[0][2].CLK
clk => ram_in_reg[0][3].CLK
clk => ram_in_reg[0][4].CLK
clk => ram_in_reg[0][5].CLK
clk => ram_in_reg[0][6].CLK
clk => ram_in_reg[0][7].CLK
clk => ram_in_reg[0][8].CLK
clk => ram_in_reg[0][9].CLK
clk => ram_in_reg[0][10].CLK
clk => ram_in_reg[0][11].CLK
clk => ram_in_reg[0][12].CLK
clk => ram_in_reg[0][13].CLK
clk => ram_in_reg[0][14].CLK
clk => ram_in_reg[0][15].CLK
global_clock_enable => ram_in_reg[7][0].ENA
global_clock_enable => ram_in_reg[7][1].ENA
global_clock_enable => ram_in_reg[7][2].ENA
global_clock_enable => ram_in_reg[7][3].ENA
global_clock_enable => ram_in_reg[7][4].ENA
global_clock_enable => ram_in_reg[7][5].ENA
global_clock_enable => ram_in_reg[7][6].ENA
global_clock_enable => ram_in_reg[7][7].ENA
global_clock_enable => ram_in_reg[7][8].ENA
global_clock_enable => ram_in_reg[7][9].ENA
global_clock_enable => ram_in_reg[7][10].ENA
global_clock_enable => ram_in_reg[7][11].ENA
global_clock_enable => ram_in_reg[7][12].ENA
global_clock_enable => ram_in_reg[7][13].ENA
global_clock_enable => ram_in_reg[7][14].ENA
global_clock_enable => ram_in_reg[7][15].ENA
global_clock_enable => ram_in_reg[6][0].ENA
global_clock_enable => ram_in_reg[6][1].ENA
global_clock_enable => ram_in_reg[6][2].ENA
global_clock_enable => ram_in_reg[6][3].ENA
global_clock_enable => ram_in_reg[6][4].ENA
global_clock_enable => ram_in_reg[6][5].ENA
global_clock_enable => ram_in_reg[6][6].ENA
global_clock_enable => ram_in_reg[6][7].ENA
global_clock_enable => ram_in_reg[6][8].ENA
global_clock_enable => ram_in_reg[6][9].ENA
global_clock_enable => ram_in_reg[6][10].ENA
global_clock_enable => ram_in_reg[6][11].ENA
global_clock_enable => ram_in_reg[6][12].ENA
global_clock_enable => ram_in_reg[6][13].ENA
global_clock_enable => ram_in_reg[6][14].ENA
global_clock_enable => ram_in_reg[6][15].ENA
global_clock_enable => ram_in_reg[5][0].ENA
global_clock_enable => ram_in_reg[5][1].ENA
global_clock_enable => ram_in_reg[5][2].ENA
global_clock_enable => ram_in_reg[5][3].ENA
global_clock_enable => ram_in_reg[5][4].ENA
global_clock_enable => ram_in_reg[5][5].ENA
global_clock_enable => ram_in_reg[5][6].ENA
global_clock_enable => ram_in_reg[5][7].ENA
global_clock_enable => ram_in_reg[5][8].ENA
global_clock_enable => ram_in_reg[5][9].ENA
global_clock_enable => ram_in_reg[5][10].ENA
global_clock_enable => ram_in_reg[5][11].ENA
global_clock_enable => ram_in_reg[5][12].ENA
global_clock_enable => ram_in_reg[5][13].ENA
global_clock_enable => ram_in_reg[5][14].ENA
global_clock_enable => ram_in_reg[5][15].ENA
global_clock_enable => ram_in_reg[4][0].ENA
global_clock_enable => ram_in_reg[4][1].ENA
global_clock_enable => ram_in_reg[4][2].ENA
global_clock_enable => ram_in_reg[4][3].ENA
global_clock_enable => ram_in_reg[4][4].ENA
global_clock_enable => ram_in_reg[4][5].ENA
global_clock_enable => ram_in_reg[4][6].ENA
global_clock_enable => ram_in_reg[4][7].ENA
global_clock_enable => ram_in_reg[4][8].ENA
global_clock_enable => ram_in_reg[4][9].ENA
global_clock_enable => ram_in_reg[4][10].ENA
global_clock_enable => ram_in_reg[4][11].ENA
global_clock_enable => ram_in_reg[4][12].ENA
global_clock_enable => ram_in_reg[4][13].ENA
global_clock_enable => ram_in_reg[4][14].ENA
global_clock_enable => ram_in_reg[4][15].ENA
global_clock_enable => ram_in_reg[3][0].ENA
global_clock_enable => ram_in_reg[3][1].ENA
global_clock_enable => ram_in_reg[3][2].ENA
global_clock_enable => ram_in_reg[3][3].ENA
global_clock_enable => ram_in_reg[3][4].ENA
global_clock_enable => ram_in_reg[3][5].ENA
global_clock_enable => ram_in_reg[3][6].ENA
global_clock_enable => ram_in_reg[3][7].ENA
global_clock_enable => ram_in_reg[3][8].ENA
global_clock_enable => ram_in_reg[3][9].ENA
global_clock_enable => ram_in_reg[3][10].ENA
global_clock_enable => ram_in_reg[3][11].ENA
global_clock_enable => ram_in_reg[3][12].ENA
global_clock_enable => ram_in_reg[3][13].ENA
global_clock_enable => ram_in_reg[3][14].ENA
global_clock_enable => ram_in_reg[3][15].ENA
global_clock_enable => ram_in_reg[2][0].ENA
global_clock_enable => ram_in_reg[2][1].ENA
global_clock_enable => ram_in_reg[2][2].ENA
global_clock_enable => ram_in_reg[2][3].ENA
global_clock_enable => ram_in_reg[2][4].ENA
global_clock_enable => ram_in_reg[2][5].ENA
global_clock_enable => ram_in_reg[2][6].ENA
global_clock_enable => ram_in_reg[2][7].ENA
global_clock_enable => ram_in_reg[2][8].ENA
global_clock_enable => ram_in_reg[2][9].ENA
global_clock_enable => ram_in_reg[2][10].ENA
global_clock_enable => ram_in_reg[2][11].ENA
global_clock_enable => ram_in_reg[2][12].ENA
global_clock_enable => ram_in_reg[2][13].ENA
global_clock_enable => ram_in_reg[2][14].ENA
global_clock_enable => ram_in_reg[2][15].ENA
global_clock_enable => ram_in_reg[1][0].ENA
global_clock_enable => ram_in_reg[1][1].ENA
global_clock_enable => ram_in_reg[1][2].ENA
global_clock_enable => ram_in_reg[1][3].ENA
global_clock_enable => ram_in_reg[1][4].ENA
global_clock_enable => ram_in_reg[1][5].ENA
global_clock_enable => ram_in_reg[1][6].ENA
global_clock_enable => ram_in_reg[1][7].ENA
global_clock_enable => ram_in_reg[1][8].ENA
global_clock_enable => ram_in_reg[1][9].ENA
global_clock_enable => ram_in_reg[1][10].ENA
global_clock_enable => ram_in_reg[1][11].ENA
global_clock_enable => ram_in_reg[1][12].ENA
global_clock_enable => ram_in_reg[1][13].ENA
global_clock_enable => ram_in_reg[1][14].ENA
global_clock_enable => ram_in_reg[1][15].ENA
global_clock_enable => ram_in_reg[0][0].ENA
global_clock_enable => ram_in_reg[0][1].ENA
global_clock_enable => ram_in_reg[0][2].ENA
global_clock_enable => ram_in_reg[0][3].ENA
global_clock_enable => ram_in_reg[0][4].ENA
global_clock_enable => ram_in_reg[0][5].ENA
global_clock_enable => ram_in_reg[0][6].ENA
global_clock_enable => ram_in_reg[0][7].ENA
global_clock_enable => ram_in_reg[0][8].ENA
global_clock_enable => ram_in_reg[0][9].ENA
global_clock_enable => ram_in_reg[0][10].ENA
global_clock_enable => ram_in_reg[0][11].ENA
global_clock_enable => ram_in_reg[0][12].ENA
global_clock_enable => ram_in_reg[0][13].ENA
global_clock_enable => ram_in_reg[0][14].ENA
global_clock_enable => ram_in_reg[0][15].ENA
sw_0_in[0] => Mux79.IN0
sw_0_in[0] => Mux95.IN0
sw_0_in[0] => Mux111.IN0
sw_0_in[0] => Mux127.IN0
sw_0_in[1] => Mux78.IN0
sw_0_in[1] => Mux94.IN0
sw_0_in[1] => Mux110.IN0
sw_0_in[1] => Mux126.IN0
sw_0_in[2] => Mux77.IN0
sw_0_in[2] => Mux93.IN0
sw_0_in[2] => Mux109.IN0
sw_0_in[2] => Mux125.IN0
sw_0_in[3] => Mux76.IN0
sw_0_in[3] => Mux92.IN0
sw_0_in[3] => Mux108.IN0
sw_0_in[3] => Mux124.IN0
sw_0_in[4] => Mux75.IN0
sw_0_in[4] => Mux91.IN0
sw_0_in[4] => Mux107.IN0
sw_0_in[4] => Mux123.IN0
sw_0_in[5] => Mux74.IN0
sw_0_in[5] => Mux90.IN0
sw_0_in[5] => Mux106.IN0
sw_0_in[5] => Mux122.IN0
sw_0_in[6] => Mux73.IN0
sw_0_in[6] => Mux89.IN0
sw_0_in[6] => Mux105.IN0
sw_0_in[6] => Mux121.IN0
sw_0_in[7] => Mux72.IN0
sw_0_in[7] => Mux88.IN0
sw_0_in[7] => Mux104.IN0
sw_0_in[7] => Mux120.IN0
sw_0_in[8] => Mux71.IN0
sw_0_in[8] => Mux87.IN0
sw_0_in[8] => Mux103.IN0
sw_0_in[8] => Mux119.IN0
sw_0_in[9] => Mux70.IN0
sw_0_in[9] => Mux86.IN0
sw_0_in[9] => Mux102.IN0
sw_0_in[9] => Mux118.IN0
sw_0_in[10] => Mux69.IN0
sw_0_in[10] => Mux85.IN0
sw_0_in[10] => Mux101.IN0
sw_0_in[10] => Mux117.IN0
sw_0_in[11] => Mux68.IN0
sw_0_in[11] => Mux84.IN0
sw_0_in[11] => Mux100.IN0
sw_0_in[11] => Mux116.IN0
sw_0_in[12] => Mux67.IN0
sw_0_in[12] => Mux83.IN0
sw_0_in[12] => Mux99.IN0
sw_0_in[12] => Mux115.IN0
sw_0_in[13] => Mux66.IN0
sw_0_in[13] => Mux82.IN0
sw_0_in[13] => Mux98.IN0
sw_0_in[13] => Mux114.IN0
sw_0_in[14] => Mux65.IN0
sw_0_in[14] => Mux81.IN0
sw_0_in[14] => Mux97.IN0
sw_0_in[14] => Mux113.IN0
sw_0_in[15] => Mux64.IN0
sw_0_in[15] => Mux80.IN0
sw_0_in[15] => Mux96.IN0
sw_0_in[15] => Mux112.IN0
sw_0_in[16] => Mux15.IN0
sw_0_in[16] => Mux31.IN0
sw_0_in[16] => Mux47.IN0
sw_0_in[16] => Mux63.IN0
sw_0_in[17] => Mux14.IN0
sw_0_in[17] => Mux30.IN0
sw_0_in[17] => Mux46.IN0
sw_0_in[17] => Mux62.IN0
sw_0_in[18] => Mux13.IN0
sw_0_in[18] => Mux29.IN0
sw_0_in[18] => Mux45.IN0
sw_0_in[18] => Mux61.IN0
sw_0_in[19] => Mux12.IN0
sw_0_in[19] => Mux28.IN0
sw_0_in[19] => Mux44.IN0
sw_0_in[19] => Mux60.IN0
sw_0_in[20] => Mux11.IN0
sw_0_in[20] => Mux27.IN0
sw_0_in[20] => Mux43.IN0
sw_0_in[20] => Mux59.IN0
sw_0_in[21] => Mux10.IN0
sw_0_in[21] => Mux26.IN0
sw_0_in[21] => Mux42.IN0
sw_0_in[21] => Mux58.IN0
sw_0_in[22] => Mux9.IN0
sw_0_in[22] => Mux25.IN0
sw_0_in[22] => Mux41.IN0
sw_0_in[22] => Mux57.IN0
sw_0_in[23] => Mux8.IN0
sw_0_in[23] => Mux24.IN0
sw_0_in[23] => Mux40.IN0
sw_0_in[23] => Mux56.IN0
sw_0_in[24] => Mux7.IN0
sw_0_in[24] => Mux23.IN0
sw_0_in[24] => Mux39.IN0
sw_0_in[24] => Mux55.IN0
sw_0_in[25] => Mux6.IN0
sw_0_in[25] => Mux22.IN0
sw_0_in[25] => Mux38.IN0
sw_0_in[25] => Mux54.IN0
sw_0_in[26] => Mux5.IN0
sw_0_in[26] => Mux21.IN0
sw_0_in[26] => Mux37.IN0
sw_0_in[26] => Mux53.IN0
sw_0_in[27] => Mux4.IN0
sw_0_in[27] => Mux20.IN0
sw_0_in[27] => Mux36.IN0
sw_0_in[27] => Mux52.IN0
sw_0_in[28] => Mux3.IN0
sw_0_in[28] => Mux19.IN0
sw_0_in[28] => Mux35.IN0
sw_0_in[28] => Mux51.IN0
sw_0_in[29] => Mux2.IN0
sw_0_in[29] => Mux18.IN0
sw_0_in[29] => Mux34.IN0
sw_0_in[29] => Mux50.IN0
sw_0_in[30] => Mux1.IN0
sw_0_in[30] => Mux17.IN0
sw_0_in[30] => Mux33.IN0
sw_0_in[30] => Mux49.IN0
sw_0_in[31] => Mux0.IN0
sw_0_in[31] => Mux16.IN0
sw_0_in[31] => Mux32.IN0
sw_0_in[31] => Mux48.IN0
sw_1_in[0] => Mux79.IN1
sw_1_in[0] => Mux95.IN1
sw_1_in[0] => Mux111.IN1
sw_1_in[0] => Mux127.IN1
sw_1_in[1] => Mux78.IN1
sw_1_in[1] => Mux94.IN1
sw_1_in[1] => Mux110.IN1
sw_1_in[1] => Mux126.IN1
sw_1_in[2] => Mux77.IN1
sw_1_in[2] => Mux93.IN1
sw_1_in[2] => Mux109.IN1
sw_1_in[2] => Mux125.IN1
sw_1_in[3] => Mux76.IN1
sw_1_in[3] => Mux92.IN1
sw_1_in[3] => Mux108.IN1
sw_1_in[3] => Mux124.IN1
sw_1_in[4] => Mux75.IN1
sw_1_in[4] => Mux91.IN1
sw_1_in[4] => Mux107.IN1
sw_1_in[4] => Mux123.IN1
sw_1_in[5] => Mux74.IN1
sw_1_in[5] => Mux90.IN1
sw_1_in[5] => Mux106.IN1
sw_1_in[5] => Mux122.IN1
sw_1_in[6] => Mux73.IN1
sw_1_in[6] => Mux89.IN1
sw_1_in[6] => Mux105.IN1
sw_1_in[6] => Mux121.IN1
sw_1_in[7] => Mux72.IN1
sw_1_in[7] => Mux88.IN1
sw_1_in[7] => Mux104.IN1
sw_1_in[7] => Mux120.IN1
sw_1_in[8] => Mux71.IN1
sw_1_in[8] => Mux87.IN1
sw_1_in[8] => Mux103.IN1
sw_1_in[8] => Mux119.IN1
sw_1_in[9] => Mux70.IN1
sw_1_in[9] => Mux86.IN1
sw_1_in[9] => Mux102.IN1
sw_1_in[9] => Mux118.IN1
sw_1_in[10] => Mux69.IN1
sw_1_in[10] => Mux85.IN1
sw_1_in[10] => Mux101.IN1
sw_1_in[10] => Mux117.IN1
sw_1_in[11] => Mux68.IN1
sw_1_in[11] => Mux84.IN1
sw_1_in[11] => Mux100.IN1
sw_1_in[11] => Mux116.IN1
sw_1_in[12] => Mux67.IN1
sw_1_in[12] => Mux83.IN1
sw_1_in[12] => Mux99.IN1
sw_1_in[12] => Mux115.IN1
sw_1_in[13] => Mux66.IN1
sw_1_in[13] => Mux82.IN1
sw_1_in[13] => Mux98.IN1
sw_1_in[13] => Mux114.IN1
sw_1_in[14] => Mux65.IN1
sw_1_in[14] => Mux81.IN1
sw_1_in[14] => Mux97.IN1
sw_1_in[14] => Mux113.IN1
sw_1_in[15] => Mux64.IN1
sw_1_in[15] => Mux80.IN1
sw_1_in[15] => Mux96.IN1
sw_1_in[15] => Mux112.IN1
sw_1_in[16] => Mux15.IN1
sw_1_in[16] => Mux31.IN1
sw_1_in[16] => Mux47.IN1
sw_1_in[16] => Mux63.IN1
sw_1_in[17] => Mux14.IN1
sw_1_in[17] => Mux30.IN1
sw_1_in[17] => Mux46.IN1
sw_1_in[17] => Mux62.IN1
sw_1_in[18] => Mux13.IN1
sw_1_in[18] => Mux29.IN1
sw_1_in[18] => Mux45.IN1
sw_1_in[18] => Mux61.IN1
sw_1_in[19] => Mux12.IN1
sw_1_in[19] => Mux28.IN1
sw_1_in[19] => Mux44.IN1
sw_1_in[19] => Mux60.IN1
sw_1_in[20] => Mux11.IN1
sw_1_in[20] => Mux27.IN1
sw_1_in[20] => Mux43.IN1
sw_1_in[20] => Mux59.IN1
sw_1_in[21] => Mux10.IN1
sw_1_in[21] => Mux26.IN1
sw_1_in[21] => Mux42.IN1
sw_1_in[21] => Mux58.IN1
sw_1_in[22] => Mux9.IN1
sw_1_in[22] => Mux25.IN1
sw_1_in[22] => Mux41.IN1
sw_1_in[22] => Mux57.IN1
sw_1_in[23] => Mux8.IN1
sw_1_in[23] => Mux24.IN1
sw_1_in[23] => Mux40.IN1
sw_1_in[23] => Mux56.IN1
sw_1_in[24] => Mux7.IN1
sw_1_in[24] => Mux23.IN1
sw_1_in[24] => Mux39.IN1
sw_1_in[24] => Mux55.IN1
sw_1_in[25] => Mux6.IN1
sw_1_in[25] => Mux22.IN1
sw_1_in[25] => Mux38.IN1
sw_1_in[25] => Mux54.IN1
sw_1_in[26] => Mux5.IN1
sw_1_in[26] => Mux21.IN1
sw_1_in[26] => Mux37.IN1
sw_1_in[26] => Mux53.IN1
sw_1_in[27] => Mux4.IN1
sw_1_in[27] => Mux20.IN1
sw_1_in[27] => Mux36.IN1
sw_1_in[27] => Mux52.IN1
sw_1_in[28] => Mux3.IN1
sw_1_in[28] => Mux19.IN1
sw_1_in[28] => Mux35.IN1
sw_1_in[28] => Mux51.IN1
sw_1_in[29] => Mux2.IN1
sw_1_in[29] => Mux18.IN1
sw_1_in[29] => Mux34.IN1
sw_1_in[29] => Mux50.IN1
sw_1_in[30] => Mux1.IN1
sw_1_in[30] => Mux17.IN1
sw_1_in[30] => Mux33.IN1
sw_1_in[30] => Mux49.IN1
sw_1_in[31] => Mux0.IN1
sw_1_in[31] => Mux16.IN1
sw_1_in[31] => Mux32.IN1
sw_1_in[31] => Mux48.IN1
sw_2_in[0] => Mux79.IN2
sw_2_in[0] => Mux95.IN2
sw_2_in[0] => Mux111.IN2
sw_2_in[0] => Mux127.IN2
sw_2_in[1] => Mux78.IN2
sw_2_in[1] => Mux94.IN2
sw_2_in[1] => Mux110.IN2
sw_2_in[1] => Mux126.IN2
sw_2_in[2] => Mux77.IN2
sw_2_in[2] => Mux93.IN2
sw_2_in[2] => Mux109.IN2
sw_2_in[2] => Mux125.IN2
sw_2_in[3] => Mux76.IN2
sw_2_in[3] => Mux92.IN2
sw_2_in[3] => Mux108.IN2
sw_2_in[3] => Mux124.IN2
sw_2_in[4] => Mux75.IN2
sw_2_in[4] => Mux91.IN2
sw_2_in[4] => Mux107.IN2
sw_2_in[4] => Mux123.IN2
sw_2_in[5] => Mux74.IN2
sw_2_in[5] => Mux90.IN2
sw_2_in[5] => Mux106.IN2
sw_2_in[5] => Mux122.IN2
sw_2_in[6] => Mux73.IN2
sw_2_in[6] => Mux89.IN2
sw_2_in[6] => Mux105.IN2
sw_2_in[6] => Mux121.IN2
sw_2_in[7] => Mux72.IN2
sw_2_in[7] => Mux88.IN2
sw_2_in[7] => Mux104.IN2
sw_2_in[7] => Mux120.IN2
sw_2_in[8] => Mux71.IN2
sw_2_in[8] => Mux87.IN2
sw_2_in[8] => Mux103.IN2
sw_2_in[8] => Mux119.IN2
sw_2_in[9] => Mux70.IN2
sw_2_in[9] => Mux86.IN2
sw_2_in[9] => Mux102.IN2
sw_2_in[9] => Mux118.IN2
sw_2_in[10] => Mux69.IN2
sw_2_in[10] => Mux85.IN2
sw_2_in[10] => Mux101.IN2
sw_2_in[10] => Mux117.IN2
sw_2_in[11] => Mux68.IN2
sw_2_in[11] => Mux84.IN2
sw_2_in[11] => Mux100.IN2
sw_2_in[11] => Mux116.IN2
sw_2_in[12] => Mux67.IN2
sw_2_in[12] => Mux83.IN2
sw_2_in[12] => Mux99.IN2
sw_2_in[12] => Mux115.IN2
sw_2_in[13] => Mux66.IN2
sw_2_in[13] => Mux82.IN2
sw_2_in[13] => Mux98.IN2
sw_2_in[13] => Mux114.IN2
sw_2_in[14] => Mux65.IN2
sw_2_in[14] => Mux81.IN2
sw_2_in[14] => Mux97.IN2
sw_2_in[14] => Mux113.IN2
sw_2_in[15] => Mux64.IN2
sw_2_in[15] => Mux80.IN2
sw_2_in[15] => Mux96.IN2
sw_2_in[15] => Mux112.IN2
sw_2_in[16] => Mux15.IN2
sw_2_in[16] => Mux31.IN2
sw_2_in[16] => Mux47.IN2
sw_2_in[16] => Mux63.IN2
sw_2_in[17] => Mux14.IN2
sw_2_in[17] => Mux30.IN2
sw_2_in[17] => Mux46.IN2
sw_2_in[17] => Mux62.IN2
sw_2_in[18] => Mux13.IN2
sw_2_in[18] => Mux29.IN2
sw_2_in[18] => Mux45.IN2
sw_2_in[18] => Mux61.IN2
sw_2_in[19] => Mux12.IN2
sw_2_in[19] => Mux28.IN2
sw_2_in[19] => Mux44.IN2
sw_2_in[19] => Mux60.IN2
sw_2_in[20] => Mux11.IN2
sw_2_in[20] => Mux27.IN2
sw_2_in[20] => Mux43.IN2
sw_2_in[20] => Mux59.IN2
sw_2_in[21] => Mux10.IN2
sw_2_in[21] => Mux26.IN2
sw_2_in[21] => Mux42.IN2
sw_2_in[21] => Mux58.IN2
sw_2_in[22] => Mux9.IN2
sw_2_in[22] => Mux25.IN2
sw_2_in[22] => Mux41.IN2
sw_2_in[22] => Mux57.IN2
sw_2_in[23] => Mux8.IN2
sw_2_in[23] => Mux24.IN2
sw_2_in[23] => Mux40.IN2
sw_2_in[23] => Mux56.IN2
sw_2_in[24] => Mux7.IN2
sw_2_in[24] => Mux23.IN2
sw_2_in[24] => Mux39.IN2
sw_2_in[24] => Mux55.IN2
sw_2_in[25] => Mux6.IN2
sw_2_in[25] => Mux22.IN2
sw_2_in[25] => Mux38.IN2
sw_2_in[25] => Mux54.IN2
sw_2_in[26] => Mux5.IN2
sw_2_in[26] => Mux21.IN2
sw_2_in[26] => Mux37.IN2
sw_2_in[26] => Mux53.IN2
sw_2_in[27] => Mux4.IN2
sw_2_in[27] => Mux20.IN2
sw_2_in[27] => Mux36.IN2
sw_2_in[27] => Mux52.IN2
sw_2_in[28] => Mux3.IN2
sw_2_in[28] => Mux19.IN2
sw_2_in[28] => Mux35.IN2
sw_2_in[28] => Mux51.IN2
sw_2_in[29] => Mux2.IN2
sw_2_in[29] => Mux18.IN2
sw_2_in[29] => Mux34.IN2
sw_2_in[29] => Mux50.IN2
sw_2_in[30] => Mux1.IN2
sw_2_in[30] => Mux17.IN2
sw_2_in[30] => Mux33.IN2
sw_2_in[30] => Mux49.IN2
sw_2_in[31] => Mux0.IN2
sw_2_in[31] => Mux16.IN2
sw_2_in[31] => Mux32.IN2
sw_2_in[31] => Mux48.IN2
sw_3_in[0] => Mux79.IN3
sw_3_in[0] => Mux95.IN3
sw_3_in[0] => Mux111.IN3
sw_3_in[0] => Mux127.IN3
sw_3_in[1] => Mux78.IN3
sw_3_in[1] => Mux94.IN3
sw_3_in[1] => Mux110.IN3
sw_3_in[1] => Mux126.IN3
sw_3_in[2] => Mux77.IN3
sw_3_in[2] => Mux93.IN3
sw_3_in[2] => Mux109.IN3
sw_3_in[2] => Mux125.IN3
sw_3_in[3] => Mux76.IN3
sw_3_in[3] => Mux92.IN3
sw_3_in[3] => Mux108.IN3
sw_3_in[3] => Mux124.IN3
sw_3_in[4] => Mux75.IN3
sw_3_in[4] => Mux91.IN3
sw_3_in[4] => Mux107.IN3
sw_3_in[4] => Mux123.IN3
sw_3_in[5] => Mux74.IN3
sw_3_in[5] => Mux90.IN3
sw_3_in[5] => Mux106.IN3
sw_3_in[5] => Mux122.IN3
sw_3_in[6] => Mux73.IN3
sw_3_in[6] => Mux89.IN3
sw_3_in[6] => Mux105.IN3
sw_3_in[6] => Mux121.IN3
sw_3_in[7] => Mux72.IN3
sw_3_in[7] => Mux88.IN3
sw_3_in[7] => Mux104.IN3
sw_3_in[7] => Mux120.IN3
sw_3_in[8] => Mux71.IN3
sw_3_in[8] => Mux87.IN3
sw_3_in[8] => Mux103.IN3
sw_3_in[8] => Mux119.IN3
sw_3_in[9] => Mux70.IN3
sw_3_in[9] => Mux86.IN3
sw_3_in[9] => Mux102.IN3
sw_3_in[9] => Mux118.IN3
sw_3_in[10] => Mux69.IN3
sw_3_in[10] => Mux85.IN3
sw_3_in[10] => Mux101.IN3
sw_3_in[10] => Mux117.IN3
sw_3_in[11] => Mux68.IN3
sw_3_in[11] => Mux84.IN3
sw_3_in[11] => Mux100.IN3
sw_3_in[11] => Mux116.IN3
sw_3_in[12] => Mux67.IN3
sw_3_in[12] => Mux83.IN3
sw_3_in[12] => Mux99.IN3
sw_3_in[12] => Mux115.IN3
sw_3_in[13] => Mux66.IN3
sw_3_in[13] => Mux82.IN3
sw_3_in[13] => Mux98.IN3
sw_3_in[13] => Mux114.IN3
sw_3_in[14] => Mux65.IN3
sw_3_in[14] => Mux81.IN3
sw_3_in[14] => Mux97.IN3
sw_3_in[14] => Mux113.IN3
sw_3_in[15] => Mux64.IN3
sw_3_in[15] => Mux80.IN3
sw_3_in[15] => Mux96.IN3
sw_3_in[15] => Mux112.IN3
sw_3_in[16] => Mux15.IN3
sw_3_in[16] => Mux31.IN3
sw_3_in[16] => Mux47.IN3
sw_3_in[16] => Mux63.IN3
sw_3_in[17] => Mux14.IN3
sw_3_in[17] => Mux30.IN3
sw_3_in[17] => Mux46.IN3
sw_3_in[17] => Mux62.IN3
sw_3_in[18] => Mux13.IN3
sw_3_in[18] => Mux29.IN3
sw_3_in[18] => Mux45.IN3
sw_3_in[18] => Mux61.IN3
sw_3_in[19] => Mux12.IN3
sw_3_in[19] => Mux28.IN3
sw_3_in[19] => Mux44.IN3
sw_3_in[19] => Mux60.IN3
sw_3_in[20] => Mux11.IN3
sw_3_in[20] => Mux27.IN3
sw_3_in[20] => Mux43.IN3
sw_3_in[20] => Mux59.IN3
sw_3_in[21] => Mux10.IN3
sw_3_in[21] => Mux26.IN3
sw_3_in[21] => Mux42.IN3
sw_3_in[21] => Mux58.IN3
sw_3_in[22] => Mux9.IN3
sw_3_in[22] => Mux25.IN3
sw_3_in[22] => Mux41.IN3
sw_3_in[22] => Mux57.IN3
sw_3_in[23] => Mux8.IN3
sw_3_in[23] => Mux24.IN3
sw_3_in[23] => Mux40.IN3
sw_3_in[23] => Mux56.IN3
sw_3_in[24] => Mux7.IN3
sw_3_in[24] => Mux23.IN3
sw_3_in[24] => Mux39.IN3
sw_3_in[24] => Mux55.IN3
sw_3_in[25] => Mux6.IN3
sw_3_in[25] => Mux22.IN3
sw_3_in[25] => Mux38.IN3
sw_3_in[25] => Mux54.IN3
sw_3_in[26] => Mux5.IN3
sw_3_in[26] => Mux21.IN3
sw_3_in[26] => Mux37.IN3
sw_3_in[26] => Mux53.IN3
sw_3_in[27] => Mux4.IN3
sw_3_in[27] => Mux20.IN3
sw_3_in[27] => Mux36.IN3
sw_3_in[27] => Mux52.IN3
sw_3_in[28] => Mux3.IN3
sw_3_in[28] => Mux19.IN3
sw_3_in[28] => Mux35.IN3
sw_3_in[28] => Mux51.IN3
sw_3_in[29] => Mux2.IN3
sw_3_in[29] => Mux18.IN3
sw_3_in[29] => Mux34.IN3
sw_3_in[29] => Mux50.IN3
sw_3_in[30] => Mux1.IN3
sw_3_in[30] => Mux17.IN3
sw_3_in[30] => Mux33.IN3
sw_3_in[30] => Mux49.IN3
sw_3_in[31] => Mux0.IN3
sw_3_in[31] => Mux16.IN3
sw_3_in[31] => Mux32.IN3
sw_3_in[31] => Mux48.IN3
ram_sel[0] => Mux0.IN5
ram_sel[0] => Mux1.IN5
ram_sel[0] => Mux2.IN5
ram_sel[0] => Mux3.IN5
ram_sel[0] => Mux4.IN5
ram_sel[0] => Mux5.IN5
ram_sel[0] => Mux6.IN5
ram_sel[0] => Mux7.IN5
ram_sel[0] => Mux8.IN5
ram_sel[0] => Mux9.IN5
ram_sel[0] => Mux10.IN5
ram_sel[0] => Mux11.IN5
ram_sel[0] => Mux12.IN5
ram_sel[0] => Mux13.IN5
ram_sel[0] => Mux14.IN5
ram_sel[0] => Mux15.IN5
ram_sel[0] => Mux16.IN5
ram_sel[0] => Mux17.IN5
ram_sel[0] => Mux18.IN5
ram_sel[0] => Mux19.IN5
ram_sel[0] => Mux20.IN5
ram_sel[0] => Mux21.IN5
ram_sel[0] => Mux22.IN5
ram_sel[0] => Mux23.IN5
ram_sel[0] => Mux24.IN5
ram_sel[0] => Mux25.IN5
ram_sel[0] => Mux26.IN5
ram_sel[0] => Mux27.IN5
ram_sel[0] => Mux28.IN5
ram_sel[0] => Mux29.IN5
ram_sel[0] => Mux30.IN5
ram_sel[0] => Mux31.IN5
ram_sel[0] => Mux32.IN5
ram_sel[0] => Mux33.IN5
ram_sel[0] => Mux34.IN5
ram_sel[0] => Mux35.IN5
ram_sel[0] => Mux36.IN5
ram_sel[0] => Mux37.IN5
ram_sel[0] => Mux38.IN5
ram_sel[0] => Mux39.IN5
ram_sel[0] => Mux40.IN5
ram_sel[0] => Mux41.IN5
ram_sel[0] => Mux42.IN5
ram_sel[0] => Mux43.IN5
ram_sel[0] => Mux44.IN5
ram_sel[0] => Mux45.IN5
ram_sel[0] => Mux46.IN5
ram_sel[0] => Mux47.IN5
ram_sel[0] => Mux48.IN5
ram_sel[0] => Mux49.IN5
ram_sel[0] => Mux50.IN5
ram_sel[0] => Mux51.IN5
ram_sel[0] => Mux52.IN5
ram_sel[0] => Mux53.IN5
ram_sel[0] => Mux54.IN5
ram_sel[0] => Mux55.IN5
ram_sel[0] => Mux56.IN5
ram_sel[0] => Mux57.IN5
ram_sel[0] => Mux58.IN5
ram_sel[0] => Mux59.IN5
ram_sel[0] => Mux60.IN5
ram_sel[0] => Mux61.IN5
ram_sel[0] => Mux62.IN5
ram_sel[0] => Mux63.IN5
ram_sel[0] => Mux64.IN5
ram_sel[0] => Mux65.IN5
ram_sel[0] => Mux66.IN5
ram_sel[0] => Mux67.IN5
ram_sel[0] => Mux68.IN5
ram_sel[0] => Mux69.IN5
ram_sel[0] => Mux70.IN5
ram_sel[0] => Mux71.IN5
ram_sel[0] => Mux72.IN5
ram_sel[0] => Mux73.IN5
ram_sel[0] => Mux74.IN5
ram_sel[0] => Mux75.IN5
ram_sel[0] => Mux76.IN5
ram_sel[0] => Mux77.IN5
ram_sel[0] => Mux78.IN5
ram_sel[0] => Mux79.IN5
ram_sel[0] => Mux80.IN5
ram_sel[0] => Mux81.IN5
ram_sel[0] => Mux82.IN5
ram_sel[0] => Mux83.IN5
ram_sel[0] => Mux84.IN5
ram_sel[0] => Mux85.IN5
ram_sel[0] => Mux86.IN5
ram_sel[0] => Mux87.IN5
ram_sel[0] => Mux88.IN5
ram_sel[0] => Mux89.IN5
ram_sel[0] => Mux90.IN5
ram_sel[0] => Mux91.IN5
ram_sel[0] => Mux92.IN5
ram_sel[0] => Mux93.IN5
ram_sel[0] => Mux94.IN5
ram_sel[0] => Mux95.IN5
ram_sel[0] => Mux96.IN5
ram_sel[0] => Mux97.IN5
ram_sel[0] => Mux98.IN5
ram_sel[0] => Mux99.IN5
ram_sel[0] => Mux100.IN5
ram_sel[0] => Mux101.IN5
ram_sel[0] => Mux102.IN5
ram_sel[0] => Mux103.IN5
ram_sel[0] => Mux104.IN5
ram_sel[0] => Mux105.IN5
ram_sel[0] => Mux106.IN5
ram_sel[0] => Mux107.IN5
ram_sel[0] => Mux108.IN5
ram_sel[0] => Mux109.IN5
ram_sel[0] => Mux110.IN5
ram_sel[0] => Mux111.IN5
ram_sel[0] => Mux112.IN5
ram_sel[0] => Mux113.IN5
ram_sel[0] => Mux114.IN5
ram_sel[0] => Mux115.IN5
ram_sel[0] => Mux116.IN5
ram_sel[0] => Mux117.IN5
ram_sel[0] => Mux118.IN5
ram_sel[0] => Mux119.IN5
ram_sel[0] => Mux120.IN5
ram_sel[0] => Mux121.IN5
ram_sel[0] => Mux122.IN5
ram_sel[0] => Mux123.IN5
ram_sel[0] => Mux124.IN5
ram_sel[0] => Mux125.IN5
ram_sel[0] => Mux126.IN5
ram_sel[0] => Mux127.IN5
ram_sel[1] => Mux0.IN4
ram_sel[1] => Mux1.IN4
ram_sel[1] => Mux2.IN4
ram_sel[1] => Mux3.IN4
ram_sel[1] => Mux4.IN4
ram_sel[1] => Mux5.IN4
ram_sel[1] => Mux6.IN4
ram_sel[1] => Mux7.IN4
ram_sel[1] => Mux8.IN4
ram_sel[1] => Mux9.IN4
ram_sel[1] => Mux10.IN4
ram_sel[1] => Mux11.IN4
ram_sel[1] => Mux12.IN4
ram_sel[1] => Mux13.IN4
ram_sel[1] => Mux14.IN4
ram_sel[1] => Mux15.IN4
ram_sel[1] => Mux16.IN4
ram_sel[1] => Mux17.IN4
ram_sel[1] => Mux18.IN4
ram_sel[1] => Mux19.IN4
ram_sel[1] => Mux20.IN4
ram_sel[1] => Mux21.IN4
ram_sel[1] => Mux22.IN4
ram_sel[1] => Mux23.IN4
ram_sel[1] => Mux24.IN4
ram_sel[1] => Mux25.IN4
ram_sel[1] => Mux26.IN4
ram_sel[1] => Mux27.IN4
ram_sel[1] => Mux28.IN4
ram_sel[1] => Mux29.IN4
ram_sel[1] => Mux30.IN4
ram_sel[1] => Mux31.IN4
ram_sel[1] => Mux32.IN4
ram_sel[1] => Mux33.IN4
ram_sel[1] => Mux34.IN4
ram_sel[1] => Mux35.IN4
ram_sel[1] => Mux36.IN4
ram_sel[1] => Mux37.IN4
ram_sel[1] => Mux38.IN4
ram_sel[1] => Mux39.IN4
ram_sel[1] => Mux40.IN4
ram_sel[1] => Mux41.IN4
ram_sel[1] => Mux42.IN4
ram_sel[1] => Mux43.IN4
ram_sel[1] => Mux44.IN4
ram_sel[1] => Mux45.IN4
ram_sel[1] => Mux46.IN4
ram_sel[1] => Mux47.IN4
ram_sel[1] => Mux48.IN4
ram_sel[1] => Mux49.IN4
ram_sel[1] => Mux50.IN4
ram_sel[1] => Mux51.IN4
ram_sel[1] => Mux52.IN4
ram_sel[1] => Mux53.IN4
ram_sel[1] => Mux54.IN4
ram_sel[1] => Mux55.IN4
ram_sel[1] => Mux56.IN4
ram_sel[1] => Mux57.IN4
ram_sel[1] => Mux58.IN4
ram_sel[1] => Mux59.IN4
ram_sel[1] => Mux60.IN4
ram_sel[1] => Mux61.IN4
ram_sel[1] => Mux62.IN4
ram_sel[1] => Mux63.IN4
ram_sel[1] => Mux64.IN4
ram_sel[1] => Mux65.IN4
ram_sel[1] => Mux66.IN4
ram_sel[1] => Mux67.IN4
ram_sel[1] => Mux68.IN4
ram_sel[1] => Mux69.IN4
ram_sel[1] => Mux70.IN4
ram_sel[1] => Mux71.IN4
ram_sel[1] => Mux72.IN4
ram_sel[1] => Mux73.IN4
ram_sel[1] => Mux74.IN4
ram_sel[1] => Mux75.IN4
ram_sel[1] => Mux76.IN4
ram_sel[1] => Mux77.IN4
ram_sel[1] => Mux78.IN4
ram_sel[1] => Mux79.IN4
ram_sel[1] => Mux80.IN4
ram_sel[1] => Mux81.IN4
ram_sel[1] => Mux82.IN4
ram_sel[1] => Mux83.IN4
ram_sel[1] => Mux84.IN4
ram_sel[1] => Mux85.IN4
ram_sel[1] => Mux86.IN4
ram_sel[1] => Mux87.IN4
ram_sel[1] => Mux88.IN4
ram_sel[1] => Mux89.IN4
ram_sel[1] => Mux90.IN4
ram_sel[1] => Mux91.IN4
ram_sel[1] => Mux92.IN4
ram_sel[1] => Mux93.IN4
ram_sel[1] => Mux94.IN4
ram_sel[1] => Mux95.IN4
ram_sel[1] => Mux96.IN4
ram_sel[1] => Mux97.IN4
ram_sel[1] => Mux98.IN4
ram_sel[1] => Mux99.IN4
ram_sel[1] => Mux100.IN4
ram_sel[1] => Mux101.IN4
ram_sel[1] => Mux102.IN4
ram_sel[1] => Mux103.IN4
ram_sel[1] => Mux104.IN4
ram_sel[1] => Mux105.IN4
ram_sel[1] => Mux106.IN4
ram_sel[1] => Mux107.IN4
ram_sel[1] => Mux108.IN4
ram_sel[1] => Mux109.IN4
ram_sel[1] => Mux110.IN4
ram_sel[1] => Mux111.IN4
ram_sel[1] => Mux112.IN4
ram_sel[1] => Mux113.IN4
ram_sel[1] => Mux114.IN4
ram_sel[1] => Mux115.IN4
ram_sel[1] => Mux116.IN4
ram_sel[1] => Mux117.IN4
ram_sel[1] => Mux118.IN4
ram_sel[1] => Mux119.IN4
ram_sel[1] => Mux120.IN4
ram_sel[1] => Mux121.IN4
ram_sel[1] => Mux122.IN4
ram_sel[1] => Mux123.IN4
ram_sel[1] => Mux124.IN4
ram_sel[1] => Mux125.IN4
ram_sel[1] => Mux126.IN4
ram_sel[1] => Mux127.IN4
sw_0_out[0] <= ram_in_reg[4][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[1] <= ram_in_reg[4][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[2] <= ram_in_reg[4][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[3] <= ram_in_reg[4][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[4] <= ram_in_reg[4][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[5] <= ram_in_reg[4][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[6] <= ram_in_reg[4][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[7] <= ram_in_reg[4][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[8] <= ram_in_reg[4][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[9] <= ram_in_reg[4][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[10] <= ram_in_reg[4][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[11] <= ram_in_reg[4][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[12] <= ram_in_reg[4][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[13] <= ram_in_reg[4][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[14] <= ram_in_reg[4][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[15] <= ram_in_reg[4][15].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[16] <= ram_in_reg[0][0].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[17] <= ram_in_reg[0][1].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[18] <= ram_in_reg[0][2].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[19] <= ram_in_reg[0][3].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[20] <= ram_in_reg[0][4].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[21] <= ram_in_reg[0][5].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[22] <= ram_in_reg[0][6].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[23] <= ram_in_reg[0][7].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[24] <= ram_in_reg[0][8].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[25] <= ram_in_reg[0][9].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[26] <= ram_in_reg[0][10].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[27] <= ram_in_reg[0][11].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[28] <= ram_in_reg[0][12].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[29] <= ram_in_reg[0][13].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[30] <= ram_in_reg[0][14].DB_MAX_OUTPUT_PORT_TYPE
sw_0_out[31] <= ram_in_reg[0][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[0] <= ram_in_reg[5][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[1] <= ram_in_reg[5][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[2] <= ram_in_reg[5][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[3] <= ram_in_reg[5][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[4] <= ram_in_reg[5][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[5] <= ram_in_reg[5][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[6] <= ram_in_reg[5][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[7] <= ram_in_reg[5][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[8] <= ram_in_reg[5][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[9] <= ram_in_reg[5][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[10] <= ram_in_reg[5][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[11] <= ram_in_reg[5][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[12] <= ram_in_reg[5][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[13] <= ram_in_reg[5][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[14] <= ram_in_reg[5][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[15] <= ram_in_reg[5][15].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[16] <= ram_in_reg[1][0].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[17] <= ram_in_reg[1][1].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[18] <= ram_in_reg[1][2].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[19] <= ram_in_reg[1][3].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[20] <= ram_in_reg[1][4].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[21] <= ram_in_reg[1][5].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[22] <= ram_in_reg[1][6].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[23] <= ram_in_reg[1][7].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[24] <= ram_in_reg[1][8].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[25] <= ram_in_reg[1][9].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[26] <= ram_in_reg[1][10].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[27] <= ram_in_reg[1][11].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[28] <= ram_in_reg[1][12].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[29] <= ram_in_reg[1][13].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[30] <= ram_in_reg[1][14].DB_MAX_OUTPUT_PORT_TYPE
sw_1_out[31] <= ram_in_reg[1][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[0] <= ram_in_reg[6][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[1] <= ram_in_reg[6][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[2] <= ram_in_reg[6][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[3] <= ram_in_reg[6][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[4] <= ram_in_reg[6][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[5] <= ram_in_reg[6][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[6] <= ram_in_reg[6][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[7] <= ram_in_reg[6][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[8] <= ram_in_reg[6][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[9] <= ram_in_reg[6][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[10] <= ram_in_reg[6][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[11] <= ram_in_reg[6][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[12] <= ram_in_reg[6][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[13] <= ram_in_reg[6][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[14] <= ram_in_reg[6][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[15] <= ram_in_reg[6][15].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[16] <= ram_in_reg[2][0].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[17] <= ram_in_reg[2][1].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[18] <= ram_in_reg[2][2].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[19] <= ram_in_reg[2][3].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[20] <= ram_in_reg[2][4].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[21] <= ram_in_reg[2][5].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[22] <= ram_in_reg[2][6].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[23] <= ram_in_reg[2][7].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[24] <= ram_in_reg[2][8].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[25] <= ram_in_reg[2][9].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[26] <= ram_in_reg[2][10].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[27] <= ram_in_reg[2][11].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[28] <= ram_in_reg[2][12].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[29] <= ram_in_reg[2][13].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[30] <= ram_in_reg[2][14].DB_MAX_OUTPUT_PORT_TYPE
sw_2_out[31] <= ram_in_reg[2][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[0] <= ram_in_reg[7][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[1] <= ram_in_reg[7][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[2] <= ram_in_reg[7][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[3] <= ram_in_reg[7][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[4] <= ram_in_reg[7][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[5] <= ram_in_reg[7][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[6] <= ram_in_reg[7][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[7] <= ram_in_reg[7][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[8] <= ram_in_reg[7][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[9] <= ram_in_reg[7][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[10] <= ram_in_reg[7][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[11] <= ram_in_reg[7][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[12] <= ram_in_reg[7][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[13] <= ram_in_reg[7][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[14] <= ram_in_reg[7][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[15] <= ram_in_reg[7][15].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[16] <= ram_in_reg[3][0].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[17] <= ram_in_reg[3][1].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[18] <= ram_in_reg[3][2].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[19] <= ram_in_reg[3][3].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[20] <= ram_in_reg[3][4].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[21] <= ram_in_reg[3][5].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[22] <= ram_in_reg[3][6].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[23] <= ram_in_reg[3][7].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[24] <= ram_in_reg[3][8].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[25] <= ram_in_reg[3][9].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[26] <= ram_in_reg[3][10].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[27] <= ram_in_reg[3][11].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[28] <= ram_in_reg[3][12].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[29] <= ram_in_reg[3][13].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[30] <= ram_in_reg[3][14].DB_MAX_OUTPUT_PORT_TYPE
sw_3_out[31] <= ram_in_reg[3][15].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp
global_clock_enable => asj_fft_tdl_bit:gen_burst_val:delay_val.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:u0.global_clock_enable
global_clock_enable => asj_fft_pround:gen_full_rnd:u1.global_clock_enable
global_clock_enable => data_imag_o[4]~reg0.ENA
global_clock_enable => data_imag_o[3]~reg0.ENA
global_clock_enable => data_imag_o[2]~reg0.ENA
global_clock_enable => data_imag_o[1]~reg0.ENA
global_clock_enable => data_imag_o[0]~reg0.ENA
global_clock_enable => data_imag_o[5]~reg0.ENA
global_clock_enable => data_imag_o[6]~reg0.ENA
global_clock_enable => data_imag_o[7]~reg0.ENA
global_clock_enable => data_imag_o[8]~reg0.ENA
global_clock_enable => data_imag_o[9]~reg0.ENA
global_clock_enable => data_imag_o[10]~reg0.ENA
global_clock_enable => data_imag_o[11]~reg0.ENA
global_clock_enable => data_imag_o[12]~reg0.ENA
global_clock_enable => data_imag_o[13]~reg0.ENA
global_clock_enable => data_imag_o[14]~reg0.ENA
global_clock_enable => data_imag_o[15]~reg0.ENA
global_clock_enable => data_real_o[0]~reg0.ENA
global_clock_enable => data_real_o[1]~reg0.ENA
global_clock_enable => data_real_o[2]~reg0.ENA
global_clock_enable => data_real_o[3]~reg0.ENA
global_clock_enable => data_real_o[4]~reg0.ENA
global_clock_enable => data_real_o[5]~reg0.ENA
global_clock_enable => data_real_o[6]~reg0.ENA
global_clock_enable => data_real_o[7]~reg0.ENA
global_clock_enable => data_real_o[8]~reg0.ENA
global_clock_enable => data_real_o[9]~reg0.ENA
global_clock_enable => data_real_o[10]~reg0.ENA
global_clock_enable => data_real_o[11]~reg0.ENA
global_clock_enable => data_real_o[12]~reg0.ENA
global_clock_enable => data_real_o[13]~reg0.ENA
global_clock_enable => data_real_o[14]~reg0.ENA
global_clock_enable => data_real_o[15]~reg0.ENA
global_clock_enable => output_i[0].ENA
global_clock_enable => output_i[1].ENA
global_clock_enable => output_i[2].ENA
global_clock_enable => output_i[3].ENA
global_clock_enable => output_i[4].ENA
global_clock_enable => output_i[5].ENA
global_clock_enable => output_i[6].ENA
global_clock_enable => output_i[7].ENA
global_clock_enable => output_i[8].ENA
global_clock_enable => output_i[9].ENA
global_clock_enable => output_i[10].ENA
global_clock_enable => output_i[11].ENA
global_clock_enable => output_i[12].ENA
global_clock_enable => output_i[13].ENA
global_clock_enable => output_i[14].ENA
global_clock_enable => output_i[15].ENA
global_clock_enable => output_i[16].ENA
global_clock_enable => output_i[17].ENA
global_clock_enable => output_r[0].ENA
global_clock_enable => output_r[1].ENA
global_clock_enable => output_r[2].ENA
global_clock_enable => output_r[3].ENA
global_clock_enable => output_r[4].ENA
global_clock_enable => output_r[5].ENA
global_clock_enable => output_r[6].ENA
global_clock_enable => output_r[7].ENA
global_clock_enable => output_r[8].ENA
global_clock_enable => output_r[9].ENA
global_clock_enable => output_r[10].ENA
global_clock_enable => output_r[11].ENA
global_clock_enable => output_r[12].ENA
global_clock_enable => output_r[13].ENA
global_clock_enable => output_r[14].ENA
global_clock_enable => output_r[15].ENA
global_clock_enable => output_r[16].ENA
global_clock_enable => output_r[17].ENA
global_clock_enable => result_ib[0].ENA
global_clock_enable => result_ib[1].ENA
global_clock_enable => result_ib[2].ENA
global_clock_enable => result_ib[3].ENA
global_clock_enable => result_ib[4].ENA
global_clock_enable => result_ib[5].ENA
global_clock_enable => result_ib[6].ENA
global_clock_enable => result_ib[7].ENA
global_clock_enable => result_ib[8].ENA
global_clock_enable => result_ib[9].ENA
global_clock_enable => result_ib[10].ENA
global_clock_enable => result_ib[11].ENA
global_clock_enable => result_ib[12].ENA
global_clock_enable => result_ib[13].ENA
global_clock_enable => result_ib[14].ENA
global_clock_enable => result_ib[15].ENA
global_clock_enable => result_ib[16].ENA
global_clock_enable => result_rb[0].ENA
global_clock_enable => result_rb[1].ENA
global_clock_enable => result_rb[2].ENA
global_clock_enable => result_rb[3].ENA
global_clock_enable => result_rb[4].ENA
global_clock_enable => result_rb[5].ENA
global_clock_enable => result_rb[6].ENA
global_clock_enable => result_rb[7].ENA
global_clock_enable => result_rb[8].ENA
global_clock_enable => result_rb[9].ENA
global_clock_enable => result_rb[10].ENA
global_clock_enable => result_rb[11].ENA
global_clock_enable => result_rb[12].ENA
global_clock_enable => result_rb[13].ENA
global_clock_enable => result_rb[14].ENA
global_clock_enable => result_rb[15].ENA
global_clock_enable => result_rb[16].ENA
global_clock_enable => result_ia[0].ENA
global_clock_enable => result_ia[1].ENA
global_clock_enable => result_ia[2].ENA
global_clock_enable => result_ia[3].ENA
global_clock_enable => result_ia[4].ENA
global_clock_enable => result_ia[5].ENA
global_clock_enable => result_ia[6].ENA
global_clock_enable => result_ia[7].ENA
global_clock_enable => result_ia[8].ENA
global_clock_enable => result_ia[9].ENA
global_clock_enable => result_ia[10].ENA
global_clock_enable => result_ia[11].ENA
global_clock_enable => result_ia[12].ENA
global_clock_enable => result_ia[13].ENA
global_clock_enable => result_ia[14].ENA
global_clock_enable => result_ia[15].ENA
global_clock_enable => result_ia[16].ENA
global_clock_enable => result_ra[0].ENA
global_clock_enable => result_ra[1].ENA
global_clock_enable => result_ra[2].ENA
global_clock_enable => result_ra[3].ENA
global_clock_enable => result_ra[4].ENA
global_clock_enable => result_ra[5].ENA
global_clock_enable => result_ra[6].ENA
global_clock_enable => result_ra[7].ENA
global_clock_enable => result_ra[8].ENA
global_clock_enable => result_ra[9].ENA
global_clock_enable => result_ra[10].ENA
global_clock_enable => result_ra[11].ENA
global_clock_enable => result_ra[12].ENA
global_clock_enable => result_ra[13].ENA
global_clock_enable => result_ra[14].ENA
global_clock_enable => result_ra[15].ENA
global_clock_enable => result_ra[16].ENA
global_clock_enable => add_in_i_b[0].ENA
global_clock_enable => add_in_i_b[1].ENA
global_clock_enable => add_in_i_b[2].ENA
global_clock_enable => add_in_i_b[3].ENA
global_clock_enable => add_in_i_b[4].ENA
global_clock_enable => add_in_i_b[5].ENA
global_clock_enable => add_in_i_b[6].ENA
global_clock_enable => add_in_i_b[7].ENA
global_clock_enable => add_in_i_b[8].ENA
global_clock_enable => add_in_i_b[9].ENA
global_clock_enable => add_in_i_b[10].ENA
global_clock_enable => add_in_i_b[11].ENA
global_clock_enable => add_in_i_b[12].ENA
global_clock_enable => add_in_i_b[13].ENA
global_clock_enable => add_in_i_b[14].ENA
global_clock_enable => add_in_i_b[15].ENA
global_clock_enable => add_in_i_b[16].ENA
global_clock_enable => add_in_i_a[0].ENA
global_clock_enable => add_in_i_a[1].ENA
global_clock_enable => add_in_i_a[2].ENA
global_clock_enable => add_in_i_a[3].ENA
global_clock_enable => add_in_i_a[4].ENA
global_clock_enable => add_in_i_a[5].ENA
global_clock_enable => add_in_i_a[6].ENA
global_clock_enable => add_in_i_a[7].ENA
global_clock_enable => add_in_i_a[8].ENA
global_clock_enable => add_in_i_a[9].ENA
global_clock_enable => add_in_i_a[10].ENA
global_clock_enable => add_in_i_a[11].ENA
global_clock_enable => add_in_i_a[12].ENA
global_clock_enable => add_in_i_a[13].ENA
global_clock_enable => add_in_i_a[14].ENA
global_clock_enable => add_in_i_a[15].ENA
global_clock_enable => add_in_i_a[16].ENA
global_clock_enable => add_in_r_b[0].ENA
global_clock_enable => add_in_r_b[1].ENA
global_clock_enable => add_in_r_b[2].ENA
global_clock_enable => add_in_r_b[3].ENA
global_clock_enable => add_in_r_b[4].ENA
global_clock_enable => add_in_r_b[5].ENA
global_clock_enable => add_in_r_b[6].ENA
global_clock_enable => add_in_r_b[7].ENA
global_clock_enable => add_in_r_b[8].ENA
global_clock_enable => add_in_r_b[9].ENA
global_clock_enable => add_in_r_b[10].ENA
global_clock_enable => add_in_r_b[11].ENA
global_clock_enable => add_in_r_b[12].ENA
global_clock_enable => add_in_r_b[13].ENA
global_clock_enable => add_in_r_b[14].ENA
global_clock_enable => add_in_r_b[15].ENA
global_clock_enable => add_in_r_b[16].ENA
global_clock_enable => add_in_r_a[0].ENA
global_clock_enable => add_in_r_a[1].ENA
global_clock_enable => add_in_r_a[2].ENA
global_clock_enable => add_in_r_a[3].ENA
global_clock_enable => add_in_r_a[4].ENA
global_clock_enable => add_in_r_a[5].ENA
global_clock_enable => add_in_r_a[6].ENA
global_clock_enable => add_in_r_a[7].ENA
global_clock_enable => add_in_r_a[8].ENA
global_clock_enable => add_in_r_a[9].ENA
global_clock_enable => add_in_r_a[10].ENA
global_clock_enable => add_in_r_a[11].ENA
global_clock_enable => add_in_r_a[12].ENA
global_clock_enable => add_in_r_a[13].ENA
global_clock_enable => add_in_r_a[14].ENA
global_clock_enable => add_in_r_a[15].ENA
global_clock_enable => add_in_r_a[16].ENA
global_clock_enable => add_in_i_d[0].ENA
global_clock_enable => add_in_i_d[1].ENA
global_clock_enable => add_in_i_d[2].ENA
global_clock_enable => add_in_i_d[3].ENA
global_clock_enable => add_in_i_d[4].ENA
global_clock_enable => add_in_i_d[5].ENA
global_clock_enable => add_in_i_d[6].ENA
global_clock_enable => add_in_i_d[7].ENA
global_clock_enable => add_in_i_d[8].ENA
global_clock_enable => add_in_i_d[9].ENA
global_clock_enable => add_in_i_d[10].ENA
global_clock_enable => add_in_i_d[11].ENA
global_clock_enable => add_in_i_d[12].ENA
global_clock_enable => add_in_i_d[13].ENA
global_clock_enable => add_in_i_d[14].ENA
global_clock_enable => add_in_i_d[15].ENA
global_clock_enable => add_in_i_d[16].ENA
global_clock_enable => add_in_i_c[0].ENA
global_clock_enable => add_in_i_c[1].ENA
global_clock_enable => add_in_i_c[2].ENA
global_clock_enable => add_in_i_c[3].ENA
global_clock_enable => add_in_i_c[4].ENA
global_clock_enable => add_in_i_c[5].ENA
global_clock_enable => add_in_i_c[6].ENA
global_clock_enable => add_in_i_c[7].ENA
global_clock_enable => add_in_i_c[8].ENA
global_clock_enable => add_in_i_c[9].ENA
global_clock_enable => add_in_i_c[10].ENA
global_clock_enable => add_in_i_c[11].ENA
global_clock_enable => add_in_i_c[12].ENA
global_clock_enable => add_in_i_c[13].ENA
global_clock_enable => add_in_i_c[14].ENA
global_clock_enable => add_in_i_c[15].ENA
global_clock_enable => add_in_i_c[16].ENA
global_clock_enable => add_in_r_d[0].ENA
global_clock_enable => add_in_r_d[1].ENA
global_clock_enable => add_in_r_d[2].ENA
global_clock_enable => add_in_r_d[3].ENA
global_clock_enable => add_in_r_d[4].ENA
global_clock_enable => add_in_r_d[5].ENA
global_clock_enable => add_in_r_d[6].ENA
global_clock_enable => add_in_r_d[7].ENA
global_clock_enable => add_in_r_d[8].ENA
global_clock_enable => add_in_r_d[9].ENA
global_clock_enable => add_in_r_d[10].ENA
global_clock_enable => add_in_r_d[11].ENA
global_clock_enable => add_in_r_d[12].ENA
global_clock_enable => add_in_r_d[13].ENA
global_clock_enable => add_in_r_d[14].ENA
global_clock_enable => add_in_r_d[15].ENA
global_clock_enable => add_in_r_d[16].ENA
global_clock_enable => add_in_r_c[0].ENA
global_clock_enable => add_in_r_c[1].ENA
global_clock_enable => add_in_r_c[2].ENA
global_clock_enable => add_in_r_c[3].ENA
global_clock_enable => add_in_r_c[4].ENA
global_clock_enable => add_in_r_c[5].ENA
global_clock_enable => add_in_r_c[6].ENA
global_clock_enable => add_in_r_c[7].ENA
global_clock_enable => add_in_r_c[8].ENA
global_clock_enable => add_in_r_c[9].ENA
global_clock_enable => add_in_r_c[10].ENA
global_clock_enable => add_in_r_c[11].ENA
global_clock_enable => add_in_r_c[12].ENA
global_clock_enable => add_in_r_c[13].ENA
global_clock_enable => add_in_r_c[14].ENA
global_clock_enable => add_in_r_c[15].ENA
global_clock_enable => add_in_r_c[16].ENA
global_clock_enable => sign_vec[0].ENA
global_clock_enable => sign_vec[1].ENA
global_clock_enable => sign_vec[3].ENA
global_clock_enable => sgn_2i.ENA
global_clock_enable => sgn_2r.ENA
global_clock_enable => sign_sel[0].ENA
global_clock_enable => sign_sel[1].ENA
global_clock_enable => data_val_i.ENA
global_clock_enable => offset_counter[0].ENA
global_clock_enable => offset_counter[1].ENA
global_clock_enable => offset_counter[2].ENA
global_clock_enable => offset_counter[3].ENA
global_clock_enable => offset_counter[4].ENA
global_clock_enable => offset_counter[5].ENA
global_clock_enable => offset_counter[6].ENA
global_clock_enable => offset_counter[7].ENA
global_clock_enable => offset_counter[8].ENA
global_clock_enable => offset_counter[9].ENA
clk => asj_fft_tdl_bit:gen_burst_val:delay_val.clk
clk => data_imag_o[0]~reg0.CLK
clk => data_imag_o[1]~reg0.CLK
clk => data_imag_o[2]~reg0.CLK
clk => data_imag_o[3]~reg0.CLK
clk => data_imag_o[4]~reg0.CLK
clk => data_imag_o[5]~reg0.CLK
clk => data_imag_o[6]~reg0.CLK
clk => data_imag_o[7]~reg0.CLK
clk => data_imag_o[8]~reg0.CLK
clk => data_imag_o[9]~reg0.CLK
clk => data_imag_o[10]~reg0.CLK
clk => data_imag_o[11]~reg0.CLK
clk => data_imag_o[12]~reg0.CLK
clk => data_imag_o[13]~reg0.CLK
clk => data_imag_o[14]~reg0.CLK
clk => data_imag_o[15]~reg0.CLK
clk => data_real_o[0]~reg0.CLK
clk => data_real_o[1]~reg0.CLK
clk => data_real_o[2]~reg0.CLK
clk => data_real_o[3]~reg0.CLK
clk => data_real_o[4]~reg0.CLK
clk => data_real_o[5]~reg0.CLK
clk => data_real_o[6]~reg0.CLK
clk => data_real_o[7]~reg0.CLK
clk => data_real_o[8]~reg0.CLK
clk => data_real_o[9]~reg0.CLK
clk => data_real_o[10]~reg0.CLK
clk => data_real_o[11]~reg0.CLK
clk => data_real_o[12]~reg0.CLK
clk => data_real_o[13]~reg0.CLK
clk => data_real_o[14]~reg0.CLK
clk => data_real_o[15]~reg0.CLK
clk => output_i[0].CLK
clk => output_i[1].CLK
clk => output_i[2].CLK
clk => output_i[3].CLK
clk => output_i[4].CLK
clk => output_i[5].CLK
clk => output_i[6].CLK
clk => output_i[7].CLK
clk => output_i[8].CLK
clk => output_i[9].CLK
clk => output_i[10].CLK
clk => output_i[11].CLK
clk => output_i[12].CLK
clk => output_i[13].CLK
clk => output_i[14].CLK
clk => output_i[15].CLK
clk => output_i[16].CLK
clk => output_i[17].CLK
clk => output_r[0].CLK
clk => output_r[1].CLK
clk => output_r[2].CLK
clk => output_r[3].CLK
clk => output_r[4].CLK
clk => output_r[5].CLK
clk => output_r[6].CLK
clk => output_r[7].CLK
clk => output_r[8].CLK
clk => output_r[9].CLK
clk => output_r[10].CLK
clk => output_r[11].CLK
clk => output_r[12].CLK
clk => output_r[13].CLK
clk => output_r[14].CLK
clk => output_r[15].CLK
clk => output_r[16].CLK
clk => output_r[17].CLK
clk => result_ib[0].CLK
clk => result_ib[1].CLK
clk => result_ib[2].CLK
clk => result_ib[3].CLK
clk => result_ib[4].CLK
clk => result_ib[5].CLK
clk => result_ib[6].CLK
clk => result_ib[7].CLK
clk => result_ib[8].CLK
clk => result_ib[9].CLK
clk => result_ib[10].CLK
clk => result_ib[11].CLK
clk => result_ib[12].CLK
clk => result_ib[13].CLK
clk => result_ib[14].CLK
clk => result_ib[15].CLK
clk => result_ib[16].CLK
clk => result_rb[0].CLK
clk => result_rb[1].CLK
clk => result_rb[2].CLK
clk => result_rb[3].CLK
clk => result_rb[4].CLK
clk => result_rb[5].CLK
clk => result_rb[6].CLK
clk => result_rb[7].CLK
clk => result_rb[8].CLK
clk => result_rb[9].CLK
clk => result_rb[10].CLK
clk => result_rb[11].CLK
clk => result_rb[12].CLK
clk => result_rb[13].CLK
clk => result_rb[14].CLK
clk => result_rb[15].CLK
clk => result_rb[16].CLK
clk => result_ia[0].CLK
clk => result_ia[1].CLK
clk => result_ia[2].CLK
clk => result_ia[3].CLK
clk => result_ia[4].CLK
clk => result_ia[5].CLK
clk => result_ia[6].CLK
clk => result_ia[7].CLK
clk => result_ia[8].CLK
clk => result_ia[9].CLK
clk => result_ia[10].CLK
clk => result_ia[11].CLK
clk => result_ia[12].CLK
clk => result_ia[13].CLK
clk => result_ia[14].CLK
clk => result_ia[15].CLK
clk => result_ia[16].CLK
clk => result_ra[0].CLK
clk => result_ra[1].CLK
clk => result_ra[2].CLK
clk => result_ra[3].CLK
clk => result_ra[4].CLK
clk => result_ra[5].CLK
clk => result_ra[6].CLK
clk => result_ra[7].CLK
clk => result_ra[8].CLK
clk => result_ra[9].CLK
clk => result_ra[10].CLK
clk => result_ra[11].CLK
clk => result_ra[12].CLK
clk => result_ra[13].CLK
clk => result_ra[14].CLK
clk => result_ra[15].CLK
clk => result_ra[16].CLK
clk => add_in_i_b[0].CLK
clk => add_in_i_b[1].CLK
clk => add_in_i_b[2].CLK
clk => add_in_i_b[3].CLK
clk => add_in_i_b[4].CLK
clk => add_in_i_b[5].CLK
clk => add_in_i_b[6].CLK
clk => add_in_i_b[7].CLK
clk => add_in_i_b[8].CLK
clk => add_in_i_b[9].CLK
clk => add_in_i_b[10].CLK
clk => add_in_i_b[11].CLK
clk => add_in_i_b[12].CLK
clk => add_in_i_b[13].CLK
clk => add_in_i_b[14].CLK
clk => add_in_i_b[15].CLK
clk => add_in_i_b[16].CLK
clk => add_in_i_a[0].CLK
clk => add_in_i_a[1].CLK
clk => add_in_i_a[2].CLK
clk => add_in_i_a[3].CLK
clk => add_in_i_a[4].CLK
clk => add_in_i_a[5].CLK
clk => add_in_i_a[6].CLK
clk => add_in_i_a[7].CLK
clk => add_in_i_a[8].CLK
clk => add_in_i_a[9].CLK
clk => add_in_i_a[10].CLK
clk => add_in_i_a[11].CLK
clk => add_in_i_a[12].CLK
clk => add_in_i_a[13].CLK
clk => add_in_i_a[14].CLK
clk => add_in_i_a[15].CLK
clk => add_in_i_a[16].CLK
clk => add_in_r_b[0].CLK
clk => add_in_r_b[1].CLK
clk => add_in_r_b[2].CLK
clk => add_in_r_b[3].CLK
clk => add_in_r_b[4].CLK
clk => add_in_r_b[5].CLK
clk => add_in_r_b[6].CLK
clk => add_in_r_b[7].CLK
clk => add_in_r_b[8].CLK
clk => add_in_r_b[9].CLK
clk => add_in_r_b[10].CLK
clk => add_in_r_b[11].CLK
clk => add_in_r_b[12].CLK
clk => add_in_r_b[13].CLK
clk => add_in_r_b[14].CLK
clk => add_in_r_b[15].CLK
clk => add_in_r_b[16].CLK
clk => add_in_r_a[0].CLK
clk => add_in_r_a[1].CLK
clk => add_in_r_a[2].CLK
clk => add_in_r_a[3].CLK
clk => add_in_r_a[4].CLK
clk => add_in_r_a[5].CLK
clk => add_in_r_a[6].CLK
clk => add_in_r_a[7].CLK
clk => add_in_r_a[8].CLK
clk => add_in_r_a[9].CLK
clk => add_in_r_a[10].CLK
clk => add_in_r_a[11].CLK
clk => add_in_r_a[12].CLK
clk => add_in_r_a[13].CLK
clk => add_in_r_a[14].CLK
clk => add_in_r_a[15].CLK
clk => add_in_r_a[16].CLK
clk => add_in_i_d[0].CLK
clk => add_in_i_d[1].CLK
clk => add_in_i_d[2].CLK
clk => add_in_i_d[3].CLK
clk => add_in_i_d[4].CLK
clk => add_in_i_d[5].CLK
clk => add_in_i_d[6].CLK
clk => add_in_i_d[7].CLK
clk => add_in_i_d[8].CLK
clk => add_in_i_d[9].CLK
clk => add_in_i_d[10].CLK
clk => add_in_i_d[11].CLK
clk => add_in_i_d[12].CLK
clk => add_in_i_d[13].CLK
clk => add_in_i_d[14].CLK
clk => add_in_i_d[15].CLK
clk => add_in_i_d[16].CLK
clk => add_in_i_c[0].CLK
clk => add_in_i_c[1].CLK
clk => add_in_i_c[2].CLK
clk => add_in_i_c[3].CLK
clk => add_in_i_c[4].CLK
clk => add_in_i_c[5].CLK
clk => add_in_i_c[6].CLK
clk => add_in_i_c[7].CLK
clk => add_in_i_c[8].CLK
clk => add_in_i_c[9].CLK
clk => add_in_i_c[10].CLK
clk => add_in_i_c[11].CLK
clk => add_in_i_c[12].CLK
clk => add_in_i_c[13].CLK
clk => add_in_i_c[14].CLK
clk => add_in_i_c[15].CLK
clk => add_in_i_c[16].CLK
clk => add_in_r_d[0].CLK
clk => add_in_r_d[1].CLK
clk => add_in_r_d[2].CLK
clk => add_in_r_d[3].CLK
clk => add_in_r_d[4].CLK
clk => add_in_r_d[5].CLK
clk => add_in_r_d[6].CLK
clk => add_in_r_d[7].CLK
clk => add_in_r_d[8].CLK
clk => add_in_r_d[9].CLK
clk => add_in_r_d[10].CLK
clk => add_in_r_d[11].CLK
clk => add_in_r_d[12].CLK
clk => add_in_r_d[13].CLK
clk => add_in_r_d[14].CLK
clk => add_in_r_d[15].CLK
clk => add_in_r_d[16].CLK
clk => add_in_r_c[0].CLK
clk => add_in_r_c[1].CLK
clk => add_in_r_c[2].CLK
clk => add_in_r_c[3].CLK
clk => add_in_r_c[4].CLK
clk => add_in_r_c[5].CLK
clk => add_in_r_c[6].CLK
clk => add_in_r_c[7].CLK
clk => add_in_r_c[8].CLK
clk => add_in_r_c[9].CLK
clk => add_in_r_c[10].CLK
clk => add_in_r_c[11].CLK
clk => add_in_r_c[12].CLK
clk => add_in_r_c[13].CLK
clk => add_in_r_c[14].CLK
clk => add_in_r_c[15].CLK
clk => add_in_r_c[16].CLK
clk => sign_vec[0].CLK
clk => sign_vec[1].CLK
clk => sign_vec[3].CLK
clk => sgn_2i.CLK
clk => sgn_2r.CLK
clk => sign_sel[0].CLK
clk => sign_sel[1].CLK
clk => data_val_i.CLK
clk => offset_counter[0].CLK
clk => offset_counter[1].CLK
clk => offset_counter[2].CLK
clk => offset_counter[3].CLK
clk => offset_counter[4].CLK
clk => offset_counter[5].CLK
clk => offset_counter[6].CLK
clk => offset_counter[7].CLK
clk => offset_counter[8].CLK
clk => offset_counter[9].CLK
clk => asj_fft_pround:gen_full_rnd:u0.clk
clk => asj_fft_pround:gen_full_rnd:u1.clk
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => offset_counter.OUTPUTSELECT
reset => data_val_i.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_real_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
reset => data_imag_o.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => offset_counter.OUTPUTSELECT
lpp_en => data_val_i.OUTPUTSELECT
data_1_real_i[0] => add_in_r_a[0].DATAIN
data_1_real_i[1] => add_in_r_a[1].DATAIN
data_1_real_i[2] => add_in_r_a[2].DATAIN
data_1_real_i[3] => add_in_r_a[3].DATAIN
data_1_real_i[4] => add_in_r_a[4].DATAIN
data_1_real_i[5] => add_in_r_a[5].DATAIN
data_1_real_i[6] => add_in_r_a[6].DATAIN
data_1_real_i[7] => add_in_r_a[7].DATAIN
data_1_real_i[8] => add_in_r_a[8].DATAIN
data_1_real_i[9] => add_in_r_a[9].DATAIN
data_1_real_i[10] => add_in_r_a[10].DATAIN
data_1_real_i[11] => add_in_r_a[11].DATAIN
data_1_real_i[12] => add_in_r_a[12].DATAIN
data_1_real_i[13] => add_in_r_a[13].DATAIN
data_1_real_i[14] => add_in_r_a[14].DATAIN
data_1_real_i[15] => add_in_r_a[15].DATAIN
data_1_real_i[15] => add_in_r_a[16].DATAIN
data_2_real_i[0] => add_in_r_c.DATAB
data_2_real_i[0] => add_in_i_c.DATAA
data_2_real_i[1] => add_in_r_c.DATAB
data_2_real_i[1] => add_in_i_c.DATAA
data_2_real_i[2] => add_in_r_c.DATAB
data_2_real_i[2] => add_in_i_c.DATAA
data_2_real_i[3] => add_in_r_c.DATAB
data_2_real_i[3] => add_in_i_c.DATAA
data_2_real_i[4] => add_in_r_c.DATAB
data_2_real_i[4] => add_in_i_c.DATAA
data_2_real_i[5] => add_in_r_c.DATAB
data_2_real_i[5] => add_in_i_c.DATAA
data_2_real_i[6] => add_in_r_c.DATAB
data_2_real_i[6] => add_in_i_c.DATAA
data_2_real_i[7] => add_in_r_c.DATAB
data_2_real_i[7] => add_in_i_c.DATAA
data_2_real_i[8] => add_in_r_c.DATAB
data_2_real_i[8] => add_in_i_c.DATAA
data_2_real_i[9] => add_in_r_c.DATAB
data_2_real_i[9] => add_in_i_c.DATAA
data_2_real_i[10] => add_in_r_c.DATAB
data_2_real_i[10] => add_in_i_c.DATAA
data_2_real_i[11] => add_in_r_c.DATAB
data_2_real_i[11] => add_in_i_c.DATAA
data_2_real_i[12] => add_in_r_c.DATAB
data_2_real_i[12] => add_in_i_c.DATAA
data_2_real_i[13] => add_in_r_c.DATAB
data_2_real_i[13] => add_in_i_c.DATAA
data_2_real_i[14] => add_in_r_c.DATAB
data_2_real_i[14] => add_in_i_c.DATAA
data_2_real_i[15] => add_in_r_c.DATAB
data_2_real_i[15] => add_in_i_c.DATAA
data_3_real_i[0] => add_in_r_b[0].DATAIN
data_3_real_i[1] => add_in_r_b[1].DATAIN
data_3_real_i[2] => add_in_r_b[2].DATAIN
data_3_real_i[3] => add_in_r_b[3].DATAIN
data_3_real_i[4] => add_in_r_b[4].DATAIN
data_3_real_i[5] => add_in_r_b[5].DATAIN
data_3_real_i[6] => add_in_r_b[6].DATAIN
data_3_real_i[7] => add_in_r_b[7].DATAIN
data_3_real_i[8] => add_in_r_b[8].DATAIN
data_3_real_i[9] => add_in_r_b[9].DATAIN
data_3_real_i[10] => add_in_r_b[10].DATAIN
data_3_real_i[11] => add_in_r_b[11].DATAIN
data_3_real_i[12] => add_in_r_b[12].DATAIN
data_3_real_i[13] => add_in_r_b[13].DATAIN
data_3_real_i[14] => add_in_r_b[14].DATAIN
data_3_real_i[15] => add_in_r_b[15].DATAIN
data_3_real_i[15] => add_in_r_b[16].DATAIN
data_4_real_i[0] => add_in_r_d.DATAB
data_4_real_i[0] => add_in_i_d.DATAA
data_4_real_i[1] => add_in_r_d.DATAB
data_4_real_i[1] => add_in_i_d.DATAA
data_4_real_i[2] => add_in_r_d.DATAB
data_4_real_i[2] => add_in_i_d.DATAA
data_4_real_i[3] => add_in_r_d.DATAB
data_4_real_i[3] => add_in_i_d.DATAA
data_4_real_i[4] => add_in_r_d.DATAB
data_4_real_i[4] => add_in_i_d.DATAA
data_4_real_i[5] => add_in_r_d.DATAB
data_4_real_i[5] => add_in_i_d.DATAA
data_4_real_i[6] => add_in_r_d.DATAB
data_4_real_i[6] => add_in_i_d.DATAA
data_4_real_i[7] => add_in_r_d.DATAB
data_4_real_i[7] => add_in_i_d.DATAA
data_4_real_i[8] => add_in_r_d.DATAB
data_4_real_i[8] => add_in_i_d.DATAA
data_4_real_i[9] => add_in_r_d.DATAB
data_4_real_i[9] => add_in_i_d.DATAA
data_4_real_i[10] => add_in_r_d.DATAB
data_4_real_i[10] => add_in_i_d.DATAA
data_4_real_i[11] => add_in_r_d.DATAB
data_4_real_i[11] => add_in_i_d.DATAA
data_4_real_i[12] => add_in_r_d.DATAB
data_4_real_i[12] => add_in_i_d.DATAA
data_4_real_i[13] => add_in_r_d.DATAB
data_4_real_i[13] => add_in_i_d.DATAA
data_4_real_i[14] => add_in_r_d.DATAB
data_4_real_i[14] => add_in_i_d.DATAA
data_4_real_i[15] => add_in_r_d.DATAB
data_4_real_i[15] => add_in_i_d.DATAA
data_1_imag_i[0] => add_in_i_a[0].DATAIN
data_1_imag_i[1] => add_in_i_a[1].DATAIN
data_1_imag_i[2] => add_in_i_a[2].DATAIN
data_1_imag_i[3] => add_in_i_a[3].DATAIN
data_1_imag_i[4] => add_in_i_a[4].DATAIN
data_1_imag_i[5] => add_in_i_a[5].DATAIN
data_1_imag_i[6] => add_in_i_a[6].DATAIN
data_1_imag_i[7] => add_in_i_a[7].DATAIN
data_1_imag_i[8] => add_in_i_a[8].DATAIN
data_1_imag_i[9] => add_in_i_a[9].DATAIN
data_1_imag_i[10] => add_in_i_a[10].DATAIN
data_1_imag_i[11] => add_in_i_a[11].DATAIN
data_1_imag_i[12] => add_in_i_a[12].DATAIN
data_1_imag_i[13] => add_in_i_a[13].DATAIN
data_1_imag_i[14] => add_in_i_a[14].DATAIN
data_1_imag_i[15] => add_in_i_a[15].DATAIN
data_1_imag_i[15] => add_in_i_a[16].DATAIN
data_2_imag_i[0] => add_in_r_c.DATAA
data_2_imag_i[0] => add_in_i_c.DATAB
data_2_imag_i[1] => add_in_r_c.DATAA
data_2_imag_i[1] => add_in_i_c.DATAB
data_2_imag_i[2] => add_in_r_c.DATAA
data_2_imag_i[2] => add_in_i_c.DATAB
data_2_imag_i[3] => add_in_r_c.DATAA
data_2_imag_i[3] => add_in_i_c.DATAB
data_2_imag_i[4] => add_in_r_c.DATAA
data_2_imag_i[4] => add_in_i_c.DATAB
data_2_imag_i[5] => add_in_r_c.DATAA
data_2_imag_i[5] => add_in_i_c.DATAB
data_2_imag_i[6] => add_in_r_c.DATAA
data_2_imag_i[6] => add_in_i_c.DATAB
data_2_imag_i[7] => add_in_r_c.DATAA
data_2_imag_i[7] => add_in_i_c.DATAB
data_2_imag_i[8] => add_in_r_c.DATAA
data_2_imag_i[8] => add_in_i_c.DATAB
data_2_imag_i[9] => add_in_r_c.DATAA
data_2_imag_i[9] => add_in_i_c.DATAB
data_2_imag_i[10] => add_in_r_c.DATAA
data_2_imag_i[10] => add_in_i_c.DATAB
data_2_imag_i[11] => add_in_r_c.DATAA
data_2_imag_i[11] => add_in_i_c.DATAB
data_2_imag_i[12] => add_in_r_c.DATAA
data_2_imag_i[12] => add_in_i_c.DATAB
data_2_imag_i[13] => add_in_r_c.DATAA
data_2_imag_i[13] => add_in_i_c.DATAB
data_2_imag_i[14] => add_in_r_c.DATAA
data_2_imag_i[14] => add_in_i_c.DATAB
data_2_imag_i[15] => add_in_r_c.DATAA
data_2_imag_i[15] => add_in_i_c.DATAB
data_3_imag_i[0] => add_in_i_b[0].DATAIN
data_3_imag_i[1] => add_in_i_b[1].DATAIN
data_3_imag_i[2] => add_in_i_b[2].DATAIN
data_3_imag_i[3] => add_in_i_b[3].DATAIN
data_3_imag_i[4] => add_in_i_b[4].DATAIN
data_3_imag_i[5] => add_in_i_b[5].DATAIN
data_3_imag_i[6] => add_in_i_b[6].DATAIN
data_3_imag_i[7] => add_in_i_b[7].DATAIN
data_3_imag_i[8] => add_in_i_b[8].DATAIN
data_3_imag_i[9] => add_in_i_b[9].DATAIN
data_3_imag_i[10] => add_in_i_b[10].DATAIN
data_3_imag_i[11] => add_in_i_b[11].DATAIN
data_3_imag_i[12] => add_in_i_b[12].DATAIN
data_3_imag_i[13] => add_in_i_b[13].DATAIN
data_3_imag_i[14] => add_in_i_b[14].DATAIN
data_3_imag_i[15] => add_in_i_b[15].DATAIN
data_3_imag_i[15] => add_in_i_b[16].DATAIN
data_4_imag_i[0] => add_in_r_d.DATAA
data_4_imag_i[0] => add_in_i_d.DATAB
data_4_imag_i[1] => add_in_r_d.DATAA
data_4_imag_i[1] => add_in_i_d.DATAB
data_4_imag_i[2] => add_in_r_d.DATAA
data_4_imag_i[2] => add_in_i_d.DATAB
data_4_imag_i[3] => add_in_r_d.DATAA
data_4_imag_i[3] => add_in_i_d.DATAB
data_4_imag_i[4] => add_in_r_d.DATAA
data_4_imag_i[4] => add_in_i_d.DATAB
data_4_imag_i[5] => add_in_r_d.DATAA
data_4_imag_i[5] => add_in_i_d.DATAB
data_4_imag_i[6] => add_in_r_d.DATAA
data_4_imag_i[6] => add_in_i_d.DATAB
data_4_imag_i[7] => add_in_r_d.DATAA
data_4_imag_i[7] => add_in_i_d.DATAB
data_4_imag_i[8] => add_in_r_d.DATAA
data_4_imag_i[8] => add_in_i_d.DATAB
data_4_imag_i[9] => add_in_r_d.DATAA
data_4_imag_i[9] => add_in_i_d.DATAB
data_4_imag_i[10] => add_in_r_d.DATAA
data_4_imag_i[10] => add_in_i_d.DATAB
data_4_imag_i[11] => add_in_r_d.DATAA
data_4_imag_i[11] => add_in_i_d.DATAB
data_4_imag_i[12] => add_in_r_d.DATAA
data_4_imag_i[12] => add_in_i_d.DATAB
data_4_imag_i[13] => add_in_r_d.DATAA
data_4_imag_i[13] => add_in_i_d.DATAB
data_4_imag_i[14] => add_in_r_d.DATAA
data_4_imag_i[14] => add_in_i_d.DATAB
data_4_imag_i[15] => add_in_r_d.DATAA
data_4_imag_i[15] => add_in_i_d.DATAB
data_real_o[0] <= data_real_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[1] <= data_real_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[2] <= data_real_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[3] <= data_real_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[4] <= data_real_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[5] <= data_real_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[6] <= data_real_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[7] <= data_real_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[8] <= data_real_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[9] <= data_real_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[10] <= data_real_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[11] <= data_real_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[12] <= data_real_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[13] <= data_real_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[14] <= data_real_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_real_o[15] <= data_real_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[0] <= data_imag_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[1] <= data_imag_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[2] <= data_imag_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[3] <= data_imag_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[4] <= data_imag_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[5] <= data_imag_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[6] <= data_imag_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[7] <= data_imag_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[8] <= data_imag_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[9] <= data_imag_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[10] <= data_imag_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[11] <= data_imag_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[12] <= data_imag_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[13] <= data_imag_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[14] <= data_imag_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_imag_o[15] <= data_imag_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_val <= asj_fft_tdl_bit:gen_burst_val:delay_val.data_out


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_tdl_bit:\gen_burst_val:delay_val
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[4].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_7kj:auto_generated.dataa[0]
dataa[1] => add_sub_7kj:auto_generated.dataa[1]
dataa[2] => add_sub_7kj:auto_generated.dataa[2]
dataa[3] => add_sub_7kj:auto_generated.dataa[3]
dataa[4] => add_sub_7kj:auto_generated.dataa[4]
dataa[5] => add_sub_7kj:auto_generated.dataa[5]
dataa[6] => add_sub_7kj:auto_generated.dataa[6]
dataa[7] => add_sub_7kj:auto_generated.dataa[7]
dataa[8] => add_sub_7kj:auto_generated.dataa[8]
dataa[9] => add_sub_7kj:auto_generated.dataa[9]
dataa[10] => add_sub_7kj:auto_generated.dataa[10]
dataa[11] => add_sub_7kj:auto_generated.dataa[11]
dataa[12] => add_sub_7kj:auto_generated.dataa[12]
dataa[13] => add_sub_7kj:auto_generated.dataa[13]
dataa[14] => add_sub_7kj:auto_generated.dataa[14]
dataa[15] => add_sub_7kj:auto_generated.dataa[15]
dataa[16] => add_sub_7kj:auto_generated.dataa[16]
dataa[17] => add_sub_7kj:auto_generated.dataa[17]
dataa[18] => add_sub_7kj:auto_generated.dataa[18]
datab[0] => add_sub_7kj:auto_generated.datab[0]
datab[1] => add_sub_7kj:auto_generated.datab[1]
datab[2] => add_sub_7kj:auto_generated.datab[2]
datab[3] => add_sub_7kj:auto_generated.datab[3]
datab[4] => add_sub_7kj:auto_generated.datab[4]
datab[5] => add_sub_7kj:auto_generated.datab[5]
datab[6] => add_sub_7kj:auto_generated.datab[6]
datab[7] => add_sub_7kj:auto_generated.datab[7]
datab[8] => add_sub_7kj:auto_generated.datab[8]
datab[9] => add_sub_7kj:auto_generated.datab[9]
datab[10] => add_sub_7kj:auto_generated.datab[10]
datab[11] => add_sub_7kj:auto_generated.datab[11]
datab[12] => add_sub_7kj:auto_generated.datab[12]
datab[13] => add_sub_7kj:auto_generated.datab[13]
datab[14] => add_sub_7kj:auto_generated.datab[14]
datab[15] => add_sub_7kj:auto_generated.datab[15]
datab[16] => add_sub_7kj:auto_generated.datab[16]
datab[17] => add_sub_7kj:auto_generated.datab[17]
datab[18] => add_sub_7kj:auto_generated.datab[18]
cin => add_sub_7kj:auto_generated.cin
add_sub => add_sub_7kj:auto_generated.add_sub
clock => add_sub_7kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_7kj:auto_generated.clken
result[0] <= add_sub_7kj:auto_generated.result[0]
result[1] <= add_sub_7kj:auto_generated.result[1]
result[2] <= add_sub_7kj:auto_generated.result[2]
result[3] <= add_sub_7kj:auto_generated.result[3]
result[4] <= add_sub_7kj:auto_generated.result[4]
result[5] <= add_sub_7kj:auto_generated.result[5]
result[6] <= add_sub_7kj:auto_generated.result[6]
result[7] <= add_sub_7kj:auto_generated.result[7]
result[8] <= add_sub_7kj:auto_generated.result[8]
result[9] <= add_sub_7kj:auto_generated.result[9]
result[10] <= add_sub_7kj:auto_generated.result[10]
result[11] <= add_sub_7kj:auto_generated.result[11]
result[12] <= add_sub_7kj:auto_generated.result[12]
result[13] <= add_sub_7kj:auto_generated.result[13]
result[14] <= add_sub_7kj:auto_generated.result[14]
result[15] <= add_sub_7kj:auto_generated.result[15]
result[16] <= add_sub_7kj:auto_generated.result[16]
result[17] <= add_sub_7kj:auto_generated.result[17]
result[18] <= add_sub_7kj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u0|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_7kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1
global_clock_enable => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLKEN
clk => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CLOCK
clken => ~NO_FANOUT~
xin[0] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[0]
xin[1] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[1]
xin[2] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[2]
xin[3] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[3]
xin[4] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[4]
xin[5] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[5]
xin[6] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[6]
xin[7] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[7]
xin[8] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[8]
xin[9] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[9]
xin[10] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[10]
xin[11] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[11]
xin[12] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[12]
xin[13] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[13]
xin[14] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[14]
xin[15] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[15]
xin[16] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[16]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[18]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.DATAA[17]
xin[17] => LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.CIN
yout[0] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[2]
yout[1] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[3]
yout[2] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[4]
yout[3] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[5]
yout[4] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[6]
yout[5] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[7]
yout[6] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[8]
yout[7] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[9]
yout[8] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[10]
yout[9] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[11]
yout[10] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[12]
yout[11] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[13]
yout[12] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[14]
yout[13] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[15]
yout[14] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[16]
yout[15] <= LPM_ADD_SUB:gbrnd:nev:gp:lpm_add_sub_component.RESULT[17]


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component
dataa[0] => add_sub_7kj:auto_generated.dataa[0]
dataa[1] => add_sub_7kj:auto_generated.dataa[1]
dataa[2] => add_sub_7kj:auto_generated.dataa[2]
dataa[3] => add_sub_7kj:auto_generated.dataa[3]
dataa[4] => add_sub_7kj:auto_generated.dataa[4]
dataa[5] => add_sub_7kj:auto_generated.dataa[5]
dataa[6] => add_sub_7kj:auto_generated.dataa[6]
dataa[7] => add_sub_7kj:auto_generated.dataa[7]
dataa[8] => add_sub_7kj:auto_generated.dataa[8]
dataa[9] => add_sub_7kj:auto_generated.dataa[9]
dataa[10] => add_sub_7kj:auto_generated.dataa[10]
dataa[11] => add_sub_7kj:auto_generated.dataa[11]
dataa[12] => add_sub_7kj:auto_generated.dataa[12]
dataa[13] => add_sub_7kj:auto_generated.dataa[13]
dataa[14] => add_sub_7kj:auto_generated.dataa[14]
dataa[15] => add_sub_7kj:auto_generated.dataa[15]
dataa[16] => add_sub_7kj:auto_generated.dataa[16]
dataa[17] => add_sub_7kj:auto_generated.dataa[17]
dataa[18] => add_sub_7kj:auto_generated.dataa[18]
datab[0] => add_sub_7kj:auto_generated.datab[0]
datab[1] => add_sub_7kj:auto_generated.datab[1]
datab[2] => add_sub_7kj:auto_generated.datab[2]
datab[3] => add_sub_7kj:auto_generated.datab[3]
datab[4] => add_sub_7kj:auto_generated.datab[4]
datab[5] => add_sub_7kj:auto_generated.datab[5]
datab[6] => add_sub_7kj:auto_generated.datab[6]
datab[7] => add_sub_7kj:auto_generated.datab[7]
datab[8] => add_sub_7kj:auto_generated.datab[8]
datab[9] => add_sub_7kj:auto_generated.datab[9]
datab[10] => add_sub_7kj:auto_generated.datab[10]
datab[11] => add_sub_7kj:auto_generated.datab[11]
datab[12] => add_sub_7kj:auto_generated.datab[12]
datab[13] => add_sub_7kj:auto_generated.datab[13]
datab[14] => add_sub_7kj:auto_generated.datab[14]
datab[15] => add_sub_7kj:auto_generated.datab[15]
datab[16] => add_sub_7kj:auto_generated.datab[16]
datab[17] => add_sub_7kj:auto_generated.datab[17]
datab[18] => add_sub_7kj:auto_generated.datab[18]
cin => add_sub_7kj:auto_generated.cin
add_sub => add_sub_7kj:auto_generated.add_sub
clock => add_sub_7kj:auto_generated.clock
aclr => ~NO_FANOUT~
clken => add_sub_7kj:auto_generated.clken
result[0] <= add_sub_7kj:auto_generated.result[0]
result[1] <= add_sub_7kj:auto_generated.result[1]
result[2] <= add_sub_7kj:auto_generated.result[2]
result[3] <= add_sub_7kj:auto_generated.result[3]
result[4] <= add_sub_7kj:auto_generated.result[4]
result[5] <= add_sub_7kj:auto_generated.result[5]
result[6] <= add_sub_7kj:auto_generated.result[6]
result[7] <= add_sub_7kj:auto_generated.result[7]
result[8] <= add_sub_7kj:auto_generated.result[8]
result[9] <= add_sub_7kj:auto_generated.result[9]
result[10] <= add_sub_7kj:auto_generated.result[10]
result[11] <= add_sub_7kj:auto_generated.result[11]
result[12] <= add_sub_7kj:auto_generated.result[12]
result[13] <= add_sub_7kj:auto_generated.result[13]
result[14] <= add_sub_7kj:auto_generated.result[14]
result[15] <= add_sub_7kj:auto_generated.result[15]
result[16] <= add_sub_7kj:auto_generated.result[16]
result[17] <= add_sub_7kj:auto_generated.result[17]
result[18] <= add_sub_7kj:auto_generated.result[18]
cout <= <GND>
overflow <= <GND>


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_lpp_serial:\gen_radix_4_last_pass:lpp|asj_fft_pround:\gen_full_rnd:u1|LPM_ADD_SUB:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_7kj:auto_generated
add_sub => ~NO_FANOUT~
cin => op_1.IN38
cin => op_1.IN39
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN36
dataa[1] => op_1.IN34
dataa[2] => op_1.IN32
dataa[3] => op_1.IN30
dataa[4] => op_1.IN28
dataa[5] => op_1.IN26
dataa[6] => op_1.IN24
dataa[7] => op_1.IN22
dataa[8] => op_1.IN20
dataa[9] => op_1.IN18
dataa[10] => op_1.IN16
dataa[11] => op_1.IN14
dataa[12] => op_1.IN12
dataa[13] => op_1.IN10
dataa[14] => op_1.IN8
dataa[15] => op_1.IN6
dataa[16] => op_1.IN4
dataa[17] => op_1.IN2
dataa[18] => op_1.IN0
datab[0] => op_1.IN37
datab[1] => op_1.IN35
datab[2] => op_1.IN33
datab[3] => op_1.IN31
datab[4] => op_1.IN29
datab[5] => op_1.IN27
datab[6] => op_1.IN25
datab[7] => op_1.IN23
datab[8] => op_1.IN21
datab[9] => op_1.IN19
datab[10] => op_1.IN17
datab[11] => op_1.IN15
datab[12] => op_1.IN13
datab[13] => op_1.IN11
datab[14] => op_1.IN9
datab[15] => op_1.IN7
datab[16] => op_1.IN5
datab[17] => op_1.IN3
datab[18] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit_rst:delay_sop
clk => tdl_arr[0].CLK
clk => tdl_arr[1].CLK
clk => tdl_arr[2].CLK
clk => tdl_arr[3].CLK
clk => tdl_arr[4].CLK
clk => tdl_arr[5].CLK
clk => tdl_arr[6].CLK
global_clock_enable => tdl_arr[0].ENA
global_clock_enable => tdl_arr[1].ENA
global_clock_enable => tdl_arr[2].ENA
global_clock_enable => tdl_arr[3].ENA
global_clock_enable => tdl_arr[4].ENA
global_clock_enable => tdl_arr[5].ENA
global_clock_enable => tdl_arr[6].ENA
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
reset => tdl_arr.OUTPUTSELECT
data_in => tdl_arr.DATAA
data_out <= tdl_arr[6].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|FFT_Burst_16x1024_v1:inst6|FFT_Burst_16x1024_v1_fft_ii_0:fft_ii_0|asj_fft_si_se_so_bb:asj_fft_si_se_so_bb_inst|asj_fft_tdl_bit:delay_next_block
clk => tdl_arr[0].CLK
global_clock_enable => tdl_arr[0].ENA
data_in => tdl_arr[0].DATAIN
data_out <= tdl_arr[0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7
areset => areset.IN1
clk => clk.IN1
en[0] => en[0].IN1
q[0] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
q[1] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
q[2] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
q[3] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
q[4] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
q[5] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
q[6] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
q[7] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
q[8] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
q[9] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
q[10] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
q[11] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
q[12] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
q[13] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
q[14] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
q[15] <= cordic_atan2_v2_CORDIC_0:cordic_0.q
r[0] <= cordic_atan2_v2_CORDIC_0:cordic_0.r
r[1] <= cordic_atan2_v2_CORDIC_0:cordic_0.r
r[2] <= cordic_atan2_v2_CORDIC_0:cordic_0.r
r[3] <= cordic_atan2_v2_CORDIC_0:cordic_0.r
r[4] <= cordic_atan2_v2_CORDIC_0:cordic_0.r
r[5] <= cordic_atan2_v2_CORDIC_0:cordic_0.r
r[6] <= cordic_atan2_v2_CORDIC_0:cordic_0.r
r[7] <= cordic_atan2_v2_CORDIC_0:cordic_0.r
r[8] <= cordic_atan2_v2_CORDIC_0:cordic_0.r
r[9] <= cordic_atan2_v2_CORDIC_0:cordic_0.r
r[10] <= cordic_atan2_v2_CORDIC_0:cordic_0.r
r[11] <= cordic_atan2_v2_CORDIC_0:cordic_0.r
r[12] <= cordic_atan2_v2_CORDIC_0:cordic_0.r
r[13] <= cordic_atan2_v2_CORDIC_0:cordic_0.r
r[14] <= cordic_atan2_v2_CORDIC_0:cordic_0.r
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
x[8] => x[8].IN1
x[9] => x[9].IN1
x[10] => x[10].IN1
x[11] => x[11].IN1
x[12] => x[12].IN1
x[13] => x[13].IN1
x[14] => x[14].IN1
x[15] => x[15].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
y[7] => y[7].IN1
y[8] => y[8].IN1
y[9] => y[9].IN1
y[10] => y[10].IN1
y[11] => y[11].IN1
y[12] => y[12].IN1
y[13] => y[13].IN1
y[14] => y[14].IN1
y[15] => y[15].IN1


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0
x[0] => Add0.IN18
x[0] => Add1.IN18
x[0] => Equal0.IN15
x[1] => Add0.IN17
x[1] => Add1.IN17
x[1] => Equal0.IN14
x[2] => Add0.IN16
x[2] => Add1.IN16
x[2] => Equal0.IN13
x[3] => Add0.IN15
x[3] => Add1.IN15
x[3] => Equal0.IN12
x[4] => Add0.IN14
x[4] => Add1.IN14
x[4] => Equal0.IN11
x[5] => Add0.IN13
x[5] => Add1.IN13
x[5] => Equal0.IN10
x[6] => Add0.IN12
x[6] => Add1.IN12
x[6] => Equal0.IN9
x[7] => Add0.IN11
x[7] => Add1.IN11
x[7] => Equal0.IN8
x[8] => Add0.IN10
x[8] => Add1.IN10
x[8] => Equal0.IN7
x[9] => Add0.IN9
x[9] => Add1.IN9
x[9] => Equal0.IN6
x[10] => Add0.IN8
x[10] => Add1.IN8
x[10] => Equal0.IN5
x[11] => Add0.IN7
x[11] => Add1.IN7
x[11] => Equal0.IN4
x[12] => Add0.IN6
x[12] => Add1.IN6
x[12] => Equal0.IN3
x[13] => Add0.IN5
x[13] => Add1.IN5
x[13] => Equal0.IN2
x[14] => Add0.IN4
x[14] => Add1.IN4
x[14] => Equal0.IN1
x[15] => dspba_delay:redist33_signX_uid7_vecTranslateTest_b_9.xin[0]
x[15] => Add0.IN3
x[15] => Add0.IN2
x[15] => Add0.IN1
x[15] => xip1E_1_uid23_vecTranslateTest_a[15].OUTPUTSELECT
x[15] => xip1E_1_uid23_vecTranslateTest_a[14].OUTPUTSELECT
x[15] => xip1E_1_uid23_vecTranslateTest_a[13].OUTPUTSELECT
x[15] => xip1E_1_uid23_vecTranslateTest_a[12].OUTPUTSELECT
x[15] => xip1E_1_uid23_vecTranslateTest_a[11].OUTPUTSELECT
x[15] => xip1E_1_uid23_vecTranslateTest_a[10].OUTPUTSELECT
x[15] => xip1E_1_uid23_vecTranslateTest_a[9].OUTPUTSELECT
x[15] => xip1E_1_uid23_vecTranslateTest_a[8].OUTPUTSELECT
x[15] => xip1E_1_uid23_vecTranslateTest_a[7].OUTPUTSELECT
x[15] => xip1E_1_uid23_vecTranslateTest_a[6].OUTPUTSELECT
x[15] => xip1E_1_uid23_vecTranslateTest_a[5].OUTPUTSELECT
x[15] => xip1E_1_uid23_vecTranslateTest_a[4].OUTPUTSELECT
x[15] => xip1E_1_uid23_vecTranslateTest_a[3].OUTPUTSELECT
x[15] => xip1E_1_uid23_vecTranslateTest_a[2].OUTPUTSELECT
x[15] => xip1E_1_uid23_vecTranslateTest_a[1].OUTPUTSELECT
x[15] => xip1E_1_uid23_vecTranslateTest_a[0].OUTPUTSELECT
x[15] => Add1.IN1
x[15] => Add1.IN2
x[15] => Add1.IN3
x[15] => Equal0.IN0
y[0] => Add2.IN18
y[0] => Add3.IN18
y[0] => Equal1.IN15
y[1] => Add2.IN17
y[1] => Add3.IN17
y[1] => Equal1.IN14
y[2] => Add2.IN16
y[2] => Add3.IN16
y[2] => Equal1.IN13
y[3] => Add2.IN15
y[3] => Add3.IN15
y[3] => Equal1.IN12
y[4] => Add2.IN14
y[4] => Add3.IN14
y[4] => Equal1.IN11
y[5] => Add2.IN13
y[5] => Add3.IN13
y[5] => Equal1.IN10
y[6] => Add2.IN12
y[6] => Add3.IN12
y[6] => Equal1.IN9
y[7] => Add2.IN11
y[7] => Add3.IN11
y[7] => Equal1.IN8
y[8] => Add2.IN10
y[8] => Add3.IN10
y[8] => Equal1.IN7
y[9] => Add2.IN9
y[9] => Add3.IN9
y[9] => Equal1.IN6
y[10] => Add2.IN8
y[10] => Add3.IN8
y[10] => Equal1.IN5
y[11] => Add2.IN7
y[11] => Add3.IN7
y[11] => Equal1.IN4
y[12] => Add2.IN6
y[12] => Add3.IN6
y[12] => Equal1.IN3
y[13] => Add2.IN5
y[13] => Add3.IN5
y[13] => Equal1.IN2
y[14] => Add2.IN4
y[14] => Add3.IN4
y[14] => Equal1.IN1
y[15] => dspba_delay:redist32_signY_uid8_vecTranslateTest_b_9.xin[0]
y[15] => Add2.IN3
y[15] => Add2.IN2
y[15] => Add2.IN1
y[15] => xip1E_1_uid23_vecTranslateTest_b[15].OUTPUTSELECT
y[15] => xip1E_1_uid23_vecTranslateTest_b[14].OUTPUTSELECT
y[15] => xip1E_1_uid23_vecTranslateTest_b[13].OUTPUTSELECT
y[15] => xip1E_1_uid23_vecTranslateTest_b[12].OUTPUTSELECT
y[15] => xip1E_1_uid23_vecTranslateTest_b[11].OUTPUTSELECT
y[15] => xip1E_1_uid23_vecTranslateTest_b[10].OUTPUTSELECT
y[15] => xip1E_1_uid23_vecTranslateTest_b[9].OUTPUTSELECT
y[15] => xip1E_1_uid23_vecTranslateTest_b[8].OUTPUTSELECT
y[15] => xip1E_1_uid23_vecTranslateTest_b[7].OUTPUTSELECT
y[15] => xip1E_1_uid23_vecTranslateTest_b[6].OUTPUTSELECT
y[15] => xip1E_1_uid23_vecTranslateTest_b[5].OUTPUTSELECT
y[15] => xip1E_1_uid23_vecTranslateTest_b[4].OUTPUTSELECT
y[15] => xip1E_1_uid23_vecTranslateTest_b[3].OUTPUTSELECT
y[15] => xip1E_1_uid23_vecTranslateTest_b[2].OUTPUTSELECT
y[15] => xip1E_1_uid23_vecTranslateTest_b[1].OUTPUTSELECT
y[15] => xip1E_1_uid23_vecTranslateTest_b[0].OUTPUTSELECT
y[15] => Add3.IN1
y[15] => Add3.IN2
y[15] => Add3.IN3
y[15] => Equal1.IN0
en[0] => dspba_delay:redist27_yip1_2_uid49_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist28_xip1_2_uid48_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist23_yip1_4_uid87_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist24_xip1_4_uid86_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist19_yip1_6_uid125_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist20_xip1_6_uid124_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist16_xip1_8_uid162_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist15_yip1_8_uid163_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist12_xip1_10_uid196_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist11_yip1_10_uid197_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist8_xip1_12_uid230_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist7_yip1_12_uid231_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist4_xip1_14_uid264_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist3_yip1_14_uid265_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist0_outMagPreCstMult_uid338_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist29_xMSB_uid32_vecTranslateTest_b_8.ena
en[0] => dspba_delay:redist26_xMSB_uid51_vecTranslateTest_b_7.ena
en[0] => dspba_delay:redist25_xMSB_uid70_vecTranslateTest_b_7.ena
en[0] => dspba_delay:redist22_xMSB_uid89_vecTranslateTest_b_6.ena
en[0] => dspba_delay:redist21_xMSB_uid108_vecTranslateTest_b_6.ena
en[0] => dspba_delay:redist18_xMSB_uid127_vecTranslateTest_b_5.ena
en[0] => dspba_delay:redist17_xMSB_uid148_vecTranslateTest_b_5.ena
en[0] => dspba_delay:redist14_xMSB_uid165_vecTranslateTest_b_4.ena
en[0] => dspba_delay:redist13_xMSB_uid182_vecTranslateTest_b_4.ena
en[0] => dspba_delay:redist10_xMSB_uid199_vecTranslateTest_b_3.ena
en[0] => dspba_delay:redist9_xMSB_uid216_vecTranslateTest_b_3.ena
en[0] => dspba_delay:redist6_xMSB_uid233_vecTranslateTest_b_2.ena
en[0] => dspba_delay:redist5_xMSB_uid250_vecTranslateTest_b_2.ena
en[0] => dspba_delay:redist2_xMSB_uid267_vecTranslateTest_b_1.ena
en[0] => dspba_delay:redist1_xMSB_uid284_vecTranslateTest_b_1.ena
en[0] => dspba_delay:xNotZero_uid17_vecTranslateTest_delay.ena
en[0] => dspba_delay:redist30_xNotZero_uid17_vecTranslateTest_q_8.ena
en[0] => dspba_delay:yNotZero_uid15_vecTranslateTest_delay.ena
en[0] => dspba_delay:redist31_yNotZero_uid15_vecTranslateTest_q_8.ena
en[0] => dspba_delay:redist33_signX_uid7_vecTranslateTest_b_9.ena
en[0] => dspba_delay:redist32_signY_uid8_vecTranslateTest_b_9.ena
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[39].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[38].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[37].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[36].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[35].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[34].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[33].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[32].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[31].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[30].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[29].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[28].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[27].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[26].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[25].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[24].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[23].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[22].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[21].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[20].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[19].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[18].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[17].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[16].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[15].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[14].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[13].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[12].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[11].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[10].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[9].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[8].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[7].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[6].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[5].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[4].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[3].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[2].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[1].ENA
en[0] => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[0].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[16].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[15].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[14].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[13].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[12].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[11].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[10].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[9].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[8].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[7].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[6].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[5].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[4].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[3].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[2].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[1].ENA
en[0] => atanResPostExc_uid326_vecTranslateTest_q[0].ENA
q[0] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= Add71.DB_MAX_OUTPUT_PORT_TYPE
r[0] <= Add68.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Add68.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Add68.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Add68.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Add68.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Add68.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Add68.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Add68.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Add68.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Add68.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Add68.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Add68.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Add68.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Add68.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Add68.DB_MAX_OUTPUT_PORT_TYPE
clk => dspba_delay:redist27_yip1_2_uid49_vecTranslateTest_b_1.clk
clk => atanResPostExc_uid326_vecTranslateTest_q[0].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[1].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[2].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[3].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[4].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[5].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[6].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[7].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[8].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[9].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[10].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[11].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[12].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[13].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[14].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[15].CLK
clk => atanResPostExc_uid326_vecTranslateTest_q[16].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[0].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[1].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[2].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[3].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[4].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[5].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[6].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[7].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[8].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[9].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[10].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[11].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[12].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[13].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[14].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[15].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[16].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[17].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[18].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[19].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[20].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[21].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[22].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[23].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[24].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[25].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[26].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[27].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[28].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[29].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[30].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[31].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[32].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[33].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[34].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[35].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[36].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[37].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[38].CLK
clk => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[39].CLK
clk => dspba_delay:redist28_xip1_2_uid48_vecTranslateTest_b_1.clk
clk => dspba_delay:redist23_yip1_4_uid87_vecTranslateTest_b_1.clk
clk => dspba_delay:redist24_xip1_4_uid86_vecTranslateTest_b_1.clk
clk => dspba_delay:redist19_yip1_6_uid125_vecTranslateTest_b_1.clk
clk => dspba_delay:redist20_xip1_6_uid124_vecTranslateTest_b_1.clk
clk => dspba_delay:redist16_xip1_8_uid162_vecTranslateTest_b_1.clk
clk => dspba_delay:redist15_yip1_8_uid163_vecTranslateTest_b_1.clk
clk => dspba_delay:redist12_xip1_10_uid196_vecTranslateTest_b_1.clk
clk => dspba_delay:redist11_yip1_10_uid197_vecTranslateTest_b_1.clk
clk => dspba_delay:redist8_xip1_12_uid230_vecTranslateTest_b_1.clk
clk => dspba_delay:redist7_yip1_12_uid231_vecTranslateTest_b_1.clk
clk => dspba_delay:redist4_xip1_14_uid264_vecTranslateTest_b_1.clk
clk => dspba_delay:redist3_yip1_14_uid265_vecTranslateTest_b_1.clk
clk => dspba_delay:redist0_outMagPreCstMult_uid338_vecTranslateTest_b_1.clk
clk => dspba_delay:redist29_xMSB_uid32_vecTranslateTest_b_8.clk
clk => dspba_delay:redist26_xMSB_uid51_vecTranslateTest_b_7.clk
clk => dspba_delay:redist25_xMSB_uid70_vecTranslateTest_b_7.clk
clk => dspba_delay:redist22_xMSB_uid89_vecTranslateTest_b_6.clk
clk => dspba_delay:redist21_xMSB_uid108_vecTranslateTest_b_6.clk
clk => dspba_delay:redist18_xMSB_uid127_vecTranslateTest_b_5.clk
clk => dspba_delay:redist17_xMSB_uid148_vecTranslateTest_b_5.clk
clk => dspba_delay:redist14_xMSB_uid165_vecTranslateTest_b_4.clk
clk => dspba_delay:redist13_xMSB_uid182_vecTranslateTest_b_4.clk
clk => dspba_delay:redist10_xMSB_uid199_vecTranslateTest_b_3.clk
clk => dspba_delay:redist9_xMSB_uid216_vecTranslateTest_b_3.clk
clk => dspba_delay:redist6_xMSB_uid233_vecTranslateTest_b_2.clk
clk => dspba_delay:redist5_xMSB_uid250_vecTranslateTest_b_2.clk
clk => dspba_delay:redist2_xMSB_uid267_vecTranslateTest_b_1.clk
clk => dspba_delay:redist1_xMSB_uid284_vecTranslateTest_b_1.clk
clk => dspba_delay:xNotZero_uid17_vecTranslateTest_delay.clk
clk => dspba_delay:redist30_xNotZero_uid17_vecTranslateTest_q_8.clk
clk => dspba_delay:yNotZero_uid15_vecTranslateTest_delay.clk
clk => dspba_delay:redist31_yNotZero_uid15_vecTranslateTest_q_8.clk
clk => dspba_delay:redist33_signX_uid7_vecTranslateTest_b_9.clk
clk => dspba_delay:redist32_signY_uid8_vecTranslateTest_b_9.clk
areset => dspba_delay:redist27_yip1_2_uid49_vecTranslateTest_b_1.aclr
areset => atanResPostExc_uid326_vecTranslateTest_q[0].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[1].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[2].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[3].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[4].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[5].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[6].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[7].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[8].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[9].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[10].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[11].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[12].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[13].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[14].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[15].ACLR
areset => atanResPostExc_uid326_vecTranslateTest_q[16].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[0].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[1].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[2].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[3].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[4].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[5].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[6].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[7].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[8].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[9].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[10].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[11].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[12].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[13].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[14].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[15].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[16].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[17].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[18].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[19].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[20].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[21].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[22].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[23].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[24].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[25].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[26].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[27].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[28].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[29].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[30].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[31].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[32].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[33].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[34].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[35].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[36].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[37].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[38].ACLR
areset => lev2_a0_uid356_cstMultOutMag_uid339_vecTranslateTest_o[39].ACLR
areset => dspba_delay:redist28_xip1_2_uid48_vecTranslateTest_b_1.aclr
areset => dspba_delay:redist23_yip1_4_uid87_vecTranslateTest_b_1.aclr
areset => dspba_delay:redist24_xip1_4_uid86_vecTranslateTest_b_1.aclr
areset => dspba_delay:redist19_yip1_6_uid125_vecTranslateTest_b_1.aclr
areset => dspba_delay:redist20_xip1_6_uid124_vecTranslateTest_b_1.aclr
areset => dspba_delay:redist16_xip1_8_uid162_vecTranslateTest_b_1.aclr
areset => dspba_delay:redist15_yip1_8_uid163_vecTranslateTest_b_1.aclr
areset => dspba_delay:redist12_xip1_10_uid196_vecTranslateTest_b_1.aclr
areset => dspba_delay:redist11_yip1_10_uid197_vecTranslateTest_b_1.aclr
areset => dspba_delay:redist8_xip1_12_uid230_vecTranslateTest_b_1.aclr
areset => dspba_delay:redist7_yip1_12_uid231_vecTranslateTest_b_1.aclr
areset => dspba_delay:redist4_xip1_14_uid264_vecTranslateTest_b_1.aclr
areset => dspba_delay:redist3_yip1_14_uid265_vecTranslateTest_b_1.aclr
areset => dspba_delay:redist0_outMagPreCstMult_uid338_vecTranslateTest_b_1.aclr
areset => dspba_delay:redist29_xMSB_uid32_vecTranslateTest_b_8.aclr
areset => dspba_delay:redist26_xMSB_uid51_vecTranslateTest_b_7.aclr
areset => dspba_delay:redist25_xMSB_uid70_vecTranslateTest_b_7.aclr
areset => dspba_delay:redist22_xMSB_uid89_vecTranslateTest_b_6.aclr
areset => dspba_delay:redist21_xMSB_uid108_vecTranslateTest_b_6.aclr
areset => dspba_delay:redist18_xMSB_uid127_vecTranslateTest_b_5.aclr
areset => dspba_delay:redist17_xMSB_uid148_vecTranslateTest_b_5.aclr
areset => dspba_delay:redist14_xMSB_uid165_vecTranslateTest_b_4.aclr
areset => dspba_delay:redist13_xMSB_uid182_vecTranslateTest_b_4.aclr
areset => dspba_delay:redist10_xMSB_uid199_vecTranslateTest_b_3.aclr
areset => dspba_delay:redist9_xMSB_uid216_vecTranslateTest_b_3.aclr
areset => dspba_delay:redist6_xMSB_uid233_vecTranslateTest_b_2.aclr
areset => dspba_delay:redist5_xMSB_uid250_vecTranslateTest_b_2.aclr
areset => dspba_delay:redist2_xMSB_uid267_vecTranslateTest_b_1.aclr
areset => dspba_delay:redist1_xMSB_uid284_vecTranslateTest_b_1.aclr
areset => dspba_delay:xNotZero_uid17_vecTranslateTest_delay.aclr
areset => dspba_delay:redist30_xNotZero_uid17_vecTranslateTest_q_8.aclr
areset => dspba_delay:yNotZero_uid15_vecTranslateTest_delay.aclr
areset => dspba_delay:redist31_yNotZero_uid15_vecTranslateTest_q_8.aclr
areset => dspba_delay:redist33_signX_uid7_vecTranslateTest_b_9.aclr
areset => dspba_delay:redist32_signY_uid8_vecTranslateTest_b_9.aclr


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist27_yip1_2_uid49_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist28_xip1_2_uid48_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist23_yip1_4_uid87_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist24_xip1_4_uid86_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist19_yip1_6_uid125_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist20_xip1_6_uid124_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist16_xip1_8_uid162_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist15_yip1_8_uid163_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist12_xip1_10_uid196_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist11_yip1_10_uid197_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist8_xip1_12_uid230_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist7_yip1_12_uid231_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist4_xip1_14_uid264_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
clk => delay_signals[0][21].CLK
clk => delay_signals[0][22].CLK
clk => delay_signals[0][23].CLK
clk => delay_signals[0][24].CLK
clk => delay_signals[0][25].CLK
clk => delay_signals[0][26].CLK
clk => delay_signals[0][27].CLK
clk => delay_signals[0][28].CLK
clk => delay_signals[0][29].CLK
clk => delay_signals[0][30].CLK
clk => delay_signals[0][31].CLK
clk => delay_signals[0][32].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
aclr => delay_signals[0][21].ACLR
aclr => delay_signals[0][22].ACLR
aclr => delay_signals[0][23].ACLR
aclr => delay_signals[0][24].ACLR
aclr => delay_signals[0][25].ACLR
aclr => delay_signals[0][26].ACLR
aclr => delay_signals[0][27].ACLR
aclr => delay_signals[0][28].ACLR
aclr => delay_signals[0][29].ACLR
aclr => delay_signals[0][30].ACLR
aclr => delay_signals[0][31].ACLR
aclr => delay_signals[0][32].ACLR
ena => delay_signals[0][32].ENA
ena => delay_signals[0][31].ENA
ena => delay_signals[0][30].ENA
ena => delay_signals[0][29].ENA
ena => delay_signals[0][28].ENA
ena => delay_signals[0][27].ENA
ena => delay_signals[0][26].ENA
ena => delay_signals[0][25].ENA
ena => delay_signals[0][24].ENA
ena => delay_signals[0][23].ENA
ena => delay_signals[0][22].ENA
ena => delay_signals[0][21].ENA
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xin[21] => delay_signals[0][21].DATAIN
xin[22] => delay_signals[0][22].DATAIN
xin[23] => delay_signals[0][23].DATAIN
xin[24] => delay_signals[0][24].DATAIN
xin[25] => delay_signals[0][25].DATAIN
xin[26] => delay_signals[0][26].DATAIN
xin[27] => delay_signals[0][27].DATAIN
xin[28] => delay_signals[0][28].DATAIN
xin[29] => delay_signals[0][29].DATAIN
xin[30] => delay_signals[0][30].DATAIN
xin[31] => delay_signals[0][31].DATAIN
xin[32] => delay_signals[0][32].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE
xout[21] <= delay_signals[0][21].DB_MAX_OUTPUT_PORT_TYPE
xout[22] <= delay_signals[0][22].DB_MAX_OUTPUT_PORT_TYPE
xout[23] <= delay_signals[0][23].DB_MAX_OUTPUT_PORT_TYPE
xout[24] <= delay_signals[0][24].DB_MAX_OUTPUT_PORT_TYPE
xout[25] <= delay_signals[0][25].DB_MAX_OUTPUT_PORT_TYPE
xout[26] <= delay_signals[0][26].DB_MAX_OUTPUT_PORT_TYPE
xout[27] <= delay_signals[0][27].DB_MAX_OUTPUT_PORT_TYPE
xout[28] <= delay_signals[0][28].DB_MAX_OUTPUT_PORT_TYPE
xout[29] <= delay_signals[0][29].DB_MAX_OUTPUT_PORT_TYPE
xout[30] <= delay_signals[0][30].DB_MAX_OUTPUT_PORT_TYPE
xout[31] <= delay_signals[0][31].DB_MAX_OUTPUT_PORT_TYPE
xout[32] <= delay_signals[0][32].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist3_yip1_14_uid265_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
clk => delay_signals[0][18].CLK
clk => delay_signals[0][19].CLK
clk => delay_signals[0][20].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
aclr => delay_signals[0][18].ACLR
aclr => delay_signals[0][19].ACLR
aclr => delay_signals[0][20].ACLR
ena => delay_signals[0][20].ENA
ena => delay_signals[0][19].ENA
ena => delay_signals[0][18].ENA
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xin[18] => delay_signals[0][18].DATAIN
xin[19] => delay_signals[0][19].DATAIN
xin[20] => delay_signals[0][20].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE
xout[18] <= delay_signals[0][18].DB_MAX_OUTPUT_PORT_TYPE
xout[19] <= delay_signals[0][19].DB_MAX_OUTPUT_PORT_TYPE
xout[20] <= delay_signals[0][20].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist0_outMagPreCstMult_uid338_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
clk => delay_signals[0][1].CLK
clk => delay_signals[0][2].CLK
clk => delay_signals[0][3].CLK
clk => delay_signals[0][4].CLK
clk => delay_signals[0][5].CLK
clk => delay_signals[0][6].CLK
clk => delay_signals[0][7].CLK
clk => delay_signals[0][8].CLK
clk => delay_signals[0][9].CLK
clk => delay_signals[0][10].CLK
clk => delay_signals[0][11].CLK
clk => delay_signals[0][12].CLK
clk => delay_signals[0][13].CLK
clk => delay_signals[0][14].CLK
clk => delay_signals[0][15].CLK
clk => delay_signals[0][16].CLK
clk => delay_signals[0][17].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[0][1].ACLR
aclr => delay_signals[0][2].ACLR
aclr => delay_signals[0][3].ACLR
aclr => delay_signals[0][4].ACLR
aclr => delay_signals[0][5].ACLR
aclr => delay_signals[0][6].ACLR
aclr => delay_signals[0][7].ACLR
aclr => delay_signals[0][8].ACLR
aclr => delay_signals[0][9].ACLR
aclr => delay_signals[0][10].ACLR
aclr => delay_signals[0][11].ACLR
aclr => delay_signals[0][12].ACLR
aclr => delay_signals[0][13].ACLR
aclr => delay_signals[0][14].ACLR
aclr => delay_signals[0][15].ACLR
aclr => delay_signals[0][16].ACLR
aclr => delay_signals[0][17].ACLR
ena => delay_signals[0][17].ENA
ena => delay_signals[0][16].ENA
ena => delay_signals[0][15].ENA
ena => delay_signals[0][14].ENA
ena => delay_signals[0][13].ENA
ena => delay_signals[0][12].ENA
ena => delay_signals[0][11].ENA
ena => delay_signals[0][10].ENA
ena => delay_signals[0][9].ENA
ena => delay_signals[0][8].ENA
ena => delay_signals[0][7].ENA
ena => delay_signals[0][6].ENA
ena => delay_signals[0][5].ENA
ena => delay_signals[0][4].ENA
ena => delay_signals[0][3].ENA
ena => delay_signals[0][2].ENA
ena => delay_signals[0][1].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xin[1] => delay_signals[0][1].DATAIN
xin[2] => delay_signals[0][2].DATAIN
xin[3] => delay_signals[0][3].DATAIN
xin[4] => delay_signals[0][4].DATAIN
xin[5] => delay_signals[0][5].DATAIN
xin[6] => delay_signals[0][6].DATAIN
xin[7] => delay_signals[0][7].DATAIN
xin[8] => delay_signals[0][8].DATAIN
xin[9] => delay_signals[0][9].DATAIN
xin[10] => delay_signals[0][10].DATAIN
xin[11] => delay_signals[0][11].DATAIN
xin[12] => delay_signals[0][12].DATAIN
xin[13] => delay_signals[0][13].DATAIN
xin[14] => delay_signals[0][14].DATAIN
xin[15] => delay_signals[0][15].DATAIN
xin[16] => delay_signals[0][16].DATAIN
xin[17] => delay_signals[0][17].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE
xout[1] <= delay_signals[0][1].DB_MAX_OUTPUT_PORT_TYPE
xout[2] <= delay_signals[0][2].DB_MAX_OUTPUT_PORT_TYPE
xout[3] <= delay_signals[0][3].DB_MAX_OUTPUT_PORT_TYPE
xout[4] <= delay_signals[0][4].DB_MAX_OUTPUT_PORT_TYPE
xout[5] <= delay_signals[0][5].DB_MAX_OUTPUT_PORT_TYPE
xout[6] <= delay_signals[0][6].DB_MAX_OUTPUT_PORT_TYPE
xout[7] <= delay_signals[0][7].DB_MAX_OUTPUT_PORT_TYPE
xout[8] <= delay_signals[0][8].DB_MAX_OUTPUT_PORT_TYPE
xout[9] <= delay_signals[0][9].DB_MAX_OUTPUT_PORT_TYPE
xout[10] <= delay_signals[0][10].DB_MAX_OUTPUT_PORT_TYPE
xout[11] <= delay_signals[0][11].DB_MAX_OUTPUT_PORT_TYPE
xout[12] <= delay_signals[0][12].DB_MAX_OUTPUT_PORT_TYPE
xout[13] <= delay_signals[0][13].DB_MAX_OUTPUT_PORT_TYPE
xout[14] <= delay_signals[0][14].DB_MAX_OUTPUT_PORT_TYPE
xout[15] <= delay_signals[0][15].DB_MAX_OUTPUT_PORT_TYPE
xout[16] <= delay_signals[0][16].DB_MAX_OUTPUT_PORT_TYPE
xout[17] <= delay_signals[0][17].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist29_xMSB_uid32_vecTranslateTest_b_8
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[7][0].ACLR
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[7][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist26_xMSB_uid51_vecTranslateTest_b_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[6][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist25_xMSB_uid70_vecTranslateTest_b_7
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[6][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist22_xMSB_uid89_vecTranslateTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist21_xMSB_uid108_vecTranslateTest_b_6
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[5][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist18_xMSB_uid127_vecTranslateTest_b_5
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist17_xMSB_uid148_vecTranslateTest_b_5
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[4][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist14_xMSB_uid165_vecTranslateTest_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist13_xMSB_uid182_vecTranslateTest_b_4
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[3][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist10_xMSB_uid199_vecTranslateTest_b_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist9_xMSB_uid216_vecTranslateTest_b_3
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[2][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist6_xMSB_uid233_vecTranslateTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist5_xMSB_uid250_vecTranslateTest_b_2
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[1][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist2_xMSB_uid267_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist1_xMSB_uid284_vecTranslateTest_b_1
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:xNotZero_uid17_vecTranslateTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist30_xNotZero_uid17_vecTranslateTest_q_8
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[6][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:yNotZero_uid15_vecTranslateTest_delay
clk => delay_signals[0][0].CLK
aclr => delay_signals[0][0].ACLR
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[0][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist31_yNotZero_uid15_vecTranslateTest_q_8
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[6][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist33_signX_uid7_vecTranslateTest_b_9
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[8][0].ACLR
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[8][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


|fft_atan2_v2|cordic_atan2_v2:inst7|cordic_atan2_v2_CORDIC_0:cordic_0|dspba_delay:redist32_signY_uid8_vecTranslateTest_b_9
clk => delay_signals[0][0].CLK
clk => delay_signals[1][0].CLK
clk => delay_signals[2][0].CLK
clk => delay_signals[3][0].CLK
clk => delay_signals[4][0].CLK
clk => delay_signals[5][0].CLK
clk => delay_signals[6][0].CLK
clk => delay_signals[7][0].CLK
clk => delay_signals[8][0].CLK
aclr => delay_signals[0][0].ACLR
aclr => delay_signals[1][0].ACLR
aclr => delay_signals[2][0].ACLR
aclr => delay_signals[3][0].ACLR
aclr => delay_signals[4][0].ACLR
aclr => delay_signals[5][0].ACLR
aclr => delay_signals[6][0].ACLR
aclr => delay_signals[7][0].ACLR
aclr => delay_signals[8][0].ACLR
ena => delay_signals[8][0].ENA
ena => delay_signals[7][0].ENA
ena => delay_signals[6][0].ENA
ena => delay_signals[5][0].ENA
ena => delay_signals[4][0].ENA
ena => delay_signals[3][0].ENA
ena => delay_signals[2][0].ENA
ena => delay_signals[1][0].ENA
ena => delay_signals[0][0].ENA
xin[0] => delay_signals[8][0].DATAIN
xout[0] <= delay_signals[0][0].DB_MAX_OUTPUT_PORT_TYPE


