"Address
Offset","Register Name","Description","Size"
"0x00","AUX_IRQ","Auxiliary Interrupt status","3"
"0x04","AUX_ENABLES","Auxiliary enables","3"
"0x40","AUX_MU_IO_REG","Mini UART I/O Data","8"
"0x44","AUX_MU_IER_REG","Mini UART Interrupt Enable","8"
"0x48","AUX_MU_IIR_REG","Mini UART Interrupt Identify","8"
"0x4C","AUX_MU_LCR_REG","Mini UART Line Control","8"
"0x50","AUX_MU_MCR_REG","Mini UART Modem Control","8"
"0x54","AUX_MU_LSR_REG","Mini UART Line Status","8"
"0x58","AUX_MU_MSR_REG","Mini UART Modem Status","8"
"0x5C","AUX_MU_SCRATCH","Mini UART Scratch","8"
"0x60","AUX_MU_CNTL_REG","Mini UART Extra Control","8"
"0x64","AUX_MU_STAT_REG","Mini UART Extra Status","32"
"0x68","AUX_MU_BAUD_REG","Mini UART Baudrate","16"
"0x80","AUX_SPI1_CNTL0_REG","SPI 1 Control register 0","32"
"0x84","AUX_SPI1_CNTL1_REG","SPI 1 Control register 1","8"
"0x88","AUX_SPI1_STAT_REG","SPI 1 Status","32"
"0x8C","AUX_SPI1_PEEK_REG","SPI 1 Peek","16"
"0xA0","AUX_SPI1_IO_REG","SPI 1 Data","32"
"0xA4","AUX_SPI1_IO_REG","SPI 1 Data","32"
"0xA8","AUX_SPI1_IO_REG","SPI 1 Data","32"
"0xAC","AUX_SPI1_IO_REG","SPI 1 Data","32"
"0xB0","AUX_SPI1_TXHOLD_REG","SPI 1 Extended Data","32"
"0xB4","AUX_SPI1_TXHOLD_REG","SPI 1 Extended Data","32"
"0xB8","AUX_SPI1_TXHOLD_REG","SPI 1 Extended Data","32"
"0xBC","AUX_SPI1_TXHOLD_REG","SPI 1 Extended Data","32"
"0xC0","AUX_SPI2_CNTL0_REG","SPI 2 Control register 0","32"
"0xC4","AUX_SPI2_CNTL1_REG","SPI 2 Control register 1","8"
"0xC8","AUX_SPI2_STAT_REG","SPI 2 Status","32"
"0xCC","AUX_SPI2_PEEK_REG","SPI 2 Peek","16"
"0xE0","AUX_SPI2_IO_REG","SPI 2 Data","32"
"0xE4","AUX_SPI2_IO_REG","SPI 2 Data","32"
"0xE8","AUX_SPI2_IO_REG","SPI 2 Data","32"
"0xEC","AUX_SPI2_IO_REG","SPI 2 Data","32"
"0xF0","AUX_SPI2_TXHOLD_REG","SPI 2 Extended Data","32"
"0xF4","AUX_SPI2_TXHOLD_REG","SPI 2 Extended Data","32"
"0xF8","AUX_SPI2_TXHOLD_REG","SPI 2 Extended Data","32"
"0xFC","AUX_SPI2_TXHOLD_REG","SPI 2 Extended Data","32"
