<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — vhdl stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="model.html">model</a></span> (17)
<br/><span class="tag"><a href="design.html">design</a></span> (16)
<br/><span class="tag"><a href="system.html">system</a></span> (16)
<br/><span class="tag"><a href="simul.html">simul</a></span> (13)
<br/><span class="tag"><a href="use.html">use</a></span> (12)
</div>
<h2><span class="ttl">Stem</span> vhdl$ (<a href="../words.html">all stems</a>)</h2>
<h3>83 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-DietrichEH.html">DATE-2010-DietrichEH</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Digital statistical analysis using VHDL (<abbr title="Manfred Dietrich">MD</abbr>, <abbr title="Uwe Eichler">UE</abbr>, <abbr title="Joachim Haase">JH</abbr>), pp. 1007–1010.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/iticse.png" alt="ITiCSE"/><a href="../ITiCSE-2010-ShoufanLR.html">ITiCSE-2010-ShoufanLR</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>A platform for visualizing digital circuit synthesis with VHDL (<abbr title="Abdulhadi Shoufan">AS</abbr>, <abbr title="Zheng Lu">ZL</abbr>, <abbr title="Guido Rößling">GR</abbr>), pp. 294–298.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/ecmfa.png" alt="ECMFA"/><a href="../ECMDA-FA-2008-WoodAHM.html">ECMDA-FA-2008-WoodAHM</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span></dt><dd>Array OL Descriptions of Repetitive Structures in VHDL (<abbr title="Stephen Wood">SW</abbr>, <abbr title="David H. Akehurst">DHA</abbr>, <abbr title="W. Gareth J. Howells">WGJH</abbr>, <abbr title="Klaus D. McDonald-Maier">KDMM</abbr>), pp. 137–152.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-GruianW.html">SAC-2008-GruianW</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span></dt><dd>VHDL vs. Bluespec system verilog: a case study on a Java embedded architecture (<abbr title="Flavius Gruian">FG</abbr>, <abbr title="Mark Westmijze">MW</abbr>), pp. 1492–1497.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-BaileyMBLA.html">DATE-DF-2004-BaileyMBLA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Improving Design and Verification Productivity with VHDL-200x (<abbr title="Stephen Bailey">SB</abbr>, <abbr title="Erich Marschner">EM</abbr>, <abbr title="Jayaram Bhasker">JB</abbr>, <abbr title="Jim Lewis">JL</abbr>, <abbr title="Peter J. Ashenden">PJA</abbr>), pp. 332–335.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-HeckerCLBLO.html">DATE-DF-2004-HeckerCLBLO</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span></dt><dd>VHDL-AMS Library Development for Pacemaker Applications (<abbr title="B. Hecker">BH</abbr>, <abbr title="M. Chavassieux">MC</abbr>, <abbr title="M. Laflutte">ML</abbr>, <abbr title="E. Beguin">EB</abbr>, <abbr title="L. Lagasse">LL</abbr>, <abbr title="Jean Oudinot">JO</abbr>), pp. 338–341.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-ReNR.html">DATE-v1-2004-ReNR</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>A Tool for Automatic Generation of RTL-Level VHDL Description of RNS FIR Filters (<abbr title="Andrea Del Re">ADR</abbr>, <abbr title="Alberto Nannarelli">AN</abbr>, <abbr title="Marco Re">MR</abbr>), pp. 686–687.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-WilsonRBKB.html">DATE-v1-2004-WilsonRBKB</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Mixed-Domain Behavioural Modeling of Ferromagnetic Hysteresis Implemented in VHDL-AMS (<abbr title="Peter R. Wilson">PRW</abbr>, <abbr title="J. Neil Ross">JNR</abbr>, <abbr title="Andrew D. Brown">ADB</abbr>, <abbr title="Tom J. Kazmierski">TJK</abbr>, <abbr title="Jerzy Baranowski">JB</abbr>), pp. 742–743.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-Fitzpatric.html">DATE-v2-2004-Fitzpatric</a></dt><dd>System Verilog for VHDL Users (<abbr title="Tom Fitzpatric">TF</abbr>), pp. 1334–1341.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-AholaWS.html">DATE-2003-AholaWS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Bluetooth Transceiver Design with VHDL-AMS (<abbr title="Rami Ahola">RA</abbr>, <abbr title="Daniel Wallner">DW</abbr>, <abbr title="Marius Sida">MS</abbr>), pp. 20268–20273.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-BombanaB.html">DATE-2003-BombanaB</a> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>SystemC-VHDL Co-Simulation and Synthesis in the HW Domain (<abbr title="Massimo Bombana">MB</abbr>, <abbr title="Francesco Bruschi">FB</abbr>), pp. 20101–20105.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2002-MadesG.html">DAC-2002-MadesG</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Regularization of hierarchical VHDL-AMS models using bipartite graphs (<abbr title="Jochen Mades">JM</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 548–551.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-Leveugle.html">DATE-2002-Leveugle</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>Automatic Modifications of High Level VHDL Descriptions for Fault Detection or Tolerance (<abbr title="Régis Leveugle">RL</abbr>), pp. 837–841.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-WilsonRZBK.html">DATE-2002-WilsonRZBK</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Behavioural Modelling of Operational Amplifier Faults Using VHDL-AMS (<abbr title="Peter R. Wilson">PRW</abbr>, <abbr title="J. Neil Ross">JNR</abbr>, <abbr title="Mark Zwolinski">MZ</abbr>, <abbr title="Andrew D. Brown">ADB</abbr>, <abbr title="Yavuz Kiliç">YK</abbr>), p. 1133.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../SAS-2002-Hymans.html">SAS-2002-Hymans</a> <span class="tag"><a href="../tag/abstract%20interpretation.html" title="abstract interpretation">#abstract interpretation</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/safety.html" title="safety">#safety</a></span></dt><dd>Checking Safety Properties of Behavioral VHDL Descriptions by Abstract Interpretation (<abbr title="Charles Hymans">CH</abbr>), pp. 444–460.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-JaniszewskiHM.html">DAC-2001-JaniszewskiHM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>VHDL-Based Design and Design Methodology for Reusable High Performance Direct Digital Frequency Synthesizers (<abbr title="Ireneusz Janiszewski">IJ</abbr>, <abbr title="Bernhard Hoppe">BH</abbr>, <abbr title="Hermann Meuth">HM</abbr>), pp. 573–578.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-RonaK.html">DATE-2001-RonaK</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Modelling SoC devices for virtual test using VHDL (<abbr title="Marco Rona">MR</abbr>, <abbr title="Gunter Krampl">GK</abbr>), pp. 770–771.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-StuikysZDM.html">DATE-2001-StuikysZDM</a> <span class="tag"><a href="../tag/component.html" title="component">#component</a></span></dt><dd>Two approaches for developing generic components in VHDL (<abbr title="Vytautas Stuikys">VS</abbr>, <abbr title="Giedrius Ziberkas">GZ</abbr>, <abbr title="Robertas Damasevicius">RD</abbr>, <abbr title="Giedrius Majauskas">GM</abbr>), p. 800.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-FinF.html">DATE-2000-FinF</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>A VHDL Error Simulator for Functional Test Generation (<abbr title="Alessandro Fin">AF</abbr>, <abbr title="Franco Fummi">FF</abbr>), pp. 390–395.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-LungeanuS.html">DATE-2000-LungeanuS</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel and Distributed VHDL Simulation (<abbr title="Dragos Lungeanu">DL</abbr>, <abbr title="C.-J. Richard Shi">CJRS</abbr>), pp. 658–662.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-PeraliasARH.html">DATE-2000-PeraliasARH</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>A Vhdl-Based Methodology for Design and Verification of Pipeline A/D Converters (<abbr title="Eduardo J. Peralías">EJP</abbr>, <abbr title="Antonio J. Acosta">AJA</abbr>, <abbr title="Adoración Rueda">AR</abbr>, <abbr title="José L. Huertas">JLH</abbr>), pp. 534–538.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1999-HansenNR.html">DAC-1999-HansenNR</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>An Approach for Extracting RT Timing Information to Annotate Algorithmic VHDL Specifications (<abbr title="Cordula Hansen">CH</abbr>, <abbr title="Francisco Nascimento">FN</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), pp. 678–683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-BarnaR.html">DATE-1999-BarnaR</a> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Object-Oriented Reuse Methodology for VHDL (<abbr title="Cristina Barna">CB</abbr>, <abbr title="Wolfgang Rosenstiel">WR</abbr>), p. 689–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-BreuerMBFLK.html">DATE-1999-BreuerMBFLK</a> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Reasoning about VHDL and VHDL-AMS using Denotational Semantics (<abbr title="Peter T. Breuer">PTB</abbr>, <abbr title="Natividad Martínez Madrid">NMM</abbr>, <abbr title="Jonathan P. Bowen">JPB</abbr>, <abbr title="Robert B. France">RBF</abbr>, <abbr title="Maria M. Larrondo-Petrie">MMLP</abbr>, <abbr title="Carlos Delgado Kloos">CDK</abbr>), pp. 346–352.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-DoboliV.html">DATE-1999-DoboliV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A VHDL-AMS Compiler and Architecture Generator for Behavioral Synthesis of Analog Systems (<abbr title="Alex Doboli">AD</abbr>, <abbr title="Ranga Vemuri">RV</abbr>), pp. 338–345.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-FerrandiFGS.html">DATE-1999-FerrandiFGS</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Symbolic Functional Vector Generation for VHDL Specifications (<abbr title="Fabrizio Ferrandi">FF</abbr>, <abbr title="Franco Fummi">FF</abbr>, <abbr title="Luca Gerli">LG</abbr>, <abbr title="Donatella Sciuto">DS</abbr>), p. 442–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-MartinolleDCF.html">DATE-1999-MartinolleDCF</a> <span class="tag"><a href="../tag/user%20interface.html" title="user interface">#user interface</a></span></dt><dd>Interoperability of Verilog/VHDL Procedural Language Interfaces to Build a Mixed Language GUI (<abbr title="Françoise Martinolle">FM</abbr>, <abbr title="Charles Dawson">CD</abbr>, <abbr title="Debra Corlette">DC</abbr>, <abbr title="Mike Floyd">MF</abbr>), pp. 788–789.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-Sasaki.html">DATE-1999-Sasaki</a> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span> <span class="tag"><a href="../tag/state%20machine.html" title="state machine">#state machine</a></span></dt><dd>A Formal Semantics for Verilog-VHDL Simulation Interoperability by Abstact State Machine (<abbr title="Hisashi Sasaki">HS</abbr>), p. 353–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-TabbaraSSFL.html">DATE-1999-TabbaraSSFL</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast Hardware-Software Co-simulation Using VHDL Models (<abbr title="Bassam Tabbara">BT</abbr>, <abbr title="Marco Sgroi">MS</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>, <abbr title="Enrica Filippi">EF</abbr>, <abbr title="Luciano Lavagno">LL</abbr>), p. 309–?.</dd> 
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1999-X.html">DATE-1999-X</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Java, VHDL-AMS, ADA or C for System Level Specifications?, p. 720.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-1999-LopezVV.html">AdaEurope-1999-LopezVV</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Hardware/Software Embedded System Specifiaction and Design Using Ada and VHDL (<abbr title="Adrian López">AL</abbr>, <abbr title="Maite Veiga">MV</abbr>, <abbr title="Eugenio Villar">EV</abbr>), pp. 356–370.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-CoppensAR.html">DATE-1998-CoppensAR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>VHDL Modelling and Analysis of Fault Secure Systems (<abbr title="Jason Coppens">JC</abbr>, <abbr title="Dhamin Al-Khalili">DAK</abbr>, <abbr title="Come Rozon">CR</abbr>), pp. 148–152.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Kazmierski.html">DATE-1998-Kazmierski</a></dt><dd>A Formal Description of VHDL-AMS Analogue Systems (<abbr title="Tom J. Kazmierski">TJK</abbr>), pp. 916–920.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-MoserM.html">DATE-1998-MoserM</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>VHDL-AMS: The Missing Link in System Design — Experiments with Unified Modelling in Automotive Engineering (<abbr title="Eduard Moser">EM</abbr>, <abbr title="Norbert Mittwollen">NM</abbr>), pp. 59–63.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Mrva.html">DATE-1998-Mrva</a> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="../tag/reuse.html" title="reuse">#reuse</a></span></dt><dd>Enhanced Reuse and Teamwork Capabilities for an Object-oriented Extension of VHDL (<abbr title="Michael Mrva">MM</abbr>), pp. 250–256.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Mutz.html">DATE-1998-Mutz</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Register Transfer Level VHDL Models without Clocks (<abbr title="Matthias Mutz">MM</abbr>), pp. 153–158.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Naroska.html">DATE-1998-Naroska</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Parallel VHDL Simulation (<abbr title="Edwin Naroska">EN</abbr>), pp. 159–163.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Nicoli.html">DATE-1998-Nicoli</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>Denotational Semantics of a Behavioral Subset of VHDL (<abbr title="Felix Nicoli">FN</abbr>), pp. 975–976.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-OlcozAIP.html">DATE-1998-OlcozAIP</a></dt><dd>VHDL Teamwork, Organization Units and Workspace Management (<abbr title="Serafín Olcoz">SO</abbr>, <abbr title="Lorenzo Ayuda">LA</abbr>, <abbr title="Ivan Izaguirre">II</abbr>, <abbr title="Olga Peñalba">OP</abbr>), pp. 297–302.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-Putzke-RomingRN.html">DATE-1998-Putzke-RomingRN</a> <span class="tag"><a href="../tag/flexibility.html" title="flexibility">#flexibility</a></span> <span class="tag"><a href="../tag/message%20passing.html" title="message passing">#message passing</a></span></dt><dd>A Flexible Message Passing Mechanism for Objective VHDL (<abbr title="Wolfram Putzke-Röming">WPR</abbr>, <abbr title="Martin Radetzki">MR</abbr>, <abbr title="Wolfgang Nebel">WN</abbr>), pp. 242–249.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-ReetzSK.html">DATE-1998-ReetzSK</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Specification in VHDL for Hardware Verification (<abbr title="Ralf Reetz">RR</abbr>, <abbr title="Klaus Schneider">KS</abbr>, <abbr title="Thomas Kropf">TK</abbr>), pp. 257–263.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-TanFY.html">DATE-1998-TanFY</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The Design of an Asynchronous VHDL Synthesizer (<abbr title="Sun-Yen Tan">SYT</abbr>, <abbr title="Stephen B. Furber">SBF</abbr>, <abbr title="Wen-Fang Yen">WFY</abbr>), pp. 44–51.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-WahlV.html">DATE-1998-WahlV</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>A VHDL SGRAM Model for the Validation Environment of a High Performance Graphic Processor (<abbr title="Michael G. Wahl">MGW</abbr>, <abbr title="Holger Völkel">HV</abbr>), pp. 937–938.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../SIGAda-1998-MillsP.html">SIGAda-1998-MillsP</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span></dt><dd>Hardware/Software Co-Design: VHDL and Ada 95 Code Migration and Integrated Analysis (<abbr title="Mike Mills">MM</abbr>, <abbr title="Greg Peterson">GP</abbr>), pp. 18–27.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-BauerE.html">DAC-1997-BauerE</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware/Software Co-Simulation in a VHDL-Based Test Bench Approach (<abbr title="Matthias Bauer">MB</abbr>, <abbr title="Wolfgang Ecker">WE</abbr>), pp. 774–779.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDTC-1997-WalkerG.html">EDTC-1997-WalkerG</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>VHDL extensions for complex transmission line simulation (<abbr title="Peter Walker">PW</abbr>, <abbr title="Sumit Ghosh">SG</abbr>), pp. 368–372.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-LeeHCF.html">DAC-1996-LeeHCF</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Domain-Specific High-Level Modeling and Synthesis for ATM Switch Design Using VHDL (<abbr title="Mike Tien-Chien Lee">MTCL</abbr>, <abbr title="Yu-Chin Hsu">YCH</abbr>, <abbr title="Ben Chen">BC</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 585–590.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-Smith.html">DAC-1996-Smith</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span></dt><dd>VHDL &amp; Verilog Compared &amp; Contrasted — Plus Modeled Example Written in VHDL, Verilog and C (<abbr title="Douglas J. Smith">DJS</abbr>), pp. 771–776.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-WunderLM.html">DAC-1996-WunderLM</a> <span class="tag"><a href="../tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>VAMP: A VHDL-Based Concept for Accurate Modeling and Post Layout Timing Simulation of Electronic Systems (<abbr title="Bernhard Wunder">BW</abbr>, <abbr title="Gunther Lehmann">GL</abbr>, <abbr title="Klaus D. Müller-Glaser">KDMG</abbr>), pp. 119–124.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-GiumaleK.html">DAC-1995-GiumaleK</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Information Models of VHDL (<abbr title="Cristian A. Giumale">CAG</abbr>, <abbr title="Hilary J. Kahn">HJK</abbr>), pp. 678–683.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-StollonP.html">DAC-1995-StollonP</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Measures of Syntactic Complexity for Modeling Behavioral VHDL (<abbr title="Neal S. Stollon">NSS</abbr>, <abbr title="John D. Provence">JDP</abbr>), pp. 684–689.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-WalkerG.html">DAC-1995-WalkerG</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Asynchronous, Distributed Event Driven Simulation Algorithm for Execution of VHDL on Parallel Processors (<abbr title="Peter A. Walker">PAW</abbr>, <abbr title="Sumit Ghosh">SG</abbr>), pp. 144–150.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-ZepterGM.html">DAC-1995-ZepterGM</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Digital Receiver Design Using VHDL Generation from Data Flow Graphs (<abbr title="Peter Zepter">PZ</abbr>, <abbr title="Thorsten Grötker">TG</abbr>, <abbr title="Heinrich Meyr">HM</abbr>), pp. 228–233.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1994-LeviaMR.html">DAC-1994-LeviaMR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Lessons in Language Design: Cost/Benefit analysis of VHDL Features (<abbr title="Oz Levia">OL</abbr>, <abbr title="Serge Maginot">SM</abbr>, <abbr title="Jacques Rouillard">JR</abbr>), pp. 447–453.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-BreuerFK.html">EDAC-1994-BreuerFK</a> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Clean formal semantics for VHDL (<abbr title="Peter T. Breuer">PTB</abbr>, <abbr title="Luis Sánchez Fernández">LSF</abbr>, <abbr title="Carlos Delgado Kloos">CDK</abbr>), pp. 641–647.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-FrosslK.html">EDAC-1994-FrosslK</a> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A New Model to Uniformly Represent the Function and Timing of MOS Circuits and its Application to VHDL Simulation (<abbr title="Jürgen Frößl">JF</abbr>, <abbr title="Thomas Kropf">TK</abbr>), pp. 343–348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ppdp.png" alt="PPDP"/><a href="../PLILP-1994-SaenzHRW.html">PLILP-1994-SaenzHRW</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Shared Memory System for Babel: a VHDL Specification (<abbr title="Fernando Sáenz">FS</abbr>, <abbr title="Werner Hans">WH</abbr>, <abbr title="José J. Ruz">JJR</abbr>, <abbr title="Stephan Winkler">SW</abbr>), pp. 461–462.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1993-Tatarnikov.html">DAC-1993-Tatarnikov</a></dt><dd>The State of VHDL in Russia (<abbr title="Yuri Tatarnikov">YT</abbr>), pp. 709–711.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1993-CourcoubetisDJ.html">CAV-1993-CourcoubetisDJ</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of timing Properties of VHDL (<abbr title="Costas Courcoubetis">CC</abbr>, <abbr title="Werner Damm">WD</abbr>, <abbr title="Bernhard Josko">BJ</abbr>), pp. 225–236.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-StollD.html">DAC-1992-StollD</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>High-Level Synthesis from VHDL with Exact Timing Constraints (<abbr title="A. Stoll">AS</abbr>, <abbr title="Peter Duzy">PD</abbr>), pp. 188–193.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-VishakantaiahAA.html">DAC-1992-VishakantaiahAA</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic Test Knowledge Extraction from VHDL (ATKET) (<abbr title="Praveen Vishakantaiah">PV</abbr>, <abbr title="Jacob A. Abraham">JAA</abbr>, <abbr title="Magdy S. Abadir">MSA</abbr>), pp. 273–278.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1991-PitchumaniMR.html">DAC-1991-PitchumaniMR</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A System for Fault Diagnosis and Simulation of VHDL Descriptions (<abbr title="Vijay Pitchumani">VP</abbr>, <abbr title="Pankaj Mayor">PM</abbr>, <abbr title="Nimish Radia">NR</abbr>), pp. 144–150.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1991-Reintjes.html">ICLP-1991-Reintjes</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>A Set of Tools for VHDL Design (<abbr title="Peter B. Reintjes">PBR</abbr>), pp. 549–562.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-ArmstrongCSK.html">DAC-1990-ArmstrongCSK</a> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>The VHDL Validation Suite (<abbr title="James Armstrong">JA</abbr>, <abbr title="Chang Cho">CC</abbr>, <abbr title="Sandeep Shah">SS</abbr>, <abbr title="Chakravarthy Kosaraju">CK</abbr>), pp. 2–7.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-ChungK.html">DAC-1990-ChungK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>An Object-Oriented VHDL Design Environment (<abbr title="Moon-Jung Chung">MJC</abbr>, <abbr title="Sangchul Kim">SK</abbr>), pp. 431–436.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1990-WardA.html">DAC-1990-WardA</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Behavioral Fault Simulation in VHDL (<abbr title="P. C. Ward">PCW</abbr>, <abbr title="James R. Armstrong">JRA</abbr>), pp. 587–593.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-JordanW.html">DAC-1989-JordanW</a> <span class="tag"><a href="../tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>COMP: A VHDL Composition System (<abbr title="Paul R. Jordan">PRJ</abbr>, <abbr title="Ronald D. Williams">RDW</abbr>), pp. 750–753.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-Leung.html">DAC-1989-Leung</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Behavioral Modeling of Transmission Gates in VHDL (<abbr title="Steven S. Leung">SSL</abbr>), pp. 746–749.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-LiawTL.html">DAC-1989-LiawTL</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>VVDS: A Verification/Diagnosis System for VHDL (<abbr title="Heh-Tyan Liaw">HTL</abbr>, <abbr title="K.-T. Tran">KTT</abbr>, <abbr title="Chen-Shang Lin">CSL</abbr>), pp. 435–440.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-LisG.html">DAC-1989-LisG</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>VHDL Synthesis Using Structured Modeling (<abbr title="Joseph Lis">JL</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 606–609.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1989-FarrowS.html">PLDI-1989-FarrowS</a> <span class="tag"><a href="../tag/attribute%20grammar.html" title="attribute grammar">#attribute grammar</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>A VHDL Compiler Based on Attribute Grammar Methodology (<abbr title="Rodney Farrow">RF</abbr>, <abbr title="Alec G. Stanculescu">AGS</abbr>), pp. 120–130.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-AcostaAIR.html">DAC-1988-AcostaAIR</a></dt><dd>The Role of VHDL in the MCC CAD System (<abbr title="Ramón D. Acosta">RDA</abbr>, <abbr title="Mark Alexandre">MA</abbr>, <abbr title="Gary Imken">GI</abbr>, <abbr title="Bill Read">BR</abbr>), pp. 34–39.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-AugustinGHLS.html">DAC-1988-AugustinGHLS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of VHDL Designs Using VAL (<abbr title="Larry M. Augustin">LMA</abbr>, <abbr title="Benoit A. Gennart">BAG</abbr>, <abbr title="Youm Huh">YH</abbr>, <abbr title="David C. Luckham">DCL</abbr>, <abbr title="Alec G. Stanculescu">AGS</abbr>), pp. 48–53.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-Coelho.html">DAC-1988-Coelho</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>VHDL: A Call for Standards (<abbr title="David R. Coelho">DRC</abbr>), pp. 40–47.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1988-KimTH.html">DAC-1988-KimTH</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Automatic Insertion of BIST Hardware Using VHDL (<abbr title="Kwanghyun Kim">KK</abbr>, <abbr title="Joseph G. Tront">JGT</abbr>, <abbr title="Dong Sam Ha">DSH</abbr>), pp. 9–15.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Brei.html">DAC-1987-Brei</a> <span class="tag"><a href="../tag/metalanguage.html" title="metalanguage">#metalanguage</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/representation.html" title="representation">#representation</a></span></dt><dd>Needed: A Meta-Language for Evaluating the Expressiveness of EDIF, IGES, VHDL and Other Representation Mechanisms (<abbr title="M. L. Brei">MLB</abbr>), p. 565.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-ChunCM.html">DAC-1987-ChunCM</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>VISION: VHDL Induced Schematic Imaging on Net-Lists (<abbr title="R. K. Chun">RKC</abbr>, <abbr title="K.-J. Chang">KJC</abbr>, <abbr title="Lawrence P. McNamee">LPM</abbr>), pp. 436–442.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Hines.html">DAC-1987-Hines</a></dt><dd>Where VHDL Fits Within the CAD Environment (<abbr title="J. Hines">JH</abbr>), pp. 491–494.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Saunders.html">DAC-1987-Saunders</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>The IBM VHDL Design System (<abbr title="L. F. Saunders">LFS</abbr>), pp. 484–490.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1987-Shahdad.html">DAC-1987-Shahdad</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span></dt><dd>An Interface between VHDL and EDIF (<abbr title="M. Shahdad">MS</abbr>), pp. 472–478.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1986-Shahdad.html">DAC-1986-Shahdad</a> <span class="tag"><a href="../tag/bibliography.html" title="bibliography">#bibliography</a></span></dt><dd>An overview of VHDL language and technology (<abbr title="Moe Shahdad">MS</abbr>), pp. 320–326.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-Dewey.html">DAC-1984-Dewey</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>The VHSIC hardware description language (VHDL) program (<abbr title="Al Dewey">AD</abbr>), pp. 556–557.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-Dewey.html">DAC-1983-Dewey</a> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>VHSIC hardware description (VHDL) development program (<abbr title="Al Dewey">AD</abbr>), pp. 625–628.</dd> <div class="pagevis" style="width:3px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>