/* Generated by Kconfiglib (https://github.com/ulfalizer/Kconfiglib) */
#define CONFIG_ECM3532 1
#define CONFIG_SOC "ecm3532"
#define CONFIG_STANDALONE_APP 1
#define CONFIG_CHIP_RAM_START 0x10000000
#define CONFIG_CHIP_RAM_SIZE 0x40000
#define CONFIG_CHIP_RAM_SIZE_INT 262144
#define CONFIG_CHIP_RAM_MAX 0x10040000
#define CONFIG_CHIP_FLASH_START 0x01000000
#define CONFIG_CHIP_FLASH_SIZE 0x80000
#define CONFIG_CHIP_FLASH_MAX 0x01080000
#define CONFIG_BOOTLOADER_RAM_START 0x1003D000
#define CONFIG_BOOTLOADER_RAM_SIZE 0x2060
#define CONFIG_BOOTLOADER_HEAP_START 0x1003F060
#define CONFIG_BOOTLOADER_HEAP_SIZE 4000
#define CONFIG_APP_MIN_HEAP_SIZE 12288
#define CONFIG_BOOTLOADER_APP_FLASH_START 0x01006000
#define CONFIG_BOOTLOADER_APP_FLASH_SIZE 0x7A000
#define CONFIG_DEFAULT_HEAP_SIZE 20000
#define CONFIG_BOOTLOADER_FLASH_SIZE 0x6000
#define CONFIG_M3_RAM_SIZE 0x40000
#define CONFIG_M3_FLASH_SIZE 0x80000
#define CONFIG_EVB_BOARD 1
#define CONFIG_ECM3532_TARGET_BOARD "evb"
#define CONFIG_PIN3_FUNC_UART1RX 1
#define CONFIG_PIN3_MUX 3
#define CONFIG_PIN4_FUNC_UART1RTS 1
#define CONFIG_PIN4_MUX 3
#define CONFIG_PIN5_FUNC_UART1CTS 1
#define CONFIG_PIN5_MUX 3
#define CONFIG_PIN7_FUNC_UART1TX 1
#define CONFIG_PIN7_MUX 3
#define CONFIG_PIN8_FUNC_I2C2SDA 1
#define CONFIG_PIN8_MUX 3
#define CONFIG_PIN9_FUNC_I2C2SCK 1
#define CONFIG_PIN9_MUX 3
#define CONFIG_PIN20_FUNC_DSP_UART_TX 1
#define CONFIG_PIN20_MUX 2
#define CONFIG_PIN27_FUNC_GPIO27 1
#define CONFIG_PIN27_MUX 0
#define CONFIG_PIN28_FUNC_GPIO28 1
#define CONFIG_PIN28_MUX 0
#define CONFIG_PIN29_FUNC_GPIO29 1
#define CONFIG_PIN29_MUX 0
#define CONFIG_PIN30_FUNC_GPIO30 1
#define CONFIG_PIN30_MUX 0
#define CONFIG_PIN31_FUNC_GPIO31 1
#define CONFIG_PIN31_MUX 0
#define CONFIG_PIN_SPI0CLK_FUNC_SPISLV0SCK 1
#define CONFIG_PIN_SPI0CLK 2
#define CONFIG_PIN_SPI0MOSI_FUNC_SPISLV0MISO 1
#define CONFIG_PIN_SPI0MOSI 2
#define CONFIG_PIN_SPI0MISO_FUNC_SPISLV0MOSI 1
#define CONFIG_PIN_SPI0MISO 1
#define CONFIG_HAL_COMMON_UART 1
#define CONFIG_UART_ASYNC_RECV_MAX_CNT 2
#define CONFIG_UART_0 1
#define CONFIG_UART0_BRATE_115200 1
#define CONFIG_UART0_DEFAULT_BAUD_RATE 115200
#define CONFIG_UART0_DEFAULT_PARITY 2
#define CONFIG_UART0_DEFAULT_FLOW_CTRL 0
#define CONFIG_UART0_DEFAULT_STOP_BITS 2
#define CONFIG_UART_CNT 1
#define CONFIG_UART_INDEX_OFFSET 0
#define CONFIG_DEBUG_UART_PRINT 1
#define CONFIG_DEBUG_UART_0 1
#define CONFIG_DEBUG_UART 0
#define CONFIG_HAL_COMMON_GPIO 1
#define CONFIG_GPIO_PIN_CNT 31
#define CONFIG_GPIO_MAX_IRQ 8
#define CONFIG_HAL_COMMON_TIMER 1
#define CONFIG_TMR_CH_0 1
#define CONFIG_HAL_COMMON_I2C 1
#define CONFIG_I2C_1 1
#define CONFIG_I2C1_FREQ_400_KHZ 1
#define CONFIG_I2C_1_FREQ 400
#define CONFIG_HAL_COMMON_SPI 1
#define CONFIG_SPI_1_MASTER 1
#define CONFIG_SPI_1_BRATE_1000_KHZ 1
#define CONFIG_SPI_1_BRATE_IN_KHZ 1000
#define CONFIG_HAL_SPI_SLAVE 1
#define CONFIG_SPI_0_SLAVE 1
#define CONFIG_LEADING_EDGE 1
#define CONFIG_SPI_SLAVE_CLK_PHASE 0
#define CONFIG_POSITIVE_CLOCK_POLARITY 1
#define CONFIG_SPI_SLAVE_CLK_POLARITY 0
#define CONFIG_M3_INIT_FREQ 60
#define CONFIG_DSP_INIT_FREQ 60
#define CONFIG_RPC 1
#define CONFIG_DSP_UART 1
#define CONFIG_DSP_EXECUTOR_FW 1
#define CONFIG_PRE_BUILD_DSP_FW_RELOCATED "dsp_fw_executor_relocated.bin"
#define CONFIG_PRE_BUILD_DSP_FW "dsp_fw_executor.bin"
#define CONFIG_DSP_EXECUTOR 1
#define CONFIG_BUILD_DSP_FW "executor_test"
#define CONFIG_EXECUTOR 1
#define CONFIG_CAM_HM01B0 1
#define CONFIG_STREAMING_MODE 1
#define CONFIG_HM01B0_I2C_INSTANCE 1
#define CONFIG_HM01B0_I2C_ADDRESS 0x24
#define CONFIG_IMAGE_COLUMN_COUNT 256
#define CONFIG_HM01B0_PCLK_GPIO 21
#define CONFIG_HM01B0_VSYNC_GPIO 30
#define CONFIG_HM01B0_HSYNC_GPIO 22
#define CONFIG_HM01B0_D0_PIN 12
#define CONFIG_OP_M3_CONV2D_Q7 1
#define CONFIG_OP_M3_DS_CONV2D_Q7 1
#define CONFIG_OP_M3_DS_CONV2D_LAYER2_Q7 1
#define CONFIG_OP_M3_DS_CONV2D_SB_LAYER3_Q7 1
#define CONFIG_OP_M3_PW_DS_CONV2D_LAYER4AND5_Q7 1
#define CONFIG_OP_M3_CONCAT_HEIGHT_Q7 1
#define CONFIG_OP_M3_SIGMOID_Q7 1
#define CONFIG_OP_DSP_CHW_PW_CONV2D_Q7 1
#define CONFIG_OP_DSP_HWC_PW_CONV2D_Q7 1
#define CONFIG_OP_DSP_DS_CHW_3X3_CONV2D_STRIDE1_PAD0_RELU_INPLACE 1
#define CONFIG_OP_DSP_DS_CHW_3X3_CONV2D_STRIDE2_PAD0_RELU_INPLACE 1
#define CONFIG_APP_NAME "executor_tiny_eye"
#define CONFIG_SW_VERSION "TensaiFlow_rc_alpha2_0.2"
#define CONFIG_SW_VERSION_EXTRA "188-g46882604"
#define CONFIG_FLASH_SHM_RELOCATE 1
#define CONFIG_BIN_IN_BINSECTION 1
#define CONFIG_BIN_FILE_SECTION ".binSection"
#define CONFIG_DSP_FW_LENGTH 0x15000
#define CONFIG_DSP_FILE_SECTION ".dsp"
#define CONFIG_PBUF_FILE_SECTION ".pbuf"
#define CONFIG_SHM_LENGTH 0x200
#define CONFIG_LINKER_FILE "flash_shm_relocate_to_ram"
#define CONFIG_SYSTICK_ON_REF_CLK 1
#define CONFIG_TICK_RATE_HZ 500
#define CONFIG_SYSTICK_REF_CLOCK 1024
#define CONFIG_HEAP_SIZE 209000
#define CONFIG_ENABLE_PACKAGING 1
#define CONFIG_CSP_SRC_PACKAGE 1
#define CONFIG_PM_SRC_PACKAGE 1
#define CONFIG_RPC_SRC_PACKAGE 1
#define CONFIG_EXECUTOR_HEADER_PACKAGE 1
#define CONFIG_EXECUTOR_SRC_PACKAGE 1
#define CONFIG_SM_SRC_PACKAGE 1
#define CONFIG_HAL_SRC_PACKAGE 1
