{"vcs1":{"timestamp_begin":1730984678.812684102, "rt":2.10, "ut":0.47, "st":0.25}}
{"vcselab":{"timestamp_begin":1730984681.003491017, "rt":1.41, "ut":0.27, "st":0.20}}
{"link":{"timestamp_begin":1730984682.494138165, "rt":0.35, "ut":0.10, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730984678.067861883}
{"VCS_COMP_START_TIME": 1730984678.067861883}
{"VCS_COMP_END_TIME": 1730984690.628720085}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330404}}
{"stitch_vcselab": {"peak_mem": 231540}}
