$date
	Wed Mar 14 07:11:33 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module TestBench $end
$var wire 1 ! Z $end
$upscope $end
$scope module TestBench $end
$var reg 2 " Y [1:0] $end
$upscope $end
$scope module TestBench $end
$var reg 3 # X [2:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
0!
$end
#20
b1 #
#40
1!
b10 #
#60
b11 #
#80
0!
b100 #
#100
1!
b101 #
#120
0!
b110 #
#140
1!
b111 #
#160
0!
b0 #
b1 "
#180
1!
b1 #
#200
0!
b10 #
#220
1!
b11 #
#240
0!
b100 #
#260
1!
b101 #
#280
0!
b110 #
#300
1!
b111 #
#320
1!
b0 #
b10 "
#340
b1 #
#360
b10 #
#380
b11 #
#400
0!
b100 #
#420
1!
b101 #
#440
0!
b110 #
#460
b111 #
#480
1!
b0 #
b11 "
#500
b1 #
#520
0!
b10 #
#540
b11 #
#560
1!
b100 #
#580
0!
b101 #
#600
b110 #
#620
b111 #
#640
