==41205== Cachegrind, a cache and branch-prediction profiler
==41205== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==41205== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==41205== Command: ./stitch .
==41205== 
--41205-- warning: L3 cache found, using its data for the LL simulation.
--41205-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--41205-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==41205== Cannot map memory to grow brk segment in thread #1 to 0x4377000
==41205== (see section Limitations in user manual)
==41205== 
==41205== Process terminating with default action of signal 15 (SIGTERM)
==41205==    at 0x10A568: ffConv2 (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41205==    by 0x10D7A0: extractFeatures (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41205==    by 0x108B9F: main (in /home/tkloda/cortexsuite/vision/benchmarks/stitch/data/qcif/stitch)
==41205== 
==41205== I   refs:      190,637,060
==41205== I1  misses:         21,354
==41205== LLi misses:          1,415
==41205== I1  miss rate:        0.01%
==41205== LLi miss rate:        0.00%
==41205== 
==41205== D   refs:       51,914,533  (37,356,705 rd   + 14,557,828 wr)
==41205== D1  misses:      2,259,276  ( 1,319,422 rd   +    939,854 wr)
==41205== LLd misses:         23,930  (     2,254 rd   +     21,676 wr)
==41205== D1  miss rate:         4.4% (       3.5%     +        6.5%  )
==41205== LLd miss rate:         0.0% (       0.0%     +        0.1%  )
==41205== 
==41205== LL refs:         2,280,630  ( 1,340,776 rd   +    939,854 wr)
==41205== LL misses:          25,345  (     3,669 rd   +     21,676 wr)
==41205== LL miss rate:          0.0% (       0.0%     +        0.1%  )
