<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\async_gray_fifo.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\cam_crop_240.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\cam_field_diag.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\cam_field_line_counter.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\cam_frame_line_counter.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\cam_i2c_diag_lines.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\cdc_reqack_bus.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\gowin_clkdiv\gowin_clkdiv.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\gowin_rpll\gowin_rpll.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\hdmi_480p_core.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\i2c_diag_pager.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\i2c_diag_test240.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\i2c_frame_logger_arduino.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\line_buffer_dc.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\svo_defines.vh<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\svo_tmds.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\toggle_period_pix_to_cam.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\top.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\tvp5150_capture.v<br>
C:\Users\palko\Desktop\NVG\Uj_kezdes\Uj_kezdes4.3.3&nbspBOB&nbsplinebuff\src\tvp5150_i2c_init.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Dec 29 20:46:01 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.266s, Peak memory usage = 360.297MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.281s, Elapsed time = 0h 0m 0.26s, Peak memory usage = 360.297MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.101s, Peak memory usage = 360.297MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.343s, Elapsed time = 0h 0m 0.349s, Peak memory usage = 360.297MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.562s, Elapsed time = 0h 0m 0.638s, Peak memory usage = 360.297MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 360.297MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 360.297MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.048s, Peak memory usage = 360.297MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.562s, Elapsed time = 0h 0m 0.606s, Peak memory usage = 360.297MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.093s, Peak memory usage = 360.297MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.063s, Peak memory usage = 360.297MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 17s, Elapsed time = 0h 0m 19s, Peak memory usage = 360.297MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.375s, Elapsed time = 0h 0m 0.523s, Peak memory usage = 360.297MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.39s, Elapsed time = 0h 0m 0.41s, Peak memory usage = 360.297MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 20s, Elapsed time = 0h 0m 22s, Peak memory usage = 360.297MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>23</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>11</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1786</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>58</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>160</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>53</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>19</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>600</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>879</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3079</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>251</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1337</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1491</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>393</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>393</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>3</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>3512(3095 LUT, 393 ALU, 4 RAM16) / 8640</td>
<td>41%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1786 / 6693</td>
<td>27%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1786 / 6693</td>
<td>27%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>16 / 26</td>
<td>62%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>cam1_pclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>cam1_pclk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000</td>
<td>0.000</td>
<td>3.704</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000</td>
<td>0.000</td>
<td>3.704</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>14.815</td>
<td>67.500</td>
<td>0.000</td>
<td>7.407</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>22.222</td>
<td>45.000</td>
<td>0.000</td>
<td>11.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>89.616(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cam1_pclk</td>
<td>50.000(MHz)</td>
<td>39.410(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>19.340(MHz)</td>
<td>24</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/pix_rel_not_owned_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/desc_rd_ptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>u_hdmi/desc_rd_ptr_0_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3065_s2/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n1734_s2/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>u_hdmi/n1734_s2/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s822/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s822/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s414/I1</td>
</tr>
<tr>
<td>8.920</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s414/O</td>
</tr>
<tr>
<td>9.880</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s210/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s210/O</td>
</tr>
<tr>
<td>11.003</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s110/I1</td>
</tr>
<tr>
<td>11.166</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s110/O</td>
</tr>
<tr>
<td>12.126</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s59/I1</td>
</tr>
<tr>
<td>12.289</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s59/O</td>
</tr>
<tr>
<td>13.249</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s24/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s24/F</td>
</tr>
<tr>
<td>14.835</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s12/I2</td>
</tr>
<tr>
<td>15.657</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/marker_found_pix_s12/F</td>
</tr>
<tr>
<td>16.617</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s5/I1</td>
</tr>
<tr>
<td>17.716</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/marker_found_pix_s5/F</td>
</tr>
<tr>
<td>18.676</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s2/I1</td>
</tr>
<tr>
<td>19.775</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>21.767</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>22.727</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3064_s1/I0</td>
</tr>
<tr>
<td>23.759</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>u_hdmi/n3064_s1/F</td>
</tr>
<tr>
<td>24.719</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s111/I3</td>
</tr>
<tr>
<td>25.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s111/F</td>
</tr>
<tr>
<td>26.305</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s71/I1</td>
</tr>
<tr>
<td>26.454</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s71/O</td>
</tr>
<tr>
<td>27.414</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I1</td>
</tr>
<tr>
<td>27.577</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>28.537</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>28.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>29.660</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>29.823</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>30.783</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s87/I1</td>
</tr>
<tr>
<td>31.882</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s87/F</td>
</tr>
<tr>
<td>32.842</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s68/I3</td>
</tr>
<tr>
<td>33.468</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n3338_s68/F</td>
</tr>
<tr>
<td>34.428</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s51/I1</td>
</tr>
<tr>
<td>35.527</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/n3338_s51/F</td>
</tr>
<tr>
<td>36.487</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s38/I1</td>
</tr>
<tr>
<td>37.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/n4184_s38/F</td>
</tr>
<tr>
<td>38.546</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s28/I1</td>
</tr>
<tr>
<td>39.645</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>40.605</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>41.704</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>42.664</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s5/I0</td>
</tr>
<tr>
<td>43.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/n4184_s5/F</td>
</tr>
<tr>
<td>44.656</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s1/I0</td>
</tr>
<tr>
<td>45.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>46.648</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4182_s1/I1</td>
</tr>
<tr>
<td>47.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n4182_s1/F</td>
</tr>
<tr>
<td>48.707</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4181_s1/I0</td>
</tr>
<tr>
<td>49.739</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4181_s1/F</td>
</tr>
<tr>
<td>50.699</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4181_s0/I1</td>
</tr>
<tr>
<td>51.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n4181_s0/F</td>
</tr>
<tr>
<td>52.758</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/pix_rel_not_owned_cnt_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.764</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.490</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/pix_rel_not_owned_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>38.090</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/pix_rel_not_owned_cnt_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 22.047, 42.972%; route: 28.800, 56.135%; tC2Q: 0.458, 0.893%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/pix_rel_not_owned_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/desc_rd_ptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>u_hdmi/desc_rd_ptr_0_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3065_s2/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n1734_s2/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>u_hdmi/n1734_s2/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s822/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s822/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s414/I1</td>
</tr>
<tr>
<td>8.920</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s414/O</td>
</tr>
<tr>
<td>9.880</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s210/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s210/O</td>
</tr>
<tr>
<td>11.003</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s110/I1</td>
</tr>
<tr>
<td>11.166</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s110/O</td>
</tr>
<tr>
<td>12.126</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s59/I1</td>
</tr>
<tr>
<td>12.289</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s59/O</td>
</tr>
<tr>
<td>13.249</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s24/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s24/F</td>
</tr>
<tr>
<td>14.835</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s12/I2</td>
</tr>
<tr>
<td>15.657</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/marker_found_pix_s12/F</td>
</tr>
<tr>
<td>16.617</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s5/I1</td>
</tr>
<tr>
<td>17.716</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/marker_found_pix_s5/F</td>
</tr>
<tr>
<td>18.676</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s2/I1</td>
</tr>
<tr>
<td>19.775</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>21.767</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>22.727</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3064_s1/I0</td>
</tr>
<tr>
<td>23.759</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>u_hdmi/n3064_s1/F</td>
</tr>
<tr>
<td>24.719</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s111/I3</td>
</tr>
<tr>
<td>25.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s111/F</td>
</tr>
<tr>
<td>26.305</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s71/I1</td>
</tr>
<tr>
<td>26.454</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s71/O</td>
</tr>
<tr>
<td>27.414</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I1</td>
</tr>
<tr>
<td>27.577</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>28.537</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>28.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>29.660</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>29.823</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>30.783</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s87/I1</td>
</tr>
<tr>
<td>31.882</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s87/F</td>
</tr>
<tr>
<td>32.842</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s68/I3</td>
</tr>
<tr>
<td>33.468</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n3338_s68/F</td>
</tr>
<tr>
<td>34.428</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s51/I1</td>
</tr>
<tr>
<td>35.527</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/n3338_s51/F</td>
</tr>
<tr>
<td>36.487</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s38/I1</td>
</tr>
<tr>
<td>37.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/n4184_s38/F</td>
</tr>
<tr>
<td>38.546</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s28/I1</td>
</tr>
<tr>
<td>39.645</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>40.605</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>41.704</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>42.664</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s5/I0</td>
</tr>
<tr>
<td>43.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/n4184_s5/F</td>
</tr>
<tr>
<td>44.656</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s1/I0</td>
</tr>
<tr>
<td>45.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>46.648</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4168_s3/I1</td>
</tr>
<tr>
<td>47.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n4168_s3/F</td>
</tr>
<tr>
<td>48.707</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4170_s2/I0</td>
</tr>
<tr>
<td>49.739</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_hdmi/n4170_s2/F</td>
</tr>
<tr>
<td>50.699</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4178_s0/I1</td>
</tr>
<tr>
<td>51.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n4178_s0/F</td>
</tr>
<tr>
<td>52.758</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/pix_rel_not_owned_cnt_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.764</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.490</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/pix_rel_not_owned_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>38.090</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/pix_rel_not_owned_cnt_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 22.047, 42.972%; route: 28.800, 56.135%; tC2Q: 0.458, 0.893%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/pix_rel_not_owned_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/desc_rd_ptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>u_hdmi/desc_rd_ptr_0_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3065_s2/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n1734_s2/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>u_hdmi/n1734_s2/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s822/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s822/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s414/I1</td>
</tr>
<tr>
<td>8.920</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s414/O</td>
</tr>
<tr>
<td>9.880</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s210/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s210/O</td>
</tr>
<tr>
<td>11.003</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s110/I1</td>
</tr>
<tr>
<td>11.166</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s110/O</td>
</tr>
<tr>
<td>12.126</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s59/I1</td>
</tr>
<tr>
<td>12.289</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s59/O</td>
</tr>
<tr>
<td>13.249</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s24/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s24/F</td>
</tr>
<tr>
<td>14.835</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s12/I2</td>
</tr>
<tr>
<td>15.657</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/marker_found_pix_s12/F</td>
</tr>
<tr>
<td>16.617</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s5/I1</td>
</tr>
<tr>
<td>17.716</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/marker_found_pix_s5/F</td>
</tr>
<tr>
<td>18.676</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s2/I1</td>
</tr>
<tr>
<td>19.775</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>21.767</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>22.727</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3064_s1/I0</td>
</tr>
<tr>
<td>23.759</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>u_hdmi/n3064_s1/F</td>
</tr>
<tr>
<td>24.719</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s111/I3</td>
</tr>
<tr>
<td>25.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s111/F</td>
</tr>
<tr>
<td>26.305</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s71/I1</td>
</tr>
<tr>
<td>26.454</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s71/O</td>
</tr>
<tr>
<td>27.414</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I1</td>
</tr>
<tr>
<td>27.577</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>28.537</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>28.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>29.660</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>29.823</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>30.783</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s87/I1</td>
</tr>
<tr>
<td>31.882</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s87/F</td>
</tr>
<tr>
<td>32.842</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s68/I3</td>
</tr>
<tr>
<td>33.468</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n3338_s68/F</td>
</tr>
<tr>
<td>34.428</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s51/I1</td>
</tr>
<tr>
<td>35.527</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/n3338_s51/F</td>
</tr>
<tr>
<td>36.487</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s38/I1</td>
</tr>
<tr>
<td>37.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/n4184_s38/F</td>
</tr>
<tr>
<td>38.546</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s28/I1</td>
</tr>
<tr>
<td>39.645</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>40.605</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>41.704</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>42.664</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s5/I0</td>
</tr>
<tr>
<td>43.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/n4184_s5/F</td>
</tr>
<tr>
<td>44.656</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s1/I0</td>
</tr>
<tr>
<td>45.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>46.648</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4168_s3/I1</td>
</tr>
<tr>
<td>47.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n4168_s3/F</td>
</tr>
<tr>
<td>48.707</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4170_s2/I0</td>
</tr>
<tr>
<td>49.739</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_hdmi/n4170_s2/F</td>
</tr>
<tr>
<td>50.699</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4177_s0/I1</td>
</tr>
<tr>
<td>51.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n4177_s0/F</td>
</tr>
<tr>
<td>52.758</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/pix_rel_not_owned_cnt_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.764</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.490</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/pix_rel_not_owned_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>38.090</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/pix_rel_not_owned_cnt_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 22.047, 42.972%; route: 28.800, 56.135%; tC2Q: 0.458, 0.893%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/pix_rel_not_owned_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/desc_rd_ptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>u_hdmi/desc_rd_ptr_0_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3065_s2/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n1734_s2/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>u_hdmi/n1734_s2/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s822/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s822/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s414/I1</td>
</tr>
<tr>
<td>8.920</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s414/O</td>
</tr>
<tr>
<td>9.880</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s210/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s210/O</td>
</tr>
<tr>
<td>11.003</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s110/I1</td>
</tr>
<tr>
<td>11.166</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s110/O</td>
</tr>
<tr>
<td>12.126</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s59/I1</td>
</tr>
<tr>
<td>12.289</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s59/O</td>
</tr>
<tr>
<td>13.249</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s24/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s24/F</td>
</tr>
<tr>
<td>14.835</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s12/I2</td>
</tr>
<tr>
<td>15.657</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/marker_found_pix_s12/F</td>
</tr>
<tr>
<td>16.617</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s5/I1</td>
</tr>
<tr>
<td>17.716</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/marker_found_pix_s5/F</td>
</tr>
<tr>
<td>18.676</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s2/I1</td>
</tr>
<tr>
<td>19.775</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>21.767</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>22.727</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3064_s1/I0</td>
</tr>
<tr>
<td>23.759</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>u_hdmi/n3064_s1/F</td>
</tr>
<tr>
<td>24.719</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s111/I3</td>
</tr>
<tr>
<td>25.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s111/F</td>
</tr>
<tr>
<td>26.305</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s71/I1</td>
</tr>
<tr>
<td>26.454</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s71/O</td>
</tr>
<tr>
<td>27.414</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I1</td>
</tr>
<tr>
<td>27.577</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>28.537</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>28.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>29.660</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>29.823</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>30.783</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s87/I1</td>
</tr>
<tr>
<td>31.882</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s87/F</td>
</tr>
<tr>
<td>32.842</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s68/I3</td>
</tr>
<tr>
<td>33.468</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n3338_s68/F</td>
</tr>
<tr>
<td>34.428</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s51/I1</td>
</tr>
<tr>
<td>35.527</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/n3338_s51/F</td>
</tr>
<tr>
<td>36.487</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s38/I1</td>
</tr>
<tr>
<td>37.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/n4184_s38/F</td>
</tr>
<tr>
<td>38.546</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s28/I1</td>
</tr>
<tr>
<td>39.645</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>40.605</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>41.704</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>42.664</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s5/I0</td>
</tr>
<tr>
<td>43.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/n4184_s5/F</td>
</tr>
<tr>
<td>44.656</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s1/I0</td>
</tr>
<tr>
<td>45.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>46.648</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4168_s3/I1</td>
</tr>
<tr>
<td>47.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n4168_s3/F</td>
</tr>
<tr>
<td>48.707</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4170_s2/I0</td>
</tr>
<tr>
<td>49.739</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_hdmi/n4170_s2/F</td>
</tr>
<tr>
<td>50.699</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4176_s0/I1</td>
</tr>
<tr>
<td>51.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n4176_s0/F</td>
</tr>
<tr>
<td>52.758</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/pix_rel_not_owned_cnt_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.764</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.490</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/pix_rel_not_owned_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>38.090</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/pix_rel_not_owned_cnt_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 22.047, 42.972%; route: 28.800, 56.135%; tC2Q: 0.458, 0.893%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-14.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_hdmi/desc_rd_ptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_hdmi/pix_rel_not_owned_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/desc_rd_ptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>u_hdmi/desc_rd_ptr_0_s0/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3065_s2/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>u_hdmi/n3065_s2/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n1734_s2/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>u_hdmi/n1734_s2/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s822/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s822/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s414/I1</td>
</tr>
<tr>
<td>8.920</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s414/O</td>
</tr>
<tr>
<td>9.880</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s210/I1</td>
</tr>
<tr>
<td>10.043</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s210/O</td>
</tr>
<tr>
<td>11.003</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s110/I1</td>
</tr>
<tr>
<td>11.166</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s110/O</td>
</tr>
<tr>
<td>12.126</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s59/I1</td>
</tr>
<tr>
<td>12.289</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/desc_fifo_RAMOUT_124_G[0]_s59/O</td>
</tr>
<tr>
<td>13.249</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s24/I3</td>
</tr>
<tr>
<td>13.875</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s24/F</td>
</tr>
<tr>
<td>14.835</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s12/I2</td>
</tr>
<tr>
<td>15.657</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>u_hdmi/marker_found_pix_s12/F</td>
</tr>
<tr>
<td>16.617</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s5/I1</td>
</tr>
<tr>
<td>17.716</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/marker_found_pix_s5/F</td>
</tr>
<tr>
<td>18.676</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/marker_found_pix_s2/I1</td>
</tr>
<tr>
<td>19.775</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>u_hdmi/marker_found_pix_s2/F</td>
</tr>
<tr>
<td>20.735</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3065_s1/I0</td>
</tr>
<tr>
<td>21.767</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>42</td>
<td>u_hdmi/n3065_s1/F</td>
</tr>
<tr>
<td>22.727</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3064_s1/I0</td>
</tr>
<tr>
<td>23.759</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>67</td>
<td>u_hdmi/n3064_s1/F</td>
</tr>
<tr>
<td>24.719</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s111/I3</td>
</tr>
<tr>
<td>25.345</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s111/F</td>
</tr>
<tr>
<td>26.305</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s71/I1</td>
</tr>
<tr>
<td>26.454</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s71/O</td>
</tr>
<tr>
<td>27.414</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/I1</td>
</tr>
<tr>
<td>27.577</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s51/O</td>
</tr>
<tr>
<td>28.537</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/I1</td>
</tr>
<tr>
<td>28.700</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s41/O</td>
</tr>
<tr>
<td>29.660</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/I1</td>
</tr>
<tr>
<td>29.823</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>u_hdmi/desc_fifo_RAMOUT_62_G[0]_s36/O</td>
</tr>
<tr>
<td>30.783</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s87/I1</td>
</tr>
<tr>
<td>31.882</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s87/F</td>
</tr>
<tr>
<td>32.842</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s68/I3</td>
</tr>
<tr>
<td>33.468</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n3338_s68/F</td>
</tr>
<tr>
<td>34.428</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n3338_s51/I1</td>
</tr>
<tr>
<td>35.527</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_hdmi/n3338_s51/F</td>
</tr>
<tr>
<td>36.487</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s38/I1</td>
</tr>
<tr>
<td>37.586</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/n4184_s38/F</td>
</tr>
<tr>
<td>38.546</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s28/I1</td>
</tr>
<tr>
<td>39.645</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n4184_s28/F</td>
</tr>
<tr>
<td>40.605</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s13/I1</td>
</tr>
<tr>
<td>41.704</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_hdmi/n4184_s13/F</td>
</tr>
<tr>
<td>42.664</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s5/I0</td>
</tr>
<tr>
<td>43.696</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>u_hdmi/n4184_s5/F</td>
</tr>
<tr>
<td>44.656</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4184_s1/I0</td>
</tr>
<tr>
<td>45.688</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>u_hdmi/n4184_s1/F</td>
</tr>
<tr>
<td>46.648</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4168_s3/I1</td>
</tr>
<tr>
<td>47.747</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n4168_s3/F</td>
</tr>
<tr>
<td>48.707</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4170_s2/I0</td>
</tr>
<tr>
<td>49.739</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>u_hdmi/n4170_s2/F</td>
</tr>
<tr>
<td>50.699</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/n4175_s0/I1</td>
</tr>
<tr>
<td>51.798</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_hdmi/n4175_s0/F</td>
</tr>
<tr>
<td>52.758</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_hdmi/pix_rel_not_owned_cnt_8_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.764</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>713</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>38.490</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_hdmi/pix_rel_not_owned_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>38.090</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_hdmi/pix_rel_not_owned_cnt_8_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 22.047, 42.972%; route: 28.800, 56.135%; tC2Q: 0.458, 0.893%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
