-------------------------------------------------------------------------------
-- tx_port_controller.vhd
-------------------------------------------------------------------------------
--
--  ***************************************************************************
--  **  Copyright(C) 2006 by Xilinx, Inc. All rights reserved.               **
--  **                                                                       **
--  **  This text contains proprietary, confidential                         **
--  **  information of Xilinx, Inc. , is distributed by                      **
--  **  under license from Xilinx, Inc., and may be used,                    **
--  **  copied and/or disclosed only pursuant to the terms                   **
--  **  of a valid license agreement with Xilinx, Inc.                       **
--  **                                                                       **
--  **  Unmodified source code is guaranteed to place and route,             **
--  **  function and run at speed according to the datasheet                 **
--  **  specification. Source code is provided "as-is", with no              **
--  **  obligation on the part of Xilinx to provide support.                 **
--  **                                                                       **
--  **  Xilinx Hotline support of source code IP shall only include          **
--  **  standard level Xilinx Hotline support, and will only address         **
--  **  issues and questions related to the standard released Netlist        **
--  **  version of the core (and thus indirectly, the original core source). **
--  **                                                                       **
--  **  The Xilinx Support Hotline does not have access to source            **
--  **  code and therefore cannot answer specific questions related          **
--  **  to source HDL. The Xilinx Support Hotline will only be able          **
--  **  to confirm the problem in the Netlist version of the core.           **
--  **                                                                       **
--  **  This copyright and support notice must be retained as part           **
--  **  of this text at all times.                                           **
--  ***************************************************************************
--
-------------------------------------------------------------------------------
-- Filename:        tx_port_controller.vhd
-- Description:       
--
-- VHDL-Standard:   VHDL'93
-------------------------------------------------------------------------------
-- Structure:
-- Structure:
--                  sdma.vhd
--                      |- sample_cycle.vhd
--                      |- sdma_cntl.vhd
--                      |   |- ipic_if.vhd
--                      |   |   |-sample_cycle.vhd
--                      |   |- interrupt_register.vhd
--                      |   |- dmac_regfile_arb.vhd
--                      |   |- read_data_delay.vhd
--                      |   |- addr_arbiter.vhd
--                      |   |- port_arbiter.vhd
--                      |   |- tx_write_handler.vhd
--                      |   |- tx_read_handler.vhd
--                      |   |- tx_port_controller.vhd
--                      |   |- rx_read_handler.vhd
--                      |   |- rx_write_handler.vhd
--                      |   |- rx_port_controller.vhd
--                      |   |- tx_rx_state.vhd
--                      |
--                      |
--                      |- sdma_datapath.vhd
--                      |   |- reset_module.vhd
--                      |   |- channel_status_reg.vhd
--                      |   |- address_counter.vhd
--                      |   |- length_counter.vhd
--                      |   |- tx_byte_shifter.vhd
--                      |   |- rx_byte_shifter.vhd
--                  sdma_pkg.vhd
--
-------------------------------------------------------------------------------
-- Author:      Jeff Hao
-- History:
--  JYH     02/04/05
-- ~~~~~~
--  - Initial EDK Release
-- ^^^^^^
--  GAB     10/02/06
-- ~~~~~~
--  - Converted from verilog to vhdl
--  - Added tail pointer mode
-- ^^^^^^
--  GAB     5/12/07
-- ~~~~~~
--  - Issue when next pointer was a null pointer it would also generate a
--  pointer error.  To fix this issue I qualified SDMA_Status_Detect_Nxt_Ptr_Err
--  with not being a null pointer.
-- ^^^^^^
--  GAB     6/18/07
-- ~~~~~~
--  - Qualifed SDMA_Status_Detect_Completed_Err with TX_ChannelRST so that
--  the completed error bit would not get set due to the channel being soft
--  reset after an  error was detected.
-- ^^^^^^
--  GAB     7/2/07
-- ~~~~~~
--  - Registered completed error detection to break logic loop
-- ^^^^^^
--  GAB     8/13/07
-- ~~~~~~
--  - Fixed issue where completed error was getting set incorrectly during
--  a next pointer error detection.
-- ^^^^^^
-------------------------------------------------------------------------------
-- Naming Conventions:
--      active low signals:                     "*_n"
--      clock signals:                          "LLink_Clk", "clk_div#", "clk_#x"
--      reset signals:                          "rst", "rst_n"
--      generics:                               "C_*"
--      user defined types:                     "*_TYPE"
--      state machine next state:               "*_ns"
--      state machine current state:            "*_cs"
--      combinatorial signals:                  "*_com"
--      pipelined or register delay signals:    "*_d#"
--      counter signals:                        "*cnt*"
--      clock enable signals:                   "*_ce"
--      internal version of output port         "*_i"
--      device pins:                            "*_pin"
--      ports:                                  - Names begin with Uppercase
--      processes:                              "*_PROCESS"
--      component instantiations:               "<ENTITY_>I_<#|FUNC>
-------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;    
use ieee.std_logic_misc.all;

library proc_common_v2_00_a;
use proc_common_v2_00_a.proc_common_pkg.all;
use proc_common_v2_00_a.proc_common_pkg.log2;
use proc_common_v2_00_a.proc_common_pkg.max2;
use proc_common_v2_00_a.family_support.all;
use proc_common_v2_00_a.ipif_pkg.all;

library unisim;
use unisim.vcomponents.all;

library sdma_v1_00_b;
use sdma_v1_00_b.all;
use sdma_v1_00_b.sdma_pkg.all;

-------------------------------------------------------------------------------
entity tx_port_controller is
  generic(
    C_COMPLETED_ERR : integer := 1;

    C_P_BASEADDR                        : std_logic_vector(31 downto 0) 
                                            := x"FFFFFFFF";
    C_P_HIGHADDR                        : std_logic_vector(31 downto 0) 
                                            := x"00000000"
    );
  port(
    -- Global Signals
    LLink_Clk                           : in  std_logic; 
    LLink_Rst                           : in  std_logic; 
    -- Port Interface Signals
    AddrReq                             : out std_logic;  
    AddrAck                             : in  std_logic;  
    Addr                                : out std_logic_vector(31 downto 0); 
    RNW                                 : out std_logic; 
    Size                                : out std_logic_vector(3 downto 0);  
    RdFIFO_Empty                        : in  std_logic;  
    -- TX State Signals
    CL8R                                : in  std_logic;  
    B16R                                : in  std_logic;  
    CL8W                                : in  std_logic;  
    Channel_Read_Desc_Done              : out std_logic;  
    Channel_Data_Done                   : out std_logic;  
    Channel_Continue                    : out std_logic;  
    Channel_Stop                        : out std_logic;  
    -- Port Arbiter Signals
    Read_Port_Request                   : out std_logic;  
    Read_Port_Grant                     : in  std_logic;  
    Read_Port_Busy                      : out std_logic;  
    Write_Port_Request                  : out std_logic;  
    Write_Port_Grant                    : in  std_logic;  
    Write_Port_Busy                     : out std_logic;  
    -- RegFile Arbiter Signals
    RegFile_Request                     : out std_logic;  
    RegFile_Grant                       : in  std_logic;  
    RegFile_Busy                        : out std_logic;             
    -- Data Bus Select Signals
    SDMA_Sel_AddrLen                   : out std_logic_vector(1 downto 0);  
    SDMA_Sel_Data_Src                  : out std_logic_vector(1 downto 0);  
    -- Register File Controls
    SDMA_RegFile_WE                    : out std_logic;  
    SDMA_RegFile_Sel_Eng               : out std_logic;
    SDMA_RegFile_Sel_Reg               : out std_logic_vector(2 downto 0);
    -- Counter Signals
    SDMA_TX_Address                    : in  std_logic_vector(31 downto 0); 
    SDMA_TX_Address_Load               : out std_logic; 
    SDMA_TX_Length                     : in  std_logic_vector(31 downto 0); 
    SDMA_TX_Length_Load                : out std_logic; 
    -- Status Register Signals
    SDMA_Status_Detect_Nxt_Ptr_Err     : out std_logic; 
    SDMA_Status_Detect_Addr_Err        : out std_logic; 
    SDMA_Status_Detect_Completed_Err   : out std_logic; 
    SDMA_Status_Set_SDMA_Completed     : out std_logic; 
    SDMA_Status_Detect_Stop            : out std_logic; 
    SDMA_Status_Detect_Null_Ptr        : out std_logic; 
    SDMA_Status_Mem_CE                 : out std_logic; 

    -- TailPointer Mode Support (GAB 12/22/06)
    SDMA_TX_CurDesc_Ptr                : in  std_logic_vector(0 to 31);
    SDMA_TX_TailDesc_Ptr               : in  std_logic_vector(0 to 31);
    TailPntrMode                        : in  std_logic;

    TX_End                              : out std_logic;  
    TX_StopOnEnd                        : in  std_logic;  
    TX_Completed                        : in  std_logic;  
    -- TX Data Handler Signals
    TX_CL8R_Start                       : out std_logic;  
    TX_CL8R_Comp                        : in  std_logic;  
    TX_B16R_Start                       : out std_logic;  
    TX_B16R_Comp                        : in  std_logic;  
    TX_RdPop                            : in  std_logic;  
    TX_CL8W_Start                       : out std_logic;  
    TX_CL8W_Comp                        : in  std_logic;  
    TX_Dst_Rdy                          : in  std_logic;  
    TX_Payload                          : in  std_logic;  
    -- Address Arbitration
    TX_Addr_Request                     : out std_logic;  
    TX_Addr_Grant                       : in  std_logic;  
    TX_Addr_Busy                        : out std_logic;  
    -- Channel Reset Signals
    TX_ChannelRST                       : in  std_logic;  
--    TX_PortCntrl_RstOut                 : out std_logic;
    TX_RdHandlerRST                     : out std_logic
    );
end tx_port_controller;

-------------------------------------------------------------------------------
-- Architecture
-------------------------------------------------------------------------------
architecture implementation of tx_port_controller is

-------------------------------------------------------------------------------
-- Function declarations
-------------------------------------------------------------------------------
    
-------------------------------------------------------------------------------
-- Constant Declarations
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
-- Signal and Type Declarations
-------------------------------------------------------------------------------
-- freddy
-- 1 if enable err; 0 if disable err
-- when reading from a completed descriptor

type R_STATES is(R_IDLE             ,-- 4'b0000,
                R_REQ_SETUP        ,-- 4'b0001,
                R_SETUP            ,-- 4'b0010,
                R_WAIT_ADDRACK     ,-- 4'b0011,
                R_REQ_READ_DESC    ,-- 4'b0100,
                R_READ_DESC        ,-- 4'b0101,
                R_READ_DESC_SR     ,-- 4'b0110,
                R_READ_DESC_FINISH ,-- 4'b0111,
                R_READ_DATA        ,-- 4'b1000,
                R_REQ_STORE        ,-- 4'b1001,
                R_STORE            );-- 4'b1010;

type W_STATES is(W_IDLE            ,-- 4'b0000,
                W_REQ_SETUP       ,-- 4'b0001,
                W_SETUP           ,-- 4'b0010,
                W_WAIT_ADDRACK    ,-- 4'b0011,
                W_WRITE_DESC      ,-- 4'b0100,   
                W_REQ_UPDATE_PNTR ,-- 4'b0101,
                W_UPDATE_PNTR     ,-- 4'b0110,
                W_UPDATE_PNTR2    );-- 4'b0111;

signal   READ_CS    : R_STATES;
signal   WRITE_CS   : W_STATES;

-- Datapath Control Counter Signals
signal AddrCount                        : std_logic_vector(1 downto 0);
signal AddrCount_TC                     : std_logic;
signal AddrCount_TC2                    : std_logic;
signal Load_Addr_Len                    : std_logic;
signal Load_Addr_Len_d1                 : std_logic;


signal TX_ChannelRST2                   : std_logic;
signal TX_ChannelRST_Busy               : std_logic;
signal TX_ChannelRST_Reg                : std_logic;

signal TX_Valid_Address                 : std_logic;

signal TX_Dst_Rdy_reg                   : std_logic;
signal tx_end_i                         : std_logic;
signal SDMA_status_detect_stop_i       : std_logic;
signal SDMA_status_detect_null_ptr_i   : std_logic;
signal channel_stop_i                   : std_logic;
signal SDMA_tx_length_load_i           : std_logic;
signal tx_curptr_eq_tailptr             : std_logic;

signal sdma_status_detect_completed_err_i   : std_logic;

-------------------------------------------------------------------------------
-- Begin Architecture
-------------------------------------------------------------------------------
begin   
TX_End                          <= tx_end_i;
SDMA_Status_Detect_Stop         <= SDMA_status_detect_stop_i;
SDMA_Status_Detect_Null_Ptr     <= SDMA_status_detect_null_ptr_i;
Channel_Stop                    <= channel_stop_i;
SDMA_TX_Length_Load             <= SDMA_tx_length_load_i;

   -- Port Interface Signals
    AddrReq <= '1' when (READ_CS = R_WAIT_ADDRACK) or (WRITE_CS = W_WAIT_ADDRACK) else '0';
    Addr(31 downto 7) <= SDMA_TX_Address(31 downto 7);
    
    Addr(6 downto 0) <= SDMA_TX_Address(6 downto 0) when B16R='0'
                   else (others => '0');
                   
    RNW <= '1' when (READ_CS = R_WAIT_ADDRACK) else '0';
    Size <= '0' & B16R & '1' & '0' when (CL8R='1' or CL8W='1') else '0' & B16R & '0' & '0';

   -- TX State Signals
    Channel_Read_Desc_Done <= TX_CL8R_Comp;
--    Channel_Data_Done <= '1' when (READ_CS = R_STORE) and AddrCount_TC='1' and (to_integer(unsigned(SDMA_TX_Length)) = 0) else '0';
    Channel_Data_Done <= '1' when ((READ_CS = R_STORE) and AddrCount_TC='1' and (to_integer(unsigned(SDMA_TX_Length)) = 0))
                                or (TX_ChannelRST = '1')
                    else '0';
    
    Channel_Continue <= tx_end_i and not (SDMA_status_detect_stop_i or SDMA_status_detect_null_ptr_i);
    channel_stop_i <= tx_end_i and (SDMA_status_detect_stop_i or SDMA_status_detect_null_ptr_i);
   
   -- Port Arbiter Signals
--    Read_Port_Request <= '1' when (CL8R='1' or B16R='1') and (READ_CS = R_IDLE) else '0';
    Read_Port_Request <= '1' when (CL8R='1' or B16R='1') and (READ_CS = R_IDLE) and TX_ChannelRST = '0' else '0';
    Read_Port_Busy <= '1' when (READ_CS /= R_IDLE) else '0';
    Write_Port_Request <= '1' when CL8W='1' and (WRITE_CS = W_IDLE) else '0';
    Write_Port_Busy <= '1' when (WRITE_CS /= W_IDLE) else '0';



   -- RegFile Arbiter Signals
    RegFile_Request <= '1' when (READ_CS = R_REQ_SETUP) or (WRITE_CS = W_REQ_SETUP) or 
                            ((READ_CS = R_REQ_READ_DESC) and (TX_Payload='1' or TX_Dst_Rdy_reg='0') and RdFIFO_Empty='0') or 
                            (WRITE_CS = W_REQ_UPDATE_PNTR) or (READ_CS = R_REQ_STORE) else '0';
    RegFile_Busy <= '1' when (READ_CS = R_SETUP) or (READ_CS = R_READ_DESC) or (READ_CS = R_READ_DESC_SR) or 
                         (READ_CS = R_STORE) or (WRITE_CS = W_SETUP) or (WRITE_CS = W_UPDATE_PNTR) or 
                         (WRITE_CS = W_UPDATE_PNTR2) else '0';
   
    -- Datapath Control Counter
    process(LLink_Clk)
    begin
      if(LLink_Clk'EVENT and LLink_Clk='1')then
        if (LLink_Rst='1' or TX_ChannelRST2='1' or (READ_CS = R_REQ_READ_DESC) or (WRITE_CS = W_REQ_UPDATE_PNTR)) then 
          AddrCount <= "00";--Next Descriptor Pointer
        elsif (((READ_CS = R_REQ_SETUP) and B16R='1') or (READ_CS = R_REQ_STORE))  then
          AddrCount <= "01";--Current Buffer Address
        elsif (((READ_CS = R_REQ_SETUP) and CL8R='1') or (WRITE_CS = W_REQ_SETUP) or (WRITE_CS = W_UPDATE_PNTR))  then
          AddrCount <= "11";--Current Descriptor Pointer
        elsif (((READ_CS = R_READ_DESC) and TX_RdPop='1') or (READ_CS = R_SETUP) or (READ_CS = R_STORE) or (WRITE_CS = W_SETUP))   then
          AddrCount <= std_logic_vector(unsigned(AddrCount) + 1);
        end if;
      end if;
    end process;

    AddrCount_TC    <= '1' when (AddrCount = "10") else '0';
    AddrCount_TC2   <= '1' when (AddrCount = "00") else '0';
   
   -- Data Bus Select Signals
    SDMA_Sel_AddrLen <= '0' & not AddrCount(0);
    SDMA_Sel_Data_Src <= "10" when ((READ_CS = R_READ_DESC) or (READ_CS = R_READ_DESC_SR)) else "00";

   -- Reg File Controls
--    SDMA_RegFile_WE <= '1' when (READ_CS = R_STORE) or (READ_CS = R_READ_DESC) or 
--                             ((WRITE_CS = W_UPDATE_PNTR2) and not (TX_Error='1' or channel_stop_i='1')) else '0';
    SDMA_RegFile_WE <= '1' when (READ_CS = R_STORE) or (READ_CS = R_READ_DESC) or 
                             ((WRITE_CS = W_UPDATE_PNTR2) and not (channel_stop_i='1' and TailPntrMode='0')) else '0';

--    SDMA_RegFile_Sel_Eng <= "00";
--    SDMA_RegFile_Sel_Reg <= AddrCount;
    SDMA_RegFile_Sel_Eng <= '0';
    SDMA_RegFile_Sel_Reg <= '0' & AddrCount;

   -- Counter Signals
    Load_Addr_Len <= '1' when (READ_CS = R_SETUP) or (WRITE_CS = W_SETUP) or (WRITE_CS = W_UPDATE_PNTR) else '0';

    process(LLink_Clk)
    begin
      if(LLink_Clk'EVENT and LLink_Clk='1')then
        if (LLink_Rst='1' or TX_ChannelRST2='1') then
          Load_Addr_Len_d1 <= '0';
        else
          Load_Addr_Len_d1 <= Load_Addr_Len;
        end if;
      end if;
    end process;
   
    SDMA_TX_Address_Load   <= Load_Addr_Len and not Load_Addr_Len_d1;
    SDMA_tx_length_load_i  <= Load_Addr_Len and Load_Addr_Len_d1;

   -- Status Register Signals
    TX_Valid_Address <= '1' when (SDMA_TX_Address >= C_P_BASEADDR) and (SDMA_TX_Address <= C_P_HIGHADDR) else '0';
   
    SDMA_Status_Detect_Nxt_Ptr_Err     <= '1' when (WRITE_CS = W_UPDATE_PNTR2) 
                                                and ((to_integer(unsigned
                                                (SDMA_TX_Address(4 downto 0))) /= 0)
                                                or TX_Valid_Address='0') 
                                                and SDMA_status_detect_null_ptr_i='0'
                                      else '0';
                                      
    SDMA_Status_Detect_Addr_Err        <= B16R and SDMA_tx_length_load_i 
                                            and not TX_Valid_Address;
   
    
--GAB 7/2/07 Registered completed error to break logic loop
--    SDMA_Status_Detect_Completed_Err   <= '1' when C_COMPLETED_ERR=1 
--                                                and (TX_Completed='1' and TX_CL8R_Comp='1') 
--                                                and LLink_Rst = '0'
--                                      else '0';
-- A completed error is generated if the complete bit is set in the fetched descriptor
GEN_CMPLTED_ERROR : if C_COMPLETED_ERR = 1 generate

    sdma_status_detect_completed_err_i <= '1' when (TX_Completed='1' and TX_CL8R_Comp='1') 
                                              and LLink_Rst = '0' and TX_ChannelRST = '0' --8/13 qualified with chnl reset
                                    else '0';
    
    REG_CMPLT_ERR_PROCESS : process(LLink_Clk)
        begin
            if(LLink_Clk'EVENT and LLink_Clk='1')then
                if(LLink_Rst = '1' or TX_ChannelRST='1')then --GAB 8/13 added reset
                    SDMA_Status_Detect_Completed_Err <= '0';
                else
                    SDMA_Status_Detect_Completed_Err <= sdma_status_detect_completed_err_i;
                end if;
            end if;
        end process REG_CMPLT_ERR_PROCESS;
        
end generate GEN_CMPLTED_ERROR;      

GEN_NO_CMPLTED_ERROR : if C_COMPLETED_ERR = 0 generate
    sdma_status_detect_completed_err_i  <= '0';
    SDMA_Status_Detect_Completed_Err    <= '0';
end generate GEN_NO_CMPLTED_ERROR;



    
    SDMA_Status_Set_SDMA_Completed    <= '1' when (READ_CS = R_STORE) 
                                                and AddrCount_TC='1' 
                                                and (to_integer(unsigned
                                                (SDMA_TX_Length)) = 0) 
                                      else '0';

    REG_PNTR_COMPARE : process(LLink_clk)
        begin
            if(LLink_clk'EVENT and LLink_clk='1')then
                if(LLink_Rst = '1')then
                    tx_curptr_eq_tailptr <= '0';
                elsif(SDMA_TX_CurDesc_Ptr = SDMA_TX_TailDesc_Ptr)then
                    tx_curptr_eq_tailptr <= '1';
                else
                    tx_curptr_eq_tailptr <= '0';
                end if;
            end if;
        end process REG_PNTR_COMPARE;
        
--    tx_curptr_eq_tailptr <= '1' when SDMA_TX_CurDesc_Ptr = SDMA_TX_TailDesc_Ptr
--                       else '0';


--GAB 12/22/06 TailPointer Mode
--    SDMA_status_detect_stop_i <= tx_end_i and TX_StopOnEnd;
    SDMA_status_detect_stop_i <= (tx_end_i and TX_StopOnEnd and not(TailPntrMode))
                               or (tx_end_i and tx_curptr_eq_tailptr and TailPntrMode);


    SDMA_status_detect_null_ptr_i <= '1' when (WRITE_CS = W_UPDATE_PNTR2) and (to_integer(unsigned(SDMA_TX_Address)) = 0) else '0';
    SDMA_Status_Mem_CE <= '1' when (READ_CS = R_READ_DESC_SR) else '0';
    tx_end_i <= '1' when (WRITE_CS = W_UPDATE_PNTR2) else '0';

   -- TX Data Handler Signals
    TX_CL8R_Start <= '1' when (READ_CS = R_REQ_READ_DESC) and RegFile_Grant='1' else '0';
    TX_B16R_Start <= B16R and AddrAck;
    TX_CL8W_Start <= '1' when (WRITE_CS = W_SETUP) and AddrCount_TC2='1' else '0';

   -- Address Arbitration
    process(LLink_Clk)
    begin
      if(LLink_Clk'EVENT and LLink_Clk='1')then
        if (LLink_Rst='1' or TX_Addr_Grant='1') then
          TX_Addr_Request <= '0';
        elsif (((READ_CS = R_SETUP) and (AddrCount_TC='1' or AddrCount_TC2='1')) or ((WRITE_CS = W_WRITE_DESC) and TX_CL8W_Comp='1')) then
          TX_Addr_Request <= '1';
        end if;
      end if;
    end process;

    process(LLink_Clk)
    begin
      if(LLink_Clk'EVENT and LLink_Clk='1')then
        if (LLink_Rst='1' or AddrAck='1') then
          TX_Addr_Busy <= '0';
        elsif (TX_Addr_Grant='1') then
          TX_Addr_Busy <= '1';
        end if;
      end if;
    end process;

    -- Hold Off Header until Destination Ready
    process(LLink_Clk)
    begin
      if(LLink_Clk'EVENT and LLink_Clk='1')then
        if (LLink_Rst='1') then
          TX_Dst_Rdy_reg <= '1';
        else
          TX_Dst_Rdy_reg <= TX_Dst_Rdy;
        end if;
      end if;
    end process;
   
   -- Channel Reset Signals
    TX_ChannelRST_Busy  <= '1' when (READ_CS = R_WAIT_ADDRACK) or (WRITE_CS = W_WAIT_ADDRACK) or (WRITE_CS = W_WRITE_DESC) else '0';
    TX_ChannelRST2      <= '1' when (TX_ChannelRST = '1' or TX_ChannelRST_Reg = '1') and TX_ChannelRST_Busy='0' else '0';
    TX_RdHandlerRST     <= '1' when (TX_ChannelRST = '1' or TX_ChannelRST_Reg = '1') and TX_ChannelRST_Busy='0' and (READ_CS /= R_IDLE) else '0';
--    TX_PortCntrl_RstOut <= TX_ChannelRST2;
    
    process(LLink_Clk)
    begin
      if(LLink_Clk'EVENT and LLink_Clk='1')then
        if (LLink_Rst='1' or TX_ChannelRST2='1') then
          TX_ChannelRST_Reg <= '0';
        elsif (TX_ChannelRST = '1') then
          TX_ChannelRST_Reg <= '1';
        end if;
        
      end if;
    end process;

     -- Read Port Controller State Machine
     -- Controls reading descriptor from remote memory and writing to Local Registers
     -- Controls updating current buffer address and current buffer length at end of a 16 word transfer
     process(LLink_Clk)
     begin
       if(LLink_Clk'EVENT and LLink_Clk='1')then
--         if (LLink_Rst='1' or TX_ChannelRST2='1') then
        if (LLink_Rst = '1' or TX_ChannelRST = '1')then
           READ_CS <= R_IDLE;
         else
           case (READ_CS)  is
             when R_IDLE=> 
               
               -- Granted access by port arbiter
               if (Read_Port_Grant='1') then
                 READ_CS <= R_REQ_SETUP;
               else
                 READ_CS <= R_IDLE;
               end if;
             
             -----------------------------------------
             -- Request access to Register File (LUTRAM)
             -----------------------------------------
             when R_REQ_SETUP=> 
               -- Register File Access Granted
               if (RegFile_Grant='1') then
                 READ_CS <= R_SETUP;
               else
                 READ_CS <= R_REQ_SETUP;
               end if;
             
             when R_SETUP=>
               if (AddrCount_TC='1' or AddrCount_TC2='1') then
                 READ_CS <= R_WAIT_ADDRACK;
               else
                 READ_CS <= R_SETUP;
               end if;
             
             -- Make Request to MPMC and wait addrack
             when R_WAIT_ADDRACK=> 
               
               -- If cacheline 8 then fetch descriptor
               if (CL8R='1' and AddrAck='1') then
                 READ_CS <= R_REQ_READ_DESC;
               
               -- If burst of 16 then fetch buffer data
               elsif (B16R='1' and AddrAck='1') then
                 READ_CS <= R_READ_DATA;

               elsif(B16R='0' and CL8R='0' and AddrAck='1')then --rst or error condition
                 READ_CS <= R_IDLE;
               else
                 READ_CS <= R_WAIT_ADDRACK;
               end if;
             
             -----------------------------------------
             -- Fetch Transmit Descriptor
             -----------------------------------------
             when R_REQ_READ_DESC=> 
               if (RegFile_Grant='1') then
                 READ_CS <= R_READ_DESC;
               else
                 READ_CS <= R_REQ_READ_DESC;
               end if;
             when R_READ_DESC=> 
               if (AddrCount_TC='1' and TX_RdPop='1') then
                 READ_CS <= R_READ_DESC_SR;
               else
                 READ_CS <= R_READ_DESC;
               end if;
             when R_READ_DESC_SR=> 
               if (TX_RdPop='1') then
                 READ_CS <= R_READ_DESC_FINISH;
               else
                 READ_CS <= R_READ_DESC_SR;
               end if;
             when R_READ_DESC_FINISH=> 
               if (TX_CL8R_Comp='1') then
                 READ_CS <= R_IDLE;
               else
                 READ_CS <= R_READ_DESC_FINISH;
               end if;
             
             -----------------------------------------
             -- Fetch Transmit Buffer Data               
             -----------------------------------------
             when R_READ_DATA=> 
               if (TX_B16R_Comp='1') then
                 READ_CS <= R_REQ_STORE;
               else
                 READ_CS <= R_READ_DATA;
               end if;
             when R_REQ_STORE=> 
               if (RegFile_Grant='1') then
                 READ_CS <= R_STORE;
               else
                 READ_CS <= R_REQ_STORE;
               end if;
             when R_STORE=> 
               if (AddrCount_TC='1') then
                 READ_CS <= R_IDLE;
               else
                 READ_CS <= R_STORE;
               end if;

             when others =>
                READ_CS <= R_IDLE;
             
           end case; -- case(READ_CS)
         end if;
       end if;
     end process;

     -- Write Port Controller State Machine
     -- Handles updating buffer descriptor to remote memory
     -- Handles updating current descriptor pointer
     process(LLink_Clk)
     begin
       if(LLink_Clk'EVENT and LLink_Clk='1')then
         if (LLink_Rst ='1'or TX_ChannelRST2='1') then
           WRITE_CS <= W_IDLE;
         else 
           case (WRITE_CS) is
             when W_IDLE=> 
               if (Write_Port_Grant='1') then
                 WRITE_CS <= W_REQ_SETUP;
               else
                 WRITE_CS <= W_IDLE;
               end if;
             
             when W_REQ_SETUP=> 
               if (RegFile_Grant='1') then
                 WRITE_CS <= W_SETUP;
               else
                 WRITE_CS <= W_REQ_SETUP;
               end if;
             
             when W_SETUP=> 
               if (AddrCount_TC2='1') then
                 WRITE_CS <= W_WRITE_DESC;
               else
                 WRITE_CS <= W_SETUP;
               end if;
             
             when W_WRITE_DESC=> 
               if (TX_CL8W_Comp='1') then
                 WRITE_CS <= W_WAIT_ADDRACK;
               else
                 WRITE_CS <= W_WRITE_DESC;
               end if;
             
             when W_WAIT_ADDRACK=> 
               if (AddrAck='1') then
                 WRITE_CS <= W_REQ_UPDATE_PNTR;
               else
                 WRITE_CS <= W_WAIT_ADDRACK;
               end if;
             
             when W_REQ_UPDATE_PNTR=> 
               if (RegFile_Grant='1') then
                 WRITE_CS <= W_UPDATE_PNTR;
               else
                 WRITE_CS <= W_REQ_UPDATE_PNTR;
               end if;
             
             when W_UPDATE_PNTR=> 
               WRITE_CS <= W_UPDATE_PNTR2;
             
             when W_UPDATE_PNTR2=> 
               WRITE_CS <= W_IDLE;
           
             when others =>
               WRITE_CS <= W_IDLE;
             
           end case; -- case(WRITE_CS)
         end if;
       end if;
     end process;
        
      end implementation;
