V3 116
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20 1259758127 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PH unisim/VCOMPONENTS 1217055545
AR work/mig20/arc_mem_interface_top 1259758128 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20.vhd" \
      EN work/mig20 1259758127 CP mig20_top_0 CP mig20_infrastructure_top
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_cal_ctl_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_cal_ctl 1259758097 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_cal_ctl_0.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH unisim/VCOMPONENTS 1217055545
AR work/mig20_cal_ctl/arc_cal_ctl 1259758098 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_cal_ctl_0.vhd" \
      EN work/mig20_cal_ctl 1259758097
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_cal_top.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_cal_top 1259758113 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_cal_top.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH unisim/VCOMPONENTS 1217055545
AR work/mig20_cal_top/arc 1259758114 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_cal_top.vhd" \
      EN work/mig20_cal_top 1259758113 CP mig20_cal_ctl CP mig20_tap_dly
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_controller_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_controller_0 1259758115 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_controller_0.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH unisim/VCOMPONENTS 1217055545 PH work/mig20_parameters_0 1259758078
AR work/mig20_controller_0/arc 1259758116 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_controller_0.vhd" \
      EN work/mig20_controller_0 1259758115 CP FD
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_controller_iobs_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_controller_iobs_0 1259758103 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_controller_iobs_0.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH unisim/VCOMPONENTS 1217055545 PH work/mig20_parameters_0 1259758078
AR work/mig20_controller_iobs_0/arc 1259758104 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_controller_iobs_0.vhd" \
      EN work/mig20_controller_iobs_0 1259758103 CP FD CP OBUF CP label CP IBUF
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_path_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_data_path_0 1259758117 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_path_0.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH unisim/VCOMPONENTS 1217055545 PH work/mig20_parameters_0 1259758078
AR work/mig20_data_path_0/arc 1259758118 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_path_0.vhd" \
      EN work/mig20_data_path_0 1259758117 CP mig20_data_read_0 \
      CP mig20_data_read_controller_0 CP mig20_data_write_0
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_path_iobs_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_data_path_iobs_0 1259758105 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_path_iobs_0.vhd" \
      PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      LB UNISIM PH unisim/VCOMPONENTS 1217055545 PH work/mig20_parameters_0 1259758078
AR work/mig20_data_path_iobs_0/arc 1259758106 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_path_iobs_0.vhd" \
      EN work/mig20_data_path_iobs_0 1259758105 CP mig20_s3_dm_iob_0 \
      CP mig20_s3_dqs_iob CP mig20_s3_dq_iob
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_read_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_data_read_0 1259758107 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_read_0.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH unisim/VCOMPONENTS 1217055545 PH work/mig20_parameters_0 1259758078
AR work/mig20_data_read_0/arc 1259758108 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_read_0.vhd" \
      EN work/mig20_data_read_0 1259758107 CP mig20_rd_gray_cntr CP mig20_ram8d_0
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_read_controller_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_data_read_controller_0 1259758109 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_read_controller_0.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH unisim/VCOMPONENTS 1217055545 PH work/mig20_parameters_0 1259758078
AR work/mig20_data_read_controller_0/arc 1259758110 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_read_controller_0.vhd" \
      EN work/mig20_data_read_controller_0 1259758109 CP mig20_dqs_delay CP label \
      CP mig20_fifo_0_wr_en_0 CP mig20_fifo_1_wr_en_0 CP mig20_wr_gray_cntr
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_write_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_data_write_0 1259758111 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_write_0.vhd" \
      PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      LB UNISIM PH unisim/VCOMPONENTS 1217055545 PH work/mig20_parameters_0 1259758078
AR work/mig20_data_write_0/arc 1259758112 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_data_write_0.vhd" \
      EN work/mig20_data_write_0 1259758111
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_dqs_delay_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_dqs_delay 1259758085 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_dqs_delay_0.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH unisim/VCOMPONENTS 1217055545
AR work/mig20_dqs_delay/arc_dqs_delay 1259758086 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_dqs_delay_0.vhd" \
      EN work/mig20_dqs_delay 1259758085 CP LUT4
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_fifo_0_wr_en_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_fifo_0_wr_en_0 1259758087 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_fifo_0_wr_en_0.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH unisim/VCOMPONENTS 1217055545
AR work/mig20_fifo_0_wr_en_0/arc 1259758088 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_fifo_0_wr_en_0.vhd" \
      EN work/mig20_fifo_0_wr_en_0 1259758087 CP FDCE
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_fifo_1_wr_en_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_fifo_1_wr_en_0 1259758089 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_fifo_1_wr_en_0.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH unisim/VCOMPONENTS 1217055545
AR work/mig20_fifo_1_wr_en_0/arc 1259758090 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_fifo_1_wr_en_0.vhd" \
      EN work/mig20_fifo_1_wr_en_0 1259758089 CP FDCE
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_infrastructure.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_infrastructure 1259758119 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_infrastructure.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH unisim/VCOMPONENTS 1217055545
AR work/mig20_infrastructure/arc 1259758120 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_infrastructure.vhd" \
      EN work/mig20_infrastructure 1259758119
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_infrastructure_iobs_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_infrastructure_iobs_0 1259758101 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_infrastructure_iobs_0.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH unisim/VCOMPONENTS 1217055545 PH work/mig20_parameters_0 1259758078
AR work/mig20_infrastructure_iobs_0/arc 1259758102 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_infrastructure_iobs_0.vhd" \
      EN work/mig20_infrastructure_iobs_0 1259758101 CP FDDRRSE CP OBUFDS
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_infrastructure_top0_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_infrastructure_top 1259758125 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_infrastructure_top0_0.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH unisim/VCOMPONENTS 1217055545 PH work/mig20_parameters_0 1259758078
AR work/mig20_infrastructure_top/arc 1259758126 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_infrastructure_top0_0.vhd" \
      EN work/mig20_infrastructure_top 1259758125 CP mig20_cal_top
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_iobs_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_iobs_0 1259758121 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_iobs_0.vhd" \
      PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH work/mig20_parameters_0 1259758078 LB UNISIM PH unisim/VCOMPONENTS 1217055545
AR work/mig20_iobs_0/arc 1259758122 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_iobs_0.vhd" \
      EN work/mig20_iobs_0 1259758121 CP mig20_infrastructure_iobs_0 \
      CP mig20_controller_iobs_0 CP mig20_data_path_iobs_0
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_parameters_0.vhd" 2008/05/02.16:35:02 K.39
PH work/mig20_parameters_0 1259758078 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_parameters_0.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PH unisim/VCOMPONENTS 1217055545
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_ram8d_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_ram8d_0 1259758095 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_ram8d_0.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546 \
      PB ieee/STD_LOGIC_UNSIGNED 1217055547 PH unisim/VCOMPONENTS 1217055545 \
      PH work/mig20_parameters_0 1259758078
AR work/mig20_ram8d_0/arc 1259758096 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_ram8d_0.vhd" \
      EN work/mig20_ram8d_0 1259758095 CP RAM16X1D
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_rd_gray_cntr.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_rd_gray_cntr 1259758093 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_rd_gray_cntr.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546 \
      PH unisim/VCOMPONENTS 1217055545
AR work/mig20_rd_gray_cntr/arc 1259758094 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_rd_gray_cntr.vhd" \
      EN work/mig20_rd_gray_cntr 1259758093 CP FDRE
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_s3_dm_iob_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_s3_dm_iob_0 1259758079 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_s3_dm_iob_0.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH unisim/VCOMPONENTS 1217055545 PH work/mig20_parameters_0 1259758078
AR work/mig20_s3_dm_iob_0/arc 1259758080 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_s3_dm_iob_0.vhd" \
      EN work/mig20_s3_dm_iob_0 1259758079 CP FDDRRSE CP OBUF
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_s3_dqs_iob.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_s3_dqs_iob 1259758081 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_s3_dqs_iob.vhd" \
      PB ieee/std_logic_1164 1217055545 LB UNISIM PH unisim/VCOMPONENTS 1217055545
AR work/mig20_s3_dqs_iob/arc 1259758082 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_s3_dqs_iob.vhd" \
      EN work/mig20_s3_dqs_iob 1259758081 CP FD CP FDDRRSE CP OBUFTDS CP IBUFDS
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_s3_dq_iob.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_s3_dq_iob 1259758083 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_s3_dq_iob.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546 \
      PH unisim/VCOMPONENTS 1217055545
AR work/mig20_s3_dq_iob/arc 1259758084 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_s3_dq_iob.vhd" \
      EN work/mig20_s3_dq_iob 1259758083 CP FDDRRSE CP FD CP OBUFT CP IBUF
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_tap_dly.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_tap_dly 1259758099 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_tap_dly.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/STD_LOGIC_UNSIGNED 1217055547 \
      PH unisim/VCOMPONENTS 1217055545
AR work/mig20_tap_dly/arc_tap_dly 1259758100 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_tap_dly.vhd" \
      EN work/mig20_tap_dly 1259758099 CP LUT4 CP FDR
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_top_0.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_top_0 1259758123 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_top_0.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PH work/mig20_parameters_0 1259758078 \
      PH unisim/VCOMPONENTS 1217055545
AR work/mig20_top_0/arc 1259758124 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_top_0.vhd" \
      EN work/mig20_top_0 1259758123 CP mig20_controller_0 CP mig20_data_path_0 \
      CP mig20_infrastructure CP mig20_iobs_0
FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_wr_gray_cntr.vhd" 2008/05/02.16:35:02 K.39
EN work/mig20_wr_gray_cntr 1259758091 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_wr_gray_cntr.vhd" \
      LB UNISIM PB ieee/std_logic_1164 1217055545 PB ieee/std_logic_arith 1217055546 \
      PH unisim/VCOMPONENTS 1217055545
AR work/mig20_wr_gray_cntr/arc 1259758092 \
      FL "D:/AFG3000 project/FPGA/AFG3000_FPGA_20091031_BACKUP_CANBEUSE/AFG3000_FPGA_20091031_BACKUP/AFG3000_FPGA_0504_BACKUP/mig20_wr_gray_cntr.vhd" \
      EN work/mig20_wr_gray_cntr 1259758091 CP FDCE
