Timing Violation Report Min Delay Analysis

SmartTime Version v12.3
Microsemi Corporation - Microsemi Libero Software Release v12.3 (Version 12.800.0.16)
Date: Tue Jan  7 17:26:47 2020


Design: top
Family: PolarFire
Die: MPF300TS
Package: FCG1152
Temperature Range: -40 - 100 C
Voltage Range: 1.0185 - 1.0815 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt
Scenario for Timing Analysis: timing_analysis


Path 1
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[89]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[89]:D
  Delay (ns):              0.166
  Slack (ns):              0.025
  Arrival (ns):            3.748
  Required (ns):           3.723
  Operating Conditions: fast_hv_lt

Path 2
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[29]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[29]:D
  Delay (ns):              0.169
  Slack (ns):              0.028
  Arrival (ns):            3.754
  Required (ns):           3.726
  Operating Conditions: fast_hv_lt

Path 3
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[28]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[28]:D
  Delay (ns):              0.170
  Slack (ns):              0.029
  Arrival (ns):            3.755
  Required (ns):           3.726
  Operating Conditions: fast_hv_lt

Path 4
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[13]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[13]:D
  Delay (ns):              0.178
  Slack (ns):              0.033
  Arrival (ns):            3.798
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 5
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[87]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[87]:D
  Delay (ns):              0.178
  Slack (ns):              0.037
  Arrival (ns):            3.760
  Required (ns):           3.723
  Operating Conditions: fast_hv_lt

Path 6
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[55]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[55]:D
  Delay (ns):              0.186
  Slack (ns):              0.041
  Arrival (ns):            3.806
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 7
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[71]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[71]:D
  Delay (ns):              0.188
  Slack (ns):              0.041
  Arrival (ns):            3.786
  Required (ns):           3.745
  Operating Conditions: fast_hv_lt

Path 8
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg_early[53]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[53]:D
  Delay (ns):              0.187
  Slack (ns):              0.042
  Arrival (ns):            3.807
  Required (ns):           3.765
  Operating Conditions: fast_hv_lt

Path 9
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[30]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[30]:D
  Delay (ns):              0.183
  Slack (ns):              0.042
  Arrival (ns):            3.768
  Required (ns):           3.726
  Operating Conditions: fast_hv_lt

Path 10
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[26]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[26]:D
  Delay (ns):              0.184
  Slack (ns):              0.043
  Arrival (ns):            3.769
  Required (ns):           3.726
  Operating Conditions: fast_hv_lt

Path 11
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[31]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[31]:D
  Delay (ns):              0.186
  Slack (ns):              0.045
  Arrival (ns):            3.771
  Required (ns):           3.726
  Operating Conditions: fast_hv_lt

Path 12
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[86]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[86]:D
  Delay (ns):              0.187
  Slack (ns):              0.046
  Arrival (ns):            3.769
  Required (ns):           3.723
  Operating Conditions: fast_hv_lt

Path 13
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[85]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[85]:D
  Delay (ns):              0.187
  Slack (ns):              0.046
  Arrival (ns):            3.769
  Required (ns):           3.723
  Operating Conditions: fast_hv_lt

Path 14
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[172]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[172]:D
  Delay (ns):              0.191
  Slack (ns):              0.047
  Arrival (ns):            7.925
  Required (ns):           7.878
  Operating Conditions: fast_hv_lt

Path 15
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[32]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[32]:D
  Delay (ns):              0.188
  Slack (ns):              0.047
  Arrival (ns):            3.773
  Required (ns):           3.726
  Operating Conditions: fast_hv_lt

Path 16
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/sDat[23]:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/ARLEN_slvif_Z[0]:D
  Delay (ns):              0.187
  Slack (ns):              0.049
  Arrival (ns):            7.911
  Required (ns):           7.862
  Operating Conditions: fast_hv_lt

Path 17
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[5]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[0][5]:D
  Delay (ns):              0.130
  Slack (ns):              0.062
  Arrival (ns):            7.860
  Required (ns):           7.798
  Operating Conditions: fast_hv_lt

Path 18
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p3_po_r1[44]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][124]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            7.869
  Required (ns):           7.806
  Operating Conditions: fast_hv_lt

Path 19
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[31].data_shifter[31][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[30].data_shifter[30][0]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.751
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 20
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[17]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_odt_p2_r1[0]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.730
  Required (ns):           3.667
  Operating Conditions: fast_hv_lt

Path 21
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[120]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[120]:D
  Delay (ns):              0.130
  Slack (ns):              0.063
  Arrival (ns):            3.755
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 22
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_packed[107]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_data_fifo_wr_data[107]:D
  Delay (ns):              0.131
  Slack (ns):              0.063
  Arrival (ns):            7.892
  Required (ns):           7.829
  Operating Conditions: fast_hv_lt

Path 23
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_reset_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_RESET_N_P0_OUT:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.850
  Required (ns):           7.786
  Operating Conditions: fast_hv_lt

Path 24
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[9].data_shifter[9][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[8].data_shifter[8][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.883
  Required (ns):           7.819
  Operating Conditions: fast_hv_lt

Path 25
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[14]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[14]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.872
  Required (ns):           7.808
  Operating Conditions: fast_hv_lt

Path 26
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/awaddr_r1[11]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/wr_cmd_wr_data[11]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.872
  Required (ns):           7.808
  Operating Conditions: fast_hv_lt

Path 27
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[75]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[75]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.718
  Required (ns):           3.654
  Operating Conditions: fast_hv_lt

Path 28
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[64]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[64]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.723
  Required (ns):           3.659
  Operating Conditions: fast_hv_lt

Path 29
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][20]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][21]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.723
  Required (ns):           3.659
  Operating Conditions: fast_hv_lt

Path 30
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[112]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[2]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.758
  Required (ns):           3.694
  Operating Conditions: fast_hv_lt

Path 31
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[4].data_shifter[4][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[3].data_shifter[3][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            7.883
  Required (ns):           7.819
  Operating Conditions: fast_hv_lt

Path 32
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/o_ready:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_138/MSC_i_139/s0:D
  Delay (ns):              0.131
  Slack (ns):              0.064
  Arrival (ns):            3.723
  Required (ns):           3.659
  Operating Conditions: fast_hv_lt

Path 33
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/dfi_rddata_w1_i[61]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_540/dfi_rddata_w1_r[61]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.872
  Required (ns):           7.807
  Operating Conditions: fast_hv_lt

Path 34
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[14].data_shifter[14][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[13].data_shifter[13][1]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            3.726
  Required (ns):           3.661
  Operating Conditions: fast_hv_lt

Path 35
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[34].data_shifter[34][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[33].data_shifter[33][0]:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            3.754
  Required (ns):           3.689
  Operating Conditions: fast_hv_lt

Path 36
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][21]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/w_valid_attr_sh_gen[0].w_valid_attr_sh[0][22]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            3.724
  Required (ns):           3.659
  Operating Conditions: fast_hv_lt

Path 37
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_delay_fifo_rd_data_reg[52]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/wr_data_packed[116]:D
  Delay (ns):              0.216
  Slack (ns):              0.065
  Arrival (ns):            3.825
  Required (ns):           3.760
  Operating Conditions: fast_hv_lt

Path 38
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state[19]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[3].dqsw_trainer/current_state[20]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.846
  Required (ns):           7.781
  Operating Conditions: fast_hv_lt

Path 39
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_248/MSC_i_249/MSC_i_263/din_gray_r[5]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_248/MSC_i_249/MSC_i_263/MSC_i_265/MSC_i_270/s0:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.876
  Required (ns):           7.811
  Operating Conditions: fast_hv_lt

Path 40
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_298/MSC_i_299/MSC_i_301/MSC_i_303/MSC_i_311/s0:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_298/MSC_i_299/MSC_i_301/MSC_i_303/MSC_i_311/s1:D
  Delay (ns):              0.133
  Slack (ns):              0.065
  Arrival (ns):            7.890
  Required (ns):           7.825
  Operating Conditions: fast_hv_lt

Path 41
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_1_[119]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[119]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.872
  Required (ns):           7.807
  Operating Conditions: fast_hv_lt

Path 42
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[34].data_shifter[34][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[33].data_shifter[33][0]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.861
  Required (ns):           7.796
  Operating Conditions: fast_hv_lt

Path 43
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_543/MSC_i_546/data_r1[31]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_543/MSC_i_546/data_r2[31]:D
  Delay (ns):              0.132
  Slack (ns):              0.065
  Arrival (ns):            7.872
  Required (ns):           7.807
  Operating Conditions: fast_hv_lt

Path 44
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][289]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DM_TXDATA_OUT[10]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.873
  Required (ns):           7.808
  Operating Conditions: fast_hv_lt

Path 45
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][54]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[55]:D
  Delay (ns):              0.131
  Slack (ns):              0.065
  Arrival (ns):            7.869
  Required (ns):           7.804
  Operating Conditions: fast_hv_lt

Path 46
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[119]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[9]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.758
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 47
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/dfi_rddata_w1_i[57]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_540/dfi_rddata_w1_r[57]:D
  Delay (ns):              0.134
  Slack (ns):              0.066
  Arrival (ns):            7.871
  Required (ns):           7.805
  Operating Conditions: fast_hv_lt

Path 48
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_289/din_gray_r[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/MSC_i_276/MSC_i_277/MSC_i_289/MSC_i_291/MSC_i_292/s0:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.865
  Required (ns):           7.799
  Operating Conditions: fast_hv_lt

Path 49
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][121]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[77]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.872
  Required (ns):           7.806
  Operating Conditions: fast_hv_lt

Path 50
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[18]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][90]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            3.740
  Required (ns):           3.674
  Operating Conditions: fast_hv_lt

Path 51
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/araddr_r1[18]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/rd_cmd_wr_data[18]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.854
  Required (ns):           7.788
  Operating Conditions: fast_hv_lt

Path 52
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[12]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12]:D
  Delay (ns):              0.133
  Slack (ns):              0.066
  Arrival (ns):            7.858
  Required (ns):           7.792
  Operating Conditions: fast_hv_lt

Path 53
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/w_valid_attr_sh_gen[1].w_valid_attr_sh[1][1]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.890
  Required (ns):           7.823
  Operating Conditions: fast_hv_lt

Path 54
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[36].data_shifter[36][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_376/data_shifter_gen[35].data_shifter[35][0]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            7.870
  Required (ns):           7.803
  Operating Conditions: fast_hv_lt

Path 55
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_375/lat_n0.resettable.data_shifter_2_[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_odt_p3_r1[0]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            7.862
  Required (ns):           7.795
  Operating Conditions: fast_hv_lt

Path 56
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg3[12]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_235/cmd_fifo_wr_data_reg4[12]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.877
  Required (ns):           7.810
  Operating Conditions: fast_hv_lt

Path 57
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[116]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[116]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.870
  Required (ns):           7.803
  Operating Conditions: fast_hv_lt

Path 58
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[2].uWrlvl/dq_in_reg[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[2].uWrlvl/dq_in_reg_2[3]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.860
  Required (ns):           7.793
  Operating Conditions: fast_hv_lt

Path 59
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[2].uWrlvl/dq_in_reg[1]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[2].uWrlvl/dq_in_reg_2[1]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.859
  Required (ns):           7.792
  Operating Conditions: fast_hv_lt

Path 60
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][11]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[30]:D
  Delay (ns):              0.216
  Slack (ns):              0.067
  Arrival (ns):            3.825
  Required (ns):           3.758
  Operating Conditions: fast_hv_lt

Path 61
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[9].data_shifter[9][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[8].data_shifter[8][1]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.729
  Required (ns):           3.662
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[117]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[7]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.762
  Required (ns):           3.695
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_2_[115]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[5]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.758
  Required (ns):           3.691
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_0_[114]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_198/lat_n0.resettable.data_shifter_1_[114]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.720
  Required (ns):           3.653
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[7]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            3.743
  Required (ns):           3.676
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/delay_line_sel_rd[0]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DELAY_LINE_SEL_RD[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            3.731
  Required (ns):           3.664
  Operating Conditions: fast_hv_lt

Path 67
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[18]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[6][2]:D
  Delay (ns):              0.170
  Slack (ns):              0.067
  Arrival (ns):            7.905
  Required (ns):           7.838
  Operating Conditions: fast_hv_lt

Path 68
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count1[29]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[3][5]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.868
  Required (ns):           7.801
  Operating Conditions: fast_hv_lt

Path 69
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAOOlI[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/holdDat[33]:D
  Delay (ns):              0.135
  Slack (ns):              0.067
  Arrival (ns):            7.897
  Required (ns):           7.830
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[3]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][147]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.888
  Required (ns):           7.821
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/dfi_rddata_w0_i[32]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_540/dfi_rddata_w0_r[32]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.874
  Required (ns):           7.807
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[7]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[7]:D
  Delay (ns):              0.134
  Slack (ns):              0.067
  Arrival (ns):            7.862
  Required (ns):           7.795
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_mask_p3_po_r1[1]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][281]:D
  Delay (ns):              0.133
  Slack (ns):              0.067
  Arrival (ns):            7.875
  Required (ns):           7.808
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[18].data_shifter[18][0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_359/MSC_i_360/MSC_i_380/data_shifter_gen[17].data_shifter[17][0]:D
  Delay (ns):              0.132
  Slack (ns):              0.067
  Arrival (ns):            7.869
  Required (ns):           7.802
  Operating Conditions: fast_hv_lt

Path 75
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_act_n_r2:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ACT_N_P0_OUT:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.859
  Required (ns):           7.791
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_address_r2[4]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[4]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            7.867
  Required (ns):           7.799
  Operating Conditions: fast_hv_lt

Path 77
  From: CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_count2[3]:CLK
  To:   CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/clk_cnt[4][3]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.874
  Required (ns):           7.806
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/dfi_rddata_w0_i[60]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_540/dfi_rddata_w0_r[60]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.875
  Required (ns):           7.807
  Operating Conditions: fast_hv_lt

Path 79
  From: CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[35]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[35]:D
  Delay (ns):              0.169
  Slack (ns):              0.068
  Arrival (ns):            7.935
  Required (ns):           7.867
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state[14]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state[22]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.759
  Required (ns):           3.691
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r1[9]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_222/dfi_address_r2[9]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.760
  Required (ns):           3.692
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_cs_n_r1[0]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_564/dfi_cs_n_r2[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.855
  Required (ns):           7.787
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][150]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[1]:D
  Delay (ns):              0.136
  Slack (ns):              0.068
  Arrival (ns):            3.724
  Required (ns):           3.656
  Operating Conditions: fast_hv_lt

Path 84
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[39]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg4[39]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.715
  Required (ns):           3.647
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[32]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[32]:D
  Delay (ns):              0.132
  Slack (ns):              0.068
  Arrival (ns):            7.863
  Required (ns):           7.795
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_388/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_wrdata_p2_po_r1[16]:CLK
  To:   PF_DDR4_SS_0/MSC_i_229/MSC_i_230/MSC_i_233/MSC_i_563/data_shifter_gen[1].data_shifter[1][160]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            7.868
  Required (ns):           7.800
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[3]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4]:D
  Delay (ns):              0.135
  Slack (ns):              0.068
  Arrival (ns):            3.721
  Required (ns):           3.653
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_111/s0:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_104/MSC_i_105/MSC_i_107/MSC_i_109/MSC_i_111/s1:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.744
  Required (ns):           3.675
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/din_gray_r[4]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/MSC_i_72/MSC_i_73/MSC_i_75/MSC_i_77/MSC_i_82/s0:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.725
  Required (ns):           3.656
  Operating Conditions: fast_hv_lt

Path 90
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg2[78]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_8/cmd_fifo_wr_data_reg3[78]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.724
  Required (ns):           3.655
  Operating Conditions: fast_hv_lt

Path 91
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[0]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[0]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            7.860
  Required (ns):           7.791
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r1[73]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_213/MSC_i_216/data_r2[73]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            3.739
  Required (ns):           3.670
  Operating Conditions: fast_hv_lt

Path 93
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[38]:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[28]:D
  Delay (ns):              0.134
  Slack (ns):              0.069
  Arrival (ns):            7.865
  Required (ns):           7.796
  Operating Conditions: fast_hv_lt

Path 94
  From: CoreDMA_IO_CTRL_0/axi4dma_init_0/wdata_o[3]:CLK
  To:   CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[9]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            7.902
  Required (ns):           7.833
  Operating Conditions: fast_hv_lt

Path 95
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[17].data_shifter[17][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[16].data_shifter[16][1]:D
  Delay (ns):              0.137
  Slack (ns):              0.069
  Arrival (ns):            3.731
  Required (ns):           3.662
  Operating Conditions: fast_hv_lt

Path 96
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/sDat[18]:CLK
  To:   SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/wdata_sc_r[8]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            7.880
  Required (ns):           7.811
  Operating Conditions: fast_hv_lt

Path 97
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[27].data_shifter[27][1]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[26].data_shifter[26][1]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.726
  Required (ns):           3.657
  Operating Conditions: fast_hv_lt

Path 98
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[36].data_shifter[36][0]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_190/MSC_i_191/MSC_i_202/data_shifter_gen[35].data_shifter[35][0]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.757
  Required (ns):           3.688
  Operating Conditions: fast_hv_lt

Path 99
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_223/rd_start_sr[3]:CLK
  To:   PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_146/gen_fr4.DFI_WRDATA_ALIGN_eq_0.dfi_rddata_en_p0_po_r1[0]:D
  Delay (ns):              0.135
  Slack (ns):              0.069
  Arrival (ns):            3.731
  Required (ns):           3.662
  Operating Conditions: fast_hv_lt

Path 100
  From: PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_4/MSC_i_224/data_shifter_gen[1].data_shifter[1][44]:CLK
  To:   PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[36]:D
  Delay (ns):              0.136
  Slack (ns):              0.069
  Arrival (ns):            3.747
  Required (ns):           3.678
  Operating Conditions: fast_hv_lt

