// Seed: 2227227394
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire [-1 'b0 : -1] id_7;
  bit [1 : -1] id_8;
  always @(posedge -1) begin : LABEL_0
    if (1) begin : LABEL_1
      if (~1) id_8 <= 1 == id_8;
    end
  end
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2
);
  logic id_4;
  not primCall (id_0, id_2);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = -1;
endmodule
