# ğŸš€ 4:1 Multiplexer Using Decoder & Tristate Buffer (Verilog)

This project implements a **4-to-1 multiplexer (MUX)** in Verilog using a **2Ã—4 decoder** and **tristate buffers**.
 The MUX selects **one of four input lines** based on a **2-bit select signal**.

---

## âœ¨ Features

- ğŸ”¢ 4-to-1 multiplexer using **decoder + tristate buffers**.
- ğŸ§ª Testbench included for full verification of all select/input combinations.
- âœ… Modular **RTL design**: separate decoder and tristate buffer modules.
- âš¡ High-impedance (`1'bz`) output when input is not selected.

---

## ğŸ“‚ Files Included

- `tristate_buffer.v` â†’ RTL for the tristate buffer.
- `decoder_2to4.v` â†’ RTL for the 2Ã—4 decoder.
- `mux4to1_dtb.v` â†’ 4Ã—1 MUX built using decoder and tristate buffers.
- `mux4to1_dtb_tb.v` â†’ Testbench for verifying the MUX design.
- `README.md` â†’ Documentation (this file).

---

## ğŸ§© Design Details

### ğŸ”¹ Ports

| Module            | Port | Direction | Width | Description                       |
| ----------------- | ---- | --------- | ----- | --------------------------------- |
| `tristate_buffer` | `i`  | input     | 1-bit | Data input                        |
|                   | `s`  | input     | 1-bit | Enable signal                     |
|                   | `f`  | output    | 1-bit | Output (`i` if enabled, else `z`) |
| `decoder_2to4`    | `a`  | input     | 1-bit | MSB of select                     |
|                   | `b`  | input     | 1-bit | LSB of select                     |
|                   | `I`  | output    | 4-bit | One-hot decoded output            |
| `mux4to1_dtb`     | `s`  | input     | 2-bit | Select input                      |
|                   | `I`  | input     | 4-bit | Multiplexer data inputs           |
|                   | `f`  | output    | 1-bit | Multiplexed output                |

### ğŸ”¹ Functionality

1. **Decoder:** Converts 2-bit select `s[1:0]` to **one-hot 4-bit signals** `w[3:0]`.
2. **Tristate Buffers:** Each input `I[n]` is gated with corresponding one-hot signal `w[n]`.
3. Only the selected input propagates to the output `f`; unselected inputs go **high-impedance (`z`)**.

| Select `s` | Input Selected | Output `f` |
| ---------- | -------------- | ---------- |
| `00`       | `I[0]`         | `I[0]`     |
| `01`       | `I[1]`         | `I[1]`     |
| `10`       | `I[2]`         | `I[2]`     |
| `11`       | `I[3]`         | `I[3]`     |

---

## ğŸ“Š Simulation

The testbench cycles through **all select signals (00-11)** and **all input combinations (0000-1111)**.

### Example Test Inputs

```text
s = 00, I = 0000
s = 01, I = 1010
s = 10, I = 0110
s = 11, I = 1111
```

### Example Output Log

```text
s=00, I=1010 -> f=1
s=01, I=1010 -> f=0
s=10, I=0110 -> f=1
s=11, I=1111 -> f=1
```

---

## ğŸ› ï¸ How to Run

### â–¶ï¸ Using ModelSim / QuestaSim

```tcl
vlog tristate_buffer.v decoder_2to4.v mux4to1_dtb.v mux4to1_dtb_tb.v
vsim -c mux4to1_dtb_tb
run -all
```

---

## ğŸ”¹ License

This project is licensed under the MIT License â€“ see the [LICENSE](../LICENSE) file for details.

---

## ğŸ‘¨â€ğŸ’» Author

**Hithaishi S R**  
 ğŸ”— [LinkedIn](https://www.linkedin.com/in/hithaishisr)  
 âœ‰ï¸ hithaishisr2002@gmail.com