Classic Timing Analyzer report for slot_machine
Sun May 05 20:37:26 2024
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.061 ns                                       ; B1         ; p_state.s2 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 7.262 ns                                       ; p_state.s2 ; A          ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.692 ns                                      ; C          ; p_state.s1 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; p_state.s3 ; p_state.s1 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; p_state.s4 ; T2$latch   ; clk        ; clk      ; 2            ;
; Total number of failed paths ;                                          ;               ;                                                ;            ;            ;            ;          ; 2            ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                           ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; p_state.s3 ; p_state.s1 ; clk        ; clk      ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; p_state.s2 ; p_state.s3 ; clk        ; clk      ; None                        ; None                      ; 0.630 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; p_state.s2 ; p_state.s4 ; clk        ; clk      ; None                        ; None                      ; 0.452 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; p_state.s4 ; p_state.s1 ; clk        ; clk      ; None                        ; None                      ; 0.439 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; p_state.s1 ; p_state.s2 ; clk        ; clk      ; None                        ; None                      ; 0.421 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; p_state.s2 ; p_state.s2 ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; p_state.s1 ; p_state.s1 ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; p_state.s3 ; T1$latch   ; clk        ; clk      ; None                        ; None                      ; 0.276 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; p_state.s4 ; T2$latch   ; clk        ; clk      ; None                        ; None                      ; 0.282 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                             ;
+------------------------------------------+------------+----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From       ; To       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------+----------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; p_state.s4 ; T2$latch ; clk        ; clk      ; None                       ; None                       ; 0.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; p_state.s3 ; T1$latch ; clk        ; clk      ; None                       ; None                       ; 0.276 ns                 ;
+------------------------------------------+------------+----------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To         ; To Clock ;
+-------+--------------+------------+------+------------+----------+
; N/A   ; None         ; 4.061 ns   ; B1   ; p_state.s2 ; clk      ;
; N/A   ; None         ; 3.970 ns   ; B1   ; p_state.s3 ; clk      ;
; N/A   ; None         ; 3.968 ns   ; B1   ; p_state.s4 ; clk      ;
; N/A   ; None         ; 3.898 ns   ; B2   ; p_state.s2 ; clk      ;
; N/A   ; None         ; 3.750 ns   ; B2   ; p_state.s4 ; clk      ;
; N/A   ; None         ; 2.935 ns   ; C    ; p_state.s2 ; clk      ;
; N/A   ; None         ; 2.931 ns   ; C    ; p_state.s1 ; clk      ;
+-------+--------------+------------+------+------------+----------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+------------+----+------------+
; Slack ; Required tco ; Actual tco ; From       ; To ; From Clock ;
+-------+--------------+------------+------------+----+------------+
; N/A   ; None         ; 7.262 ns   ; p_state.s2 ; A  ; clk        ;
; N/A   ; None         ; 7.077 ns   ; T1$latch   ; T1 ; clk        ;
; N/A   ; None         ; 6.398 ns   ; T2$latch   ; T2 ; clk        ;
+-------+--------------+------------+------------+----+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To         ; To Clock ;
+---------------+-------------+-----------+------+------------+----------+
; N/A           ; None        ; -2.692 ns ; C    ; p_state.s1 ; clk      ;
; N/A           ; None        ; -2.696 ns ; C    ; p_state.s2 ; clk      ;
; N/A           ; None        ; -3.511 ns ; B2   ; p_state.s4 ; clk      ;
; N/A           ; None        ; -3.659 ns ; B2   ; p_state.s2 ; clk      ;
; N/A           ; None        ; -3.729 ns ; B1   ; p_state.s4 ; clk      ;
; N/A           ; None        ; -3.731 ns ; B1   ; p_state.s3 ; clk      ;
; N/A           ; None        ; -3.822 ns ; B1   ; p_state.s2 ; clk      ;
+---------------+-------------+-----------+------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun May 05 20:37:26 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off slot_machine -c slot_machine --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "T1$latch" is a latch
    Warning: Node "T2$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "T2~0" as buffer
    Info: Detected gated clock "T1~0" as buffer
    Info: Detected ripple clock "p_state.s4" as buffer
    Info: Detected ripple clock "p_state.s3" as buffer
    Info: Detected ripple clock "p_state.s2" as buffer
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "p_state.s3" and destination register "p_state.s1"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.686 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y21_N27; Fanout = 3; REG Node = 'p_state.s3'
            Info: 2: + IC(0.259 ns) + CELL(0.272 ns) = 0.531 ns; Loc. = LCCOMB_X38_Y21_N20; Fanout = 1; COMB Node = 'Selector2~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.686 ns; Loc. = LCFF_X38_Y21_N21; Fanout = 2; REG Node = 'p_state.s1'
            Info: Total cell delay = 0.427 ns ( 62.24 % )
            Info: Total interconnect delay = 0.259 ns ( 37.76 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.192 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G2; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.744 ns) + CELL(0.618 ns) = 2.192 ns; Loc. = LCFF_X38_Y21_N21; Fanout = 2; REG Node = 'p_state.s1'
                Info: Total cell delay = 1.448 ns ( 66.06 % )
                Info: Total interconnect delay = 0.744 ns ( 33.94 % )
            Info: - Longest clock path from clock "clk" to source register is 2.192 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G2; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.744 ns) + CELL(0.618 ns) = 2.192 ns; Loc. = LCFF_X38_Y21_N27; Fanout = 3; REG Node = 'p_state.s3'
                Info: Total cell delay = 1.448 ns ( 66.06 % )
                Info: Total interconnect delay = 0.744 ns ( 33.94 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "p_state.s4" and destination pin or register "T2$latch" for clock "clk" (Hold time is 547 ps)
    Info: + Largest clock skew is 0.923 ns
        Info: + Longest clock path from clock "clk" to destination register is 3.115 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G2; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.744 ns) + CELL(0.712 ns) = 2.286 ns; Loc. = LCFF_X38_Y21_N27; Fanout = 3; REG Node = 'p_state.s3'
            Info: 3: + IC(0.309 ns) + CELL(0.154 ns) = 2.749 ns; Loc. = LCCOMB_X38_Y21_N18; Fanout = 1; COMB Node = 'T2~0'
            Info: 4: + IC(0.212 ns) + CELL(0.154 ns) = 3.115 ns; Loc. = LCCOMB_X38_Y21_N2; Fanout = 1; REG Node = 'T2$latch'
            Info: Total cell delay = 1.850 ns ( 59.39 % )
            Info: Total interconnect delay = 1.265 ns ( 40.61 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.192 ns
            Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G2; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(0.744 ns) + CELL(0.618 ns) = 2.192 ns; Loc. = LCFF_X38_Y21_N15; Fanout = 3; REG Node = 'p_state.s4'
            Info: Total cell delay = 1.448 ns ( 66.06 % )
            Info: Total interconnect delay = 0.744 ns ( 33.94 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.282 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y21_N15; Fanout = 3; REG Node = 'p_state.s4'
        Info: 2: + IC(0.229 ns) + CELL(0.053 ns) = 0.282 ns; Loc. = LCCOMB_X38_Y21_N2; Fanout = 1; REG Node = 'T2$latch'
        Info: Total cell delay = 0.053 ns ( 18.79 % )
        Info: Total interconnect delay = 0.229 ns ( 81.21 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "p_state.s2" (data pin = "B1", clock pin = "clk") is 4.061 ns
    Info: + Longest pin to register delay is 6.163 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y8; Fanout = 3; PIN Node = 'B1'
        Info: 2: + IC(4.804 ns) + CELL(0.357 ns) = 6.008 ns; Loc. = LCCOMB_X38_Y21_N4; Fanout = 1; COMB Node = 'Selector3~1'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.163 ns; Loc. = LCFF_X38_Y21_N5; Fanout = 6; REG Node = 'p_state.s2'
        Info: Total cell delay = 1.359 ns ( 22.05 % )
        Info: Total interconnect delay = 4.804 ns ( 77.95 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.192 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G2; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.744 ns) + CELL(0.618 ns) = 2.192 ns; Loc. = LCFF_X38_Y21_N5; Fanout = 6; REG Node = 'p_state.s2'
        Info: Total cell delay = 1.448 ns ( 66.06 % )
        Info: Total interconnect delay = 0.744 ns ( 33.94 % )
Info: tco from clock "clk" to destination pin "A" through register "p_state.s2" is 7.262 ns
    Info: + Longest clock path from clock "clk" to source register is 2.192 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G2; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.744 ns) + CELL(0.618 ns) = 2.192 ns; Loc. = LCFF_X38_Y21_N5; Fanout = 6; REG Node = 'p_state.s2'
        Info: Total cell delay = 1.448 ns ( 66.06 % )
        Info: Total interconnect delay = 0.744 ns ( 33.94 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.976 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y21_N5; Fanout = 6; REG Node = 'p_state.s2'
        Info: 2: + IC(2.930 ns) + CELL(2.046 ns) = 4.976 ns; Loc. = PIN_AB10; Fanout = 0; PIN Node = 'A'
        Info: Total cell delay = 2.046 ns ( 41.12 % )
        Info: Total interconnect delay = 2.930 ns ( 58.88 % )
Info: th for register "p_state.s1" (data pin = "C", clock pin = "clk") is -2.692 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.192 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G2; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.744 ns) + CELL(0.618 ns) = 2.192 ns; Loc. = LCFF_X38_Y21_N21; Fanout = 2; REG Node = 'p_state.s1'
        Info: Total cell delay = 1.448 ns ( 66.06 % )
        Info: Total interconnect delay = 0.744 ns ( 33.94 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.033 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_G1; Fanout = 2; PIN Node = 'C'
        Info: 2: + IC(3.670 ns) + CELL(0.378 ns) = 4.878 ns; Loc. = LCCOMB_X38_Y21_N20; Fanout = 1; COMB Node = 'Selector2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.033 ns; Loc. = LCFF_X38_Y21_N21; Fanout = 2; REG Node = 'p_state.s1'
        Info: Total cell delay = 1.363 ns ( 27.08 % )
        Info: Total interconnect delay = 3.670 ns ( 72.92 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Sun May 05 20:37:26 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


