// Seed: 2869350359
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri id_5,
    input tri id_6,
    output uwire id_7,
    input supply0 id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wire id_11,
    input wire id_12,
    input wor id_13
);
  wire id_15;
  specify
    (id_16 => id_17) = (1'b0);
  endspecify
endmodule
module module_1 (
    input  wire  id_0,
    input  wor   id_1,
    output wor   id_2,
    input  tri0  id_3,
    input  tri   id_4,
    input  wand  id_5,
    output wand  id_6,
    output uwire id_7,
    output tri1  id_8
);
  assign id_8 = id_4;
  module_0(
      id_3, id_8, id_7, id_0, id_8, id_3, id_5, id_6, id_3, id_0, id_8, id_0, id_5, id_1
  );
endmodule
