<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p666" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_666{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_666{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_666{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_666{left:69px;bottom:1084px;}
#t5_666{left:95px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t6_666{left:462px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t7_666{left:95px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#t8_666{left:95px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_666{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_666{left:69px;bottom:1003px;}
#tb_666{left:95px;bottom:1007px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_666{left:95px;bottom:982px;}
#td_666{left:121px;bottom:982px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#te_666{left:121px;bottom:965px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_666{left:95px;bottom:941px;}
#tg_666{left:121px;bottom:941px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#th_666{left:121px;bottom:924px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ti_666{left:69px;bottom:898px;}
#tj_666{left:95px;bottom:901px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_666{left:462px;bottom:901px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tl_666{left:95px;bottom:885px;letter-spacing:-0.15px;word-spacing:-1.34px;}
#tm_666{left:95px;bottom:868px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_666{left:69px;bottom:843px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_666{left:69px;bottom:826px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tp_666{left:69px;bottom:810px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tq_666{left:69px;bottom:793px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_666{left:69px;bottom:734px;letter-spacing:0.14px;}
#ts_666{left:151px;bottom:734px;letter-spacing:0.15px;word-spacing:0.01px;}
#tt_666{left:69px;bottom:710px;letter-spacing:-0.15px;word-spacing:-1.13px;}
#tu_666{left:69px;bottom:694px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_666{left:69px;bottom:669px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#tw_666{left:69px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_666{left:69px;bottom:635px;letter-spacing:-0.21px;word-spacing:-0.34px;}
#ty_666{left:69px;bottom:567px;letter-spacing:0.16px;}
#tz_666{left:150px;bottom:567px;letter-spacing:0.2px;word-spacing:0.01px;}
#t10_666{left:149px;bottom:541px;letter-spacing:0.22px;word-spacing:-0.04px;}
#t11_666{left:69px;bottom:516px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_666{left:69px;bottom:499px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t13_666{left:69px;bottom:473px;}
#t14_666{left:95px;bottom:477px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t15_666{left:69px;bottom:450px;}
#t16_666{left:95px;bottom:454px;letter-spacing:-0.14px;word-spacing:-1.28px;}
#t17_666{left:95px;bottom:437px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_666{left:69px;bottom:409px;}
#t19_666{left:93px;bottom:409px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1a_666{left:69px;bottom:383px;}
#t1b_666{left:93px;bottom:383px;letter-spacing:-0.17px;word-spacing:0.05px;}
#t1c_666{left:69px;bottom:354px;}
#t1d_666{left:93px;bottom:357px;letter-spacing:-0.17px;word-spacing:0.03px;}
#t1e_666{left:95px;bottom:338px;letter-spacing:-0.25px;word-spacing:0.17px;}
#t1f_666{left:69px;bottom:310px;}
#t1g_666{left:93px;bottom:310px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1h_666{left:69px;bottom:284px;}
#t1i_666{left:93px;bottom:284px;letter-spacing:-0.15px;word-spacing:0.03px;}
#t1j_666{left:69px;bottom:265px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t1k_666{left:191px;bottom:233px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1l_666{left:281px;bottom:233px;letter-spacing:0.14px;word-spacing:0.89px;}
#t1m_666{left:74px;bottom:213px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1n_666{left:194px;bottom:213px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1o_666{left:275px;bottom:213px;letter-spacing:-0.14px;}
#t1p_666{left:338px;bottom:213px;letter-spacing:-0.13px;}
#t1q_666{left:74px;bottom:190px;letter-spacing:-0.13px;}
#t1r_666{left:195px;bottom:190px;letter-spacing:-0.13px;}
#t1s_666{left:275px;bottom:190px;letter-spacing:-0.13px;}
#t1t_666{left:338px;bottom:190px;letter-spacing:-0.11px;}
#t1u_666{left:74px;bottom:167px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1v_666{left:74px;bottom:152px;letter-spacing:-0.12px;}
#t1w_666{left:195px;bottom:167px;letter-spacing:-0.14px;}
#t1x_666{left:275px;bottom:167px;letter-spacing:-0.15px;}
#t1y_666{left:338px;bottom:167px;letter-spacing:-0.11px;}

.s1_666{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_666{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_666{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_666{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_666{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_666{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_666{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_666{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_666{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.sa_666{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts666" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg666Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg666" style="-webkit-user-select: none;"><object width="935" height="1210" data="666/666.svg" type="image/svg+xml" id="pdf666" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_666" class="t s1_666">18-28 </span><span id="t2_666" class="t s1_666">Vol. 3B </span>
<span id="t3_666" class="t s2_666">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_666" class="t s3_666">• </span><span id="t5_666" class="t s4_666">Last Branch Record Top-of-Stack (TOS) Pointer </span><span id="t6_666" class="t s5_666">— The lowest significant 2 bits of the TOS Pointer MSR </span>
<span id="t7_666" class="t s5_666">(MSR_LASTBRANCH_TOS, address 1C9H) contains a pointer to the MSR in the LBR stack that contains the most </span>
<span id="t8_666" class="t s5_666">recent branch, interrupt, or exception recorded. </span>
<span id="t9_666" class="t s5_666">Eight pairs of MSRs are supported in the LBR stack for 45 nm and 32 nm Intel Atom processors: </span>
<span id="ta_666" class="t s3_666">• </span><span id="tb_666" class="t s4_666">Last Branch Record (LBR) Stack </span>
<span id="tc_666" class="t s5_666">— </span><span id="td_666" class="t s5_666">MSR_LASTBRANCH_0_FROM_IP (address 40H) through MSR_LASTBRANCH_7_FROM_IP (address 47H) </span>
<span id="te_666" class="t s5_666">store source addresses </span>
<span id="tf_666" class="t s5_666">— </span><span id="tg_666" class="t s5_666">MSR_LASTBRANCH_0_TO_IP (address 60H) through MSR_LASTBRANCH_7_TO_IP (address 67H) store </span>
<span id="th_666" class="t s5_666">destination addresses </span>
<span id="ti_666" class="t s3_666">• </span><span id="tj_666" class="t s4_666">Last Branch Record Top-of-Stack (TOS) Pointer </span><span id="tk_666" class="t s5_666">— The lowest significant 3 bits of the TOS Pointer MSR </span>
<span id="tl_666" class="t s5_666">(MSR_LASTBRANCH_TOS, address 1C9H) contains a pointer to the MSR in the LBR stack that contains the most </span>
<span id="tm_666" class="t s5_666">recent branch, interrupt, or exception recorded. </span>
<span id="tn_666" class="t s5_666">The address format written in the FROM_IP/TO_IP MSRS may differ between processors. Software should query </span>
<span id="to_666" class="t s5_666">IA32_PERF_CAPABILITIES[5:0] and consult Section 18.4.8.1. The behavior of the MSR_LER_TO_LIP and the </span>
<span id="tp_666" class="t s5_666">MSR_LER_FROM_LIP MSRs corresponds to that of the LastExceptionToIP and LastExceptionFromIP MSRs found in </span>
<span id="tq_666" class="t s5_666">P6 family processors. </span>
<span id="tr_666" class="t s6_666">18.5.2 </span><span id="ts_666" class="t s6_666">LBR Stack in Intel Atom® Processors based on the Silvermont Microarchitecture </span>
<span id="tt_666" class="t s5_666">The last branch record stack and top-of-stack (TOS) pointer MSRs are supported in Intel Atom processors based on </span>
<span id="tu_666" class="t s5_666">the Silvermont and Airmont microarchitectures. Eight pairs of MSRs are supported in the LBR stack. </span>
<span id="tv_666" class="t s5_666">LBR filtering is supported. Filtering of LBRs based on a combination of CPL and branch type conditions is supported. </span>
<span id="tw_666" class="t s5_666">When LBR filtering is enabled, the LBR stack only captures the subset of branches that are specified by MSR_L- </span>
<span id="tx_666" class="t s5_666">BR_SELECT. The layout of MSR_LBR_SELECT is described in Table 18-11. </span>
<span id="ty_666" class="t s7_666">18.6 </span><span id="tz_666" class="t s7_666">LAST BRANCH, CALL STACK, INTERRUPT, AND EXCEPTION RECORDING </span>
<span id="t10_666" class="t s7_666">FOR PROCESSORS BASED ON GOLDMONT MICROARCHITECTURE </span>
<span id="t11_666" class="t s5_666">Processors based on the Goldmont microarchitecture extend the capabilities described in Section 18.5.2 with the </span>
<span id="t12_666" class="t s5_666">following enhancements: </span>
<span id="t13_666" class="t s3_666">• </span><span id="t14_666" class="t s5_666">Supports new LBR format encoding 00110b in IA32_PERF_CAPABILITIES[5:0]. </span>
<span id="t15_666" class="t s3_666">• </span><span id="t16_666" class="t s5_666">Size of LBR stack increased to 32. Each entry includes MSR_LASTBRANCH_x_FROM_IP (address 0x680..0x69f) </span>
<span id="t17_666" class="t s5_666">and MSR_LASTBRANCH_x_TO_IP (address 0x6c0..0x6df). </span>
<span id="t18_666" class="t s5_666">• </span><span id="t19_666" class="t s5_666">LBR call stack filtering supported. The layout of MSR_LBR_SELECT is described in Table 18-13. </span>
<span id="t1a_666" class="t s5_666">• </span><span id="t1b_666" class="t s5_666">Elapsed cycle information is added to MSR_LASTBRANCH_x_TO_IP. Format is shown in Table 18-7. </span>
<span id="t1c_666" class="t s3_666">• </span><span id="t1d_666" class="t s5_666">Misprediction info is reported in the upper bits of MSR_LASTBRANCH_x_FROM_IP. MISPRED bit format is </span>
<span id="t1e_666" class="t s5_666">shown in Table 18-8. </span>
<span id="t1f_666" class="t s5_666">• </span><span id="t1g_666" class="t s5_666">Streamlined Freeze_LBRs_On_PMI operation; see Section 18.12.2. </span>
<span id="t1h_666" class="t s5_666">• </span><span id="t1i_666" class="t s5_666">LBR MSRs may be cleared when MWAIT is used to request a C-state that is numerically higher than C1; see </span>
<span id="t1j_666" class="t s5_666">Section 18.12.3. </span>
<span id="t1k_666" class="t s8_666">Table 18-7. </span><span id="t1l_666" class="t s8_666">MSR_LASTBRANCH_x_TO_IP for the Goldmont Microarchitecture </span>
<span id="t1m_666" class="t s9_666">Bit Field </span><span id="t1n_666" class="t s9_666">Bit Offset </span><span id="t1o_666" class="t s9_666">Access </span><span id="t1p_666" class="t s9_666">Description </span>
<span id="t1q_666" class="t s9_666">Data </span><span id="t1r_666" class="t sa_666">47:0 </span><span id="t1s_666" class="t sa_666">R/W </span><span id="t1t_666" class="t sa_666">This is the “branch to“ address. See Section 18.4.8.1 for address format. </span>
<span id="t1u_666" class="t s9_666">Cycle Count </span>
<span id="t1v_666" class="t s9_666">(Saturating) </span>
<span id="t1w_666" class="t sa_666">63:48 </span><span id="t1x_666" class="t sa_666">R/W </span><span id="t1y_666" class="t sa_666">Elapsed core clocks since last update to the LBR stack. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
