// (c) Copyright 1995-2022 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:ip:hbm:1.0
// IP Revision: 11

(* X_CORE_INFO = "hbm_v1_0_11,Vivado 2021.2" *)
(* CHECK_LICENSE_TYPE = "PCIE_HBM_SUB_SYS_hbm_0_0,hbm_v1_0_11,{}" *)
(* CORE_GENERATION_INFO = "PCIE_HBM_SUB_SYS_hbm_0_0,hbm_v1_0_11,{x_ipProduct=Vivado 2021.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=hbm,x_ipVersion=1.0,x_ipCoreRevision=11,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,HBM_STACK=2,SWITCH_ENABLE_00=TRUE,SWITCH_ENABLE_01=TRUE,INIT_BYPASS=FALSE,INIT_SEQ_TIMEOUT=10000000,AXI_RST_ASSERT_WIDTH=16,AXI_RST_DEASSERT_WIDTH=2,TEMP_WAIT_PERIOD_0=100000,TEMP_WAIT_PERIOD_1=100000,SWITCH_EN_0=1,SWITCH_EN_1=1,AXI_CLK_FREQ=450,AXI_CLK1_FREQ=450,HBM_REF_CLK_FREQ_0=100,HBM_REF_CLK_FREQ_1=1\
00,HBM_CLK_FREQ_0=900,HBM_CLK_FREQ_1=900,HBM_STACK_NUM=0,CLK_SEL_00=TRUE,CLK_SEL_01=FALSE,CLK_SEL_02=FALSE,CLK_SEL_03=FALSE,CLK_SEL_04=FALSE,CLK_SEL_05=FALSE,CLK_SEL_06=FALSE,CLK_SEL_07=FALSE,CLK_SEL_08=FALSE,CLK_SEL_09=FALSE,CLK_SEL_10=FALSE,CLK_SEL_11=FALSE,CLK_SEL_12=FALSE,CLK_SEL_13=FALSE,CLK_SEL_14=FALSE,CLK_SEL_15=FALSE,CLK_SEL_16=TRUE,CLK_SEL_17=FALSE,CLK_SEL_18=FALSE,CLK_SEL_19=FALSE,CLK_SEL_20=FALSE,CLK_SEL_21=FALSE,CLK_SEL_22=FALSE,CLK_SEL_23=FALSE,CLK_SEL_24=FALSE,CLK_SEL_25=FALSE,CLK\
_SEL_26=FALSE,CLK_SEL_27=FALSE,CLK_SEL_28=FALSE,CLK_SEL_29=FALSE,CLK_SEL_30=FALSE,CLK_SEL_31=FALSE,DATARATE_STACK_0=1800,DATARATE_STACK_1=1800,READ_PERCENT_00=40,READ_PERCENT_01=40,READ_PERCENT_02=40,READ_PERCENT_03=40,READ_PERCENT_04=40,READ_PERCENT_05=40,READ_PERCENT_06=40,READ_PERCENT_07=40,READ_PERCENT_08=40,READ_PERCENT_09=40,READ_PERCENT_10=40,READ_PERCENT_11=40,READ_PERCENT_12=40,READ_PERCENT_13=40,READ_PERCENT_14=40,READ_PERCENT_15=40,READ_PERCENT_16=40,READ_PERCENT_17=40,READ_PERCENT_18\
=40,READ_PERCENT_19=40,READ_PERCENT_20=40,READ_PERCENT_21=40,READ_PERCENT_22=40,READ_PERCENT_23=40,READ_PERCENT_24=40,READ_PERCENT_25=40,READ_PERCENT_26=40,READ_PERCENT_27=40,READ_PERCENT_28=40,READ_PERCENT_29=40,READ_PERCENT_30=40,READ_PERCENT_31=40,WRITE_PERCENT_00=40,WRITE_PERCENT_01=40,WRITE_PERCENT_02=40,WRITE_PERCENT_03=40,WRITE_PERCENT_04=40,WRITE_PERCENT_05=40,WRITE_PERCENT_06=40,WRITE_PERCENT_07=40,WRITE_PERCENT_08=40,WRITE_PERCENT_09=40,WRITE_PERCENT_10=40,WRITE_PERCENT_11=40,WRITE_PER\
CENT_12=40,WRITE_PERCENT_13=40,WRITE_PERCENT_14=40,WRITE_PERCENT_15=40,WRITE_PERCENT_16=40,WRITE_PERCENT_17=40,WRITE_PERCENT_18=40,WRITE_PERCENT_19=40,WRITE_PERCENT_20=40,WRITE_PERCENT_21=40,WRITE_PERCENT_22=40,WRITE_PERCENT_23=40,WRITE_PERCENT_24=40,WRITE_PERCENT_25=40,WRITE_PERCENT_26=40,WRITE_PERCENT_27=40,WRITE_PERCENT_28=40,WRITE_PERCENT_29=40,WRITE_PERCENT_30=40,WRITE_PERCENT_31=40,PAGEHIT_PERCENT_00=75,PAGEHIT_PERCENT_01=75,MC_ENABLE_00=TRUE,MC_ENABLE_01=TRUE,MC_ENABLE_02=TRUE,MC_ENABLE_0\
3=TRUE,MC_ENABLE_04=TRUE,MC_ENABLE_05=TRUE,MC_ENABLE_06=TRUE,MC_ENABLE_07=TRUE,MC_ENABLE_08=TRUE,MC_ENABLE_09=TRUE,MC_ENABLE_10=TRUE,MC_ENABLE_11=TRUE,MC_ENABLE_12=TRUE,MC_ENABLE_13=TRUE,MC_ENABLE_14=TRUE,MC_ENABLE_15=TRUE,MC_ENABLE_APB_00=TRUE,MC_ENABLE_APB_01=TRUE,PHY_ENABLE_00=TRUE,PHY_ENABLE_01=TRUE,PHY_ENABLE_02=TRUE,PHY_ENABLE_03=TRUE,PHY_ENABLE_04=TRUE,PHY_ENABLE_05=TRUE,PHY_ENABLE_06=TRUE,PHY_ENABLE_07=TRUE,PHY_ENABLE_08=TRUE,PHY_ENABLE_09=TRUE,PHY_ENABLE_10=TRUE,PHY_ENABLE_11=TRUE,PHY_E\
NABLE_12=TRUE,PHY_ENABLE_13=TRUE,PHY_ENABLE_14=TRUE,PHY_ENABLE_15=TRUE,PHY_ENABLE_16=TRUE,PHY_ENABLE_17=TRUE,PHY_ENABLE_18=TRUE,PHY_ENABLE_19=TRUE,PHY_ENABLE_20=TRUE,PHY_ENABLE_21=TRUE,PHY_ENABLE_22=TRUE,PHY_ENABLE_23=TRUE,PHY_ENABLE_24=TRUE,PHY_ENABLE_25=TRUE,PHY_ENABLE_26=TRUE,PHY_ENABLE_27=TRUE,PHY_ENABLE_28=TRUE,PHY_ENABLE_29=TRUE,PHY_ENABLE_30=TRUE,PHY_ENABLE_31=TRUE,PHY_ENABLE_APB_00=TRUE,PHY_ENABLE_APB_01=TRUE}" *)
(* DowngradeIPIdentifiedWarnings = "yes" *)
module PCIE_HBM_SUB_SYS_hbm_0_0 (
  HBM_REF_CLK_0,
  HBM_REF_CLK_1,
  AXI_00_ACLK,
  AXI_00_ARESET_N,
  AXI_00_ARADDR,
  AXI_00_ARBURST,
  AXI_00_ARID,
  AXI_00_ARLEN,
  AXI_00_ARSIZE,
  AXI_00_ARVALID,
  AXI_00_AWADDR,
  AXI_00_AWBURST,
  AXI_00_AWID,
  AXI_00_AWLEN,
  AXI_00_AWSIZE,
  AXI_00_AWVALID,
  AXI_00_RREADY,
  AXI_00_BREADY,
  AXI_00_WDATA,
  AXI_00_WLAST,
  AXI_00_WSTRB,
  AXI_00_WDATA_PARITY,
  AXI_00_WVALID,
  APB_0_PCLK,
  APB_0_PRESET_N,
  APB_1_PCLK,
  APB_1_PRESET_N,
  AXI_00_ARREADY,
  AXI_00_AWREADY,
  AXI_00_RDATA_PARITY,
  AXI_00_RDATA,
  AXI_00_RID,
  AXI_00_RLAST,
  AXI_00_RRESP,
  AXI_00_RVALID,
  AXI_00_WREADY,
  AXI_00_BID,
  AXI_00_BRESP,
  AXI_00_BVALID,
  apb_complete_0,
  apb_complete_1,
  DRAM_0_STAT_CATTRIP,
  DRAM_0_STAT_TEMP,
  DRAM_1_STAT_CATTRIP,
  DRAM_1_STAT_TEMP
);

(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME HBM_REF_CLK_0, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN PCIE_HBM_SUB_SYS_HBM_REF_CLK_0_0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 HBM_REF_CLK_0 CLK" *)
input wire HBM_REF_CLK_0;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME HBM_REF_CLK_1, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN PCIE_HBM_SUB_SYS_HBM_REF_CLK_0_0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 HBM_REF_CLK_1 CLK" *)
input wire HBM_REF_CLK_1;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ACLK_00_8HI, ASSOCIATED_BUSIF SAXI_00_8HI, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN PCIE_HBM_SUB_SYS_xdma_0_0_axi_aclk, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ACLK_00_8HI CLK" *)
input wire AXI_00_ACLK;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ARST_00_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ARST_00_N RST" *)
input wire AXI_00_ARESET_N;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI ARADDR" *)
input wire [33 : 0] AXI_00_ARADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI ARBURST" *)
input wire [1 : 0] AXI_00_ARBURST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI ARID" *)
input wire [5 : 0] AXI_00_ARID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI ARLEN" *)
input wire [3 : 0] AXI_00_ARLEN;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI ARSIZE" *)
input wire [2 : 0] AXI_00_ARSIZE;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI ARVALID" *)
input wire AXI_00_ARVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI AWADDR" *)
input wire [33 : 0] AXI_00_AWADDR;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI AWBURST" *)
input wire [1 : 0] AXI_00_AWBURST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI AWID" *)
input wire [5 : 0] AXI_00_AWID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI AWLEN" *)
input wire [3 : 0] AXI_00_AWLEN;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI AWSIZE" *)
input wire [2 : 0] AXI_00_AWSIZE;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI AWVALID" *)
input wire AXI_00_AWVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI RREADY" *)
input wire AXI_00_RREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI BREADY" *)
input wire AXI_00_BREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI WDATA" *)
input wire [255 : 0] AXI_00_WDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI WLAST" *)
input wire AXI_00_WLAST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI WSTRB" *)
input wire [31 : 0] AXI_00_WSTRB;
input wire [31 : 0] AXI_00_WDATA_PARITY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI WVALID" *)
input wire AXI_00_WVALID;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PCLK_0, ASSOCIATED_BUSIF SAPB_0, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN PCIE_HBM_SUB_SYS_clk_wiz_0_0_clk_out100m, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 PCLK_0 CLK" *)
input wire APB_0_PCLK;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PRST_0_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 PRST_0_N RST" *)
input wire APB_0_PRESET_N;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PCLK_1, ASSOCIATED_BUSIF SAPB_1, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN PCIE_HBM_SUB_SYS_clk_wiz_0_0_clk_out100m, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 PCLK_1 CLK" *)
input wire APB_1_PCLK;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME PRST_1_N, POLARITY ACTIVE_LOW, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 PRST_1_N RST" *)
input wire APB_1_PRESET_N;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI ARREADY" *)
output wire AXI_00_ARREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI AWREADY" *)
output wire AXI_00_AWREADY;
output wire [31 : 0] AXI_00_RDATA_PARITY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI RDATA" *)
output wire [255 : 0] AXI_00_RDATA;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI RID" *)
output wire [5 : 0] AXI_00_RID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI RLAST" *)
output wire AXI_00_RLAST;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI RRESP" *)
output wire [1 : 0] AXI_00_RRESP;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI RVALID" *)
output wire AXI_00_RVALID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI WREADY" *)
output wire AXI_00_WREADY;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI BID" *)
output wire [5 : 0] AXI_00_BID;
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI BRESP" *)
output wire [1 : 0] AXI_00_BRESP;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME SAXI_00_8HI, DATA_WIDTH 256, PROTOCOL AXI3, FREQ_HZ 250000000, ID_WIDTH 6, ADDR_WIDTH 34, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 16, PHASE 0.0, CLK_DOMAIN PCIE_HBM_SUB_SYS_xdma_0_0_axi_aclk, NUM_READ_THREADS 1, \
NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SAXI_00_8HI BVALID" *)
output wire AXI_00_BVALID;
output wire apb_complete_0;
output wire apb_complete_1;
output wire DRAM_0_STAT_CATTRIP;
output wire [6 : 0] DRAM_0_STAT_TEMP;
output wire DRAM_1_STAT_CATTRIP;
output wire [6 : 0] DRAM_1_STAT_TEMP;

  hbm_v1_0_11 #(
    .HBM_STACK(2),
    .SWITCH_ENABLE_00("TRUE"),
    .SWITCH_ENABLE_01("TRUE"),
    .INIT_BYPASS("FALSE"),
    .INIT_SEQ_TIMEOUT(10000000),
    .AXI_RST_ASSERT_WIDTH(16),
    .AXI_RST_DEASSERT_WIDTH(2),
    .TEMP_WAIT_PERIOD_0(100000),
    .TEMP_WAIT_PERIOD_1(100000),
    .SWITCH_EN_0(1),
    .SWITCH_EN_1(1),
    .AXI_CLK_FREQ(450),
    .AXI_CLK1_FREQ(450),
    .HBM_REF_CLK_FREQ_0(100),
    .HBM_REF_CLK_FREQ_1(100),
    .HBM_CLK_FREQ_0(900),
    .HBM_CLK_FREQ_1(900),
    .HBM_STACK_NUM(0),
    .CLK_SEL_00("TRUE"),
    .CLK_SEL_01("FALSE"),
    .CLK_SEL_02("FALSE"),
    .CLK_SEL_03("FALSE"),
    .CLK_SEL_04("FALSE"),
    .CLK_SEL_05("FALSE"),
    .CLK_SEL_06("FALSE"),
    .CLK_SEL_07("FALSE"),
    .CLK_SEL_08("FALSE"),
    .CLK_SEL_09("FALSE"),
    .CLK_SEL_10("FALSE"),
    .CLK_SEL_11("FALSE"),
    .CLK_SEL_12("FALSE"),
    .CLK_SEL_13("FALSE"),
    .CLK_SEL_14("FALSE"),
    .CLK_SEL_15("FALSE"),
    .CLK_SEL_16("TRUE"),
    .CLK_SEL_17("FALSE"),
    .CLK_SEL_18("FALSE"),
    .CLK_SEL_19("FALSE"),
    .CLK_SEL_20("FALSE"),
    .CLK_SEL_21("FALSE"),
    .CLK_SEL_22("FALSE"),
    .CLK_SEL_23("FALSE"),
    .CLK_SEL_24("FALSE"),
    .CLK_SEL_25("FALSE"),
    .CLK_SEL_26("FALSE"),
    .CLK_SEL_27("FALSE"),
    .CLK_SEL_28("FALSE"),
    .CLK_SEL_29("FALSE"),
    .CLK_SEL_30("FALSE"),
    .CLK_SEL_31("FALSE"),
    .DATARATE_STACK_0(1800),
    .DATARATE_STACK_1(1800),
    .READ_PERCENT_00(40),
    .READ_PERCENT_01(40),
    .READ_PERCENT_02(40),
    .READ_PERCENT_03(40),
    .READ_PERCENT_04(40),
    .READ_PERCENT_05(40),
    .READ_PERCENT_06(40),
    .READ_PERCENT_07(40),
    .READ_PERCENT_08(40),
    .READ_PERCENT_09(40),
    .READ_PERCENT_10(40),
    .READ_PERCENT_11(40),
    .READ_PERCENT_12(40),
    .READ_PERCENT_13(40),
    .READ_PERCENT_14(40),
    .READ_PERCENT_15(40),
    .READ_PERCENT_16(40),
    .READ_PERCENT_17(40),
    .READ_PERCENT_18(40),
    .READ_PERCENT_19(40),
    .READ_PERCENT_20(40),
    .READ_PERCENT_21(40),
    .READ_PERCENT_22(40),
    .READ_PERCENT_23(40),
    .READ_PERCENT_24(40),
    .READ_PERCENT_25(40),
    .READ_PERCENT_26(40),
    .READ_PERCENT_27(40),
    .READ_PERCENT_28(40),
    .READ_PERCENT_29(40),
    .READ_PERCENT_30(40),
    .READ_PERCENT_31(40),
    .WRITE_PERCENT_00(40),
    .WRITE_PERCENT_01(40),
    .WRITE_PERCENT_02(40),
    .WRITE_PERCENT_03(40),
    .WRITE_PERCENT_04(40),
    .WRITE_PERCENT_05(40),
    .WRITE_PERCENT_06(40),
    .WRITE_PERCENT_07(40),
    .WRITE_PERCENT_08(40),
    .WRITE_PERCENT_09(40),
    .WRITE_PERCENT_10(40),
    .WRITE_PERCENT_11(40),
    .WRITE_PERCENT_12(40),
    .WRITE_PERCENT_13(40),
    .WRITE_PERCENT_14(40),
    .WRITE_PERCENT_15(40),
    .WRITE_PERCENT_16(40),
    .WRITE_PERCENT_17(40),
    .WRITE_PERCENT_18(40),
    .WRITE_PERCENT_19(40),
    .WRITE_PERCENT_20(40),
    .WRITE_PERCENT_21(40),
    .WRITE_PERCENT_22(40),
    .WRITE_PERCENT_23(40),
    .WRITE_PERCENT_24(40),
    .WRITE_PERCENT_25(40),
    .WRITE_PERCENT_26(40),
    .WRITE_PERCENT_27(40),
    .WRITE_PERCENT_28(40),
    .WRITE_PERCENT_29(40),
    .WRITE_PERCENT_30(40),
    .WRITE_PERCENT_31(40),
    .PAGEHIT_PERCENT_00(75),
    .PAGEHIT_PERCENT_01(75),
    .MC_ENABLE_00("TRUE"),
    .MC_ENABLE_01("TRUE"),
    .MC_ENABLE_02("TRUE"),
    .MC_ENABLE_03("TRUE"),
    .MC_ENABLE_04("TRUE"),
    .MC_ENABLE_05("TRUE"),
    .MC_ENABLE_06("TRUE"),
    .MC_ENABLE_07("TRUE"),
    .MC_ENABLE_08("TRUE"),
    .MC_ENABLE_09("TRUE"),
    .MC_ENABLE_10("TRUE"),
    .MC_ENABLE_11("TRUE"),
    .MC_ENABLE_12("TRUE"),
    .MC_ENABLE_13("TRUE"),
    .MC_ENABLE_14("TRUE"),
    .MC_ENABLE_15("TRUE"),
    .MC_ENABLE_APB_00("TRUE"),
    .MC_ENABLE_APB_01("TRUE"),
    .PHY_ENABLE_00("TRUE"),
    .PHY_ENABLE_01("TRUE"),
    .PHY_ENABLE_02("TRUE"),
    .PHY_ENABLE_03("TRUE"),
    .PHY_ENABLE_04("TRUE"),
    .PHY_ENABLE_05("TRUE"),
    .PHY_ENABLE_06("TRUE"),
    .PHY_ENABLE_07("TRUE"),
    .PHY_ENABLE_08("TRUE"),
    .PHY_ENABLE_09("TRUE"),
    .PHY_ENABLE_10("TRUE"),
    .PHY_ENABLE_11("TRUE"),
    .PHY_ENABLE_12("TRUE"),
    .PHY_ENABLE_13("TRUE"),
    .PHY_ENABLE_14("TRUE"),
    .PHY_ENABLE_15("TRUE"),
    .PHY_ENABLE_16("TRUE"),
    .PHY_ENABLE_17("TRUE"),
    .PHY_ENABLE_18("TRUE"),
    .PHY_ENABLE_19("TRUE"),
    .PHY_ENABLE_20("TRUE"),
    .PHY_ENABLE_21("TRUE"),
    .PHY_ENABLE_22("TRUE"),
    .PHY_ENABLE_23("TRUE"),
    .PHY_ENABLE_24("TRUE"),
    .PHY_ENABLE_25("TRUE"),
    .PHY_ENABLE_26("TRUE"),
    .PHY_ENABLE_27("TRUE"),
    .PHY_ENABLE_28("TRUE"),
    .PHY_ENABLE_29("TRUE"),
    .PHY_ENABLE_30("TRUE"),
    .PHY_ENABLE_31("TRUE"),
    .PHY_ENABLE_APB_00("TRUE"),
    .PHY_ENABLE_APB_01("TRUE")
  ) inst (
    .HBM_REF_CLK_0(HBM_REF_CLK_0),
    .HBM_REF_CLK_1(HBM_REF_CLK_1),
    .AXI_00_ACLK(AXI_00_ACLK),
    .AXI_00_ARESET_N(AXI_00_ARESET_N),
    .AXI_00_ARADDR(AXI_00_ARADDR),
    .AXI_00_ARBURST(AXI_00_ARBURST),
    .AXI_00_ARID(AXI_00_ARID),
    .AXI_00_ARLEN(AXI_00_ARLEN),
    .AXI_00_ARSIZE(AXI_00_ARSIZE),
    .AXI_00_ARVALID(AXI_00_ARVALID),
    .AXI_00_AWADDR(AXI_00_AWADDR),
    .AXI_00_AWBURST(AXI_00_AWBURST),
    .AXI_00_AWID(AXI_00_AWID),
    .AXI_00_AWLEN(AXI_00_AWLEN),
    .AXI_00_AWSIZE(AXI_00_AWSIZE),
    .AXI_00_AWVALID(AXI_00_AWVALID),
    .AXI_00_RREADY(AXI_00_RREADY),
    .AXI_00_BREADY(AXI_00_BREADY),
    .AXI_00_WDATA(AXI_00_WDATA),
    .AXI_00_WLAST(AXI_00_WLAST),
    .AXI_00_WSTRB(AXI_00_WSTRB),
    .AXI_00_WDATA_PARITY(AXI_00_WDATA_PARITY),
    .AXI_00_WVALID(AXI_00_WVALID),
    .AXI_01_ACLK(1'B0),
    .AXI_01_ARESET_N(1'B0),
    .AXI_01_ARADDR(34'B0),
    .AXI_01_ARBURST(2'B0),
    .AXI_01_ARID(6'B0),
    .AXI_01_ARLEN(4'B0),
    .AXI_01_ARSIZE(3'B0),
    .AXI_01_ARVALID(1'B0),
    .AXI_01_AWADDR(34'B0),
    .AXI_01_AWBURST(2'B0),
    .AXI_01_AWID(6'B0),
    .AXI_01_AWLEN(4'B0),
    .AXI_01_AWSIZE(3'B0),
    .AXI_01_AWVALID(1'B0),
    .AXI_01_RREADY(1'B0),
    .AXI_01_BREADY(1'B0),
    .AXI_01_WDATA(256'B0),
    .AXI_01_WLAST(1'B0),
    .AXI_01_WSTRB(32'B0),
    .AXI_01_WDATA_PARITY(32'B0),
    .AXI_01_WVALID(1'B0),
    .AXI_02_ACLK(1'B0),
    .AXI_02_ARESET_N(1'B0),
    .AXI_02_ARADDR(34'B0),
    .AXI_02_ARBURST(2'B0),
    .AXI_02_ARID(6'B0),
    .AXI_02_ARLEN(4'B0),
    .AXI_02_ARSIZE(3'B0),
    .AXI_02_ARVALID(1'B0),
    .AXI_02_AWADDR(34'B0),
    .AXI_02_AWBURST(2'B0),
    .AXI_02_AWID(6'B0),
    .AXI_02_AWLEN(4'B0),
    .AXI_02_AWSIZE(3'B0),
    .AXI_02_AWVALID(1'B0),
    .AXI_02_RREADY(1'B0),
    .AXI_02_BREADY(1'B0),
    .AXI_02_WDATA(256'B0),
    .AXI_02_WLAST(1'B0),
    .AXI_02_WSTRB(32'B0),
    .AXI_02_WDATA_PARITY(32'B0),
    .AXI_02_WVALID(1'B0),
    .AXI_03_ACLK(1'B0),
    .AXI_03_ARESET_N(1'B0),
    .AXI_03_ARADDR(34'B0),
    .AXI_03_ARBURST(2'B0),
    .AXI_03_ARID(6'B0),
    .AXI_03_ARLEN(4'B0),
    .AXI_03_ARSIZE(3'B0),
    .AXI_03_ARVALID(1'B0),
    .AXI_03_AWADDR(34'B0),
    .AXI_03_AWBURST(2'B0),
    .AXI_03_AWID(6'B0),
    .AXI_03_AWLEN(4'B0),
    .AXI_03_AWSIZE(3'B0),
    .AXI_03_AWVALID(1'B0),
    .AXI_03_RREADY(1'B0),
    .AXI_03_BREADY(1'B0),
    .AXI_03_WDATA(256'B0),
    .AXI_03_WLAST(1'B0),
    .AXI_03_WSTRB(32'B0),
    .AXI_03_WDATA_PARITY(32'B0),
    .AXI_03_WVALID(1'B0),
    .AXI_04_ACLK(1'B0),
    .AXI_04_ARESET_N(1'B0),
    .AXI_04_ARADDR(34'B0),
    .AXI_04_ARBURST(2'B0),
    .AXI_04_ARID(6'B0),
    .AXI_04_ARLEN(4'B0),
    .AXI_04_ARSIZE(3'B0),
    .AXI_04_ARVALID(1'B0),
    .AXI_04_AWADDR(34'B0),
    .AXI_04_AWBURST(2'B0),
    .AXI_04_AWID(6'B0),
    .AXI_04_AWLEN(4'B0),
    .AXI_04_AWSIZE(3'B0),
    .AXI_04_AWVALID(1'B0),
    .AXI_04_RREADY(1'B0),
    .AXI_04_BREADY(1'B0),
    .AXI_04_WDATA(256'B0),
    .AXI_04_WLAST(1'B0),
    .AXI_04_WSTRB(32'B0),
    .AXI_04_WDATA_PARITY(32'B0),
    .AXI_04_WVALID(1'B0),
    .AXI_05_ACLK(1'B0),
    .AXI_05_ARESET_N(1'B0),
    .AXI_05_ARADDR(34'B0),
    .AXI_05_ARBURST(2'B0),
    .AXI_05_ARID(6'B0),
    .AXI_05_ARLEN(4'B0),
    .AXI_05_ARSIZE(3'B0),
    .AXI_05_ARVALID(1'B0),
    .AXI_05_AWADDR(34'B0),
    .AXI_05_AWBURST(2'B0),
    .AXI_05_AWID(6'B0),
    .AXI_05_AWLEN(4'B0),
    .AXI_05_AWSIZE(3'B0),
    .AXI_05_AWVALID(1'B0),
    .AXI_05_RREADY(1'B0),
    .AXI_05_BREADY(1'B0),
    .AXI_05_WDATA(256'B0),
    .AXI_05_WLAST(1'B0),
    .AXI_05_WSTRB(32'B0),
    .AXI_05_WDATA_PARITY(32'B0),
    .AXI_05_WVALID(1'B0),
    .AXI_06_ACLK(1'B0),
    .AXI_06_ARESET_N(1'B0),
    .AXI_06_ARADDR(34'B0),
    .AXI_06_ARBURST(2'B0),
    .AXI_06_ARID(6'B0),
    .AXI_06_ARLEN(4'B0),
    .AXI_06_ARSIZE(3'B0),
    .AXI_06_ARVALID(1'B0),
    .AXI_06_AWADDR(34'B0),
    .AXI_06_AWBURST(2'B0),
    .AXI_06_AWID(6'B0),
    .AXI_06_AWLEN(4'B0),
    .AXI_06_AWSIZE(3'B0),
    .AXI_06_AWVALID(1'B0),
    .AXI_06_RREADY(1'B0),
    .AXI_06_BREADY(1'B0),
    .AXI_06_WDATA(256'B0),
    .AXI_06_WLAST(1'B0),
    .AXI_06_WSTRB(32'B0),
    .AXI_06_WDATA_PARITY(32'B0),
    .AXI_06_WVALID(1'B0),
    .AXI_07_ACLK(1'B0),
    .AXI_07_ARESET_N(1'B0),
    .AXI_07_ARADDR(34'B0),
    .AXI_07_ARBURST(2'B0),
    .AXI_07_ARID(6'B0),
    .AXI_07_ARLEN(4'B0),
    .AXI_07_ARSIZE(3'B0),
    .AXI_07_ARVALID(1'B0),
    .AXI_07_AWADDR(34'B0),
    .AXI_07_AWBURST(2'B0),
    .AXI_07_AWID(6'B0),
    .AXI_07_AWLEN(4'B0),
    .AXI_07_AWSIZE(3'B0),
    .AXI_07_AWVALID(1'B0),
    .AXI_07_RREADY(1'B0),
    .AXI_07_BREADY(1'B0),
    .AXI_07_WDATA(256'B0),
    .AXI_07_WLAST(1'B0),
    .AXI_07_WSTRB(32'B0),
    .AXI_07_WDATA_PARITY(32'B0),
    .AXI_07_WVALID(1'B0),
    .AXI_08_ACLK(1'B0),
    .AXI_08_ARESET_N(1'B0),
    .AXI_08_ARADDR(34'B0),
    .AXI_08_ARBURST(2'B0),
    .AXI_08_ARID(6'B0),
    .AXI_08_ARLEN(4'B0),
    .AXI_08_ARSIZE(3'B0),
    .AXI_08_ARVALID(1'B0),
    .AXI_08_AWADDR(34'B0),
    .AXI_08_AWBURST(2'B0),
    .AXI_08_AWID(6'B0),
    .AXI_08_AWLEN(4'B0),
    .AXI_08_AWSIZE(3'B0),
    .AXI_08_AWVALID(1'B0),
    .AXI_08_RREADY(1'B0),
    .AXI_08_BREADY(1'B0),
    .AXI_08_WDATA(256'B0),
    .AXI_08_WLAST(1'B0),
    .AXI_08_WSTRB(32'B0),
    .AXI_08_WDATA_PARITY(32'B0),
    .AXI_08_WVALID(1'B0),
    .AXI_09_ACLK(1'B0),
    .AXI_09_ARESET_N(1'B0),
    .AXI_09_ARADDR(34'B0),
    .AXI_09_ARBURST(2'B0),
    .AXI_09_ARID(6'B0),
    .AXI_09_ARLEN(4'B0),
    .AXI_09_ARSIZE(3'B0),
    .AXI_09_ARVALID(1'B0),
    .AXI_09_AWADDR(34'B0),
    .AXI_09_AWBURST(2'B0),
    .AXI_09_AWID(6'B0),
    .AXI_09_AWLEN(4'B0),
    .AXI_09_AWSIZE(3'B0),
    .AXI_09_AWVALID(1'B0),
    .AXI_09_RREADY(1'B0),
    .AXI_09_BREADY(1'B0),
    .AXI_09_WDATA(256'B0),
    .AXI_09_WLAST(1'B0),
    .AXI_09_WSTRB(32'B0),
    .AXI_09_WDATA_PARITY(32'B0),
    .AXI_09_WVALID(1'B0),
    .AXI_10_ACLK(1'B0),
    .AXI_10_ARESET_N(1'B0),
    .AXI_10_ARADDR(34'B0),
    .AXI_10_ARBURST(2'B0),
    .AXI_10_ARID(6'B0),
    .AXI_10_ARLEN(4'B0),
    .AXI_10_ARSIZE(3'B0),
    .AXI_10_ARVALID(1'B0),
    .AXI_10_AWADDR(34'B0),
    .AXI_10_AWBURST(2'B0),
    .AXI_10_AWID(6'B0),
    .AXI_10_AWLEN(4'B0),
    .AXI_10_AWSIZE(3'B0),
    .AXI_10_AWVALID(1'B0),
    .AXI_10_RREADY(1'B0),
    .AXI_10_BREADY(1'B0),
    .AXI_10_WDATA(256'B0),
    .AXI_10_WLAST(1'B0),
    .AXI_10_WSTRB(32'B0),
    .AXI_10_WDATA_PARITY(32'B0),
    .AXI_10_WVALID(1'B0),
    .AXI_11_ACLK(1'B0),
    .AXI_11_ARESET_N(1'B0),
    .AXI_11_ARADDR(34'B0),
    .AXI_11_ARBURST(2'B0),
    .AXI_11_ARID(6'B0),
    .AXI_11_ARLEN(4'B0),
    .AXI_11_ARSIZE(3'B0),
    .AXI_11_ARVALID(1'B0),
    .AXI_11_AWADDR(34'B0),
    .AXI_11_AWBURST(2'B0),
    .AXI_11_AWID(6'B0),
    .AXI_11_AWLEN(4'B0),
    .AXI_11_AWSIZE(3'B0),
    .AXI_11_AWVALID(1'B0),
    .AXI_11_RREADY(1'B0),
    .AXI_11_BREADY(1'B0),
    .AXI_11_WDATA(256'B0),
    .AXI_11_WLAST(1'B0),
    .AXI_11_WSTRB(32'B0),
    .AXI_11_WDATA_PARITY(32'B0),
    .AXI_11_WVALID(1'B0),
    .AXI_12_ACLK(1'B0),
    .AXI_12_ARESET_N(1'B0),
    .AXI_12_ARADDR(34'B0),
    .AXI_12_ARBURST(2'B0),
    .AXI_12_ARID(6'B0),
    .AXI_12_ARLEN(4'B0),
    .AXI_12_ARSIZE(3'B0),
    .AXI_12_ARVALID(1'B0),
    .AXI_12_AWADDR(34'B0),
    .AXI_12_AWBURST(2'B0),
    .AXI_12_AWID(6'B0),
    .AXI_12_AWLEN(4'B0),
    .AXI_12_AWSIZE(3'B0),
    .AXI_12_AWVALID(1'B0),
    .AXI_12_RREADY(1'B0),
    .AXI_12_BREADY(1'B0),
    .AXI_12_WDATA(256'B0),
    .AXI_12_WLAST(1'B0),
    .AXI_12_WSTRB(32'B0),
    .AXI_12_WDATA_PARITY(32'B0),
    .AXI_12_WVALID(1'B0),
    .AXI_13_ACLK(1'B0),
    .AXI_13_ARESET_N(1'B0),
    .AXI_13_ARADDR(34'B0),
    .AXI_13_ARBURST(2'B0),
    .AXI_13_ARID(6'B0),
    .AXI_13_ARLEN(4'B0),
    .AXI_13_ARSIZE(3'B0),
    .AXI_13_ARVALID(1'B0),
    .AXI_13_AWADDR(34'B0),
    .AXI_13_AWBURST(2'B0),
    .AXI_13_AWID(6'B0),
    .AXI_13_AWLEN(4'B0),
    .AXI_13_AWSIZE(3'B0),
    .AXI_13_AWVALID(1'B0),
    .AXI_13_RREADY(1'B0),
    .AXI_13_BREADY(1'B0),
    .AXI_13_WDATA(256'B0),
    .AXI_13_WLAST(1'B0),
    .AXI_13_WSTRB(32'B0),
    .AXI_13_WDATA_PARITY(32'B0),
    .AXI_13_WVALID(1'B0),
    .AXI_14_ACLK(1'B0),
    .AXI_14_ARESET_N(1'B0),
    .AXI_14_ARADDR(34'B0),
    .AXI_14_ARBURST(2'B0),
    .AXI_14_ARID(6'B0),
    .AXI_14_ARLEN(4'B0),
    .AXI_14_ARSIZE(3'B0),
    .AXI_14_ARVALID(1'B0),
    .AXI_14_AWADDR(34'B0),
    .AXI_14_AWBURST(2'B0),
    .AXI_14_AWID(6'B0),
    .AXI_14_AWLEN(4'B0),
    .AXI_14_AWSIZE(3'B0),
    .AXI_14_AWVALID(1'B0),
    .AXI_14_RREADY(1'B0),
    .AXI_14_BREADY(1'B0),
    .AXI_14_WDATA(256'B0),
    .AXI_14_WLAST(1'B0),
    .AXI_14_WSTRB(32'B0),
    .AXI_14_WDATA_PARITY(32'B0),
    .AXI_14_WVALID(1'B0),
    .AXI_15_ACLK(1'B0),
    .AXI_15_ARESET_N(1'B0),
    .AXI_15_ARADDR(34'B0),
    .AXI_15_ARBURST(2'B0),
    .AXI_15_ARID(6'B0),
    .AXI_15_ARLEN(4'B0),
    .AXI_15_ARSIZE(3'B0),
    .AXI_15_ARVALID(1'B0),
    .AXI_15_AWADDR(34'B0),
    .AXI_15_AWBURST(2'B0),
    .AXI_15_AWID(6'B0),
    .AXI_15_AWLEN(4'B0),
    .AXI_15_AWSIZE(3'B0),
    .AXI_15_AWVALID(1'B0),
    .AXI_15_RREADY(1'B0),
    .AXI_15_BREADY(1'B0),
    .AXI_15_WDATA(256'B0),
    .AXI_15_WLAST(1'B0),
    .AXI_15_WSTRB(32'B0),
    .AXI_15_WDATA_PARITY(32'B0),
    .AXI_15_WVALID(1'B0),
    .AXI_16_ACLK(1'B0),
    .AXI_16_ARESET_N(1'B0),
    .AXI_16_ARADDR(34'B0),
    .AXI_16_ARBURST(2'B0),
    .AXI_16_ARID(6'B0),
    .AXI_16_ARLEN(4'B0),
    .AXI_16_ARSIZE(3'B0),
    .AXI_16_ARVALID(1'B0),
    .AXI_16_AWADDR(34'B0),
    .AXI_16_AWBURST(2'B0),
    .AXI_16_AWID(6'B0),
    .AXI_16_AWLEN(4'B0),
    .AXI_16_AWSIZE(3'B0),
    .AXI_16_AWVALID(1'B0),
    .AXI_16_RREADY(1'B0),
    .AXI_16_BREADY(1'B0),
    .AXI_16_WDATA(256'B0),
    .AXI_16_WLAST(1'B0),
    .AXI_16_WSTRB(32'B0),
    .AXI_16_WDATA_PARITY(32'B0),
    .AXI_16_WVALID(1'B0),
    .AXI_17_ACLK(1'B0),
    .AXI_17_ARESET_N(1'B0),
    .AXI_17_ARADDR(34'B0),
    .AXI_17_ARBURST(2'B0),
    .AXI_17_ARID(6'B0),
    .AXI_17_ARLEN(4'B0),
    .AXI_17_ARSIZE(3'B0),
    .AXI_17_ARVALID(1'B0),
    .AXI_17_AWADDR(34'B0),
    .AXI_17_AWBURST(2'B0),
    .AXI_17_AWID(6'B0),
    .AXI_17_AWLEN(4'B0),
    .AXI_17_AWSIZE(3'B0),
    .AXI_17_AWVALID(1'B0),
    .AXI_17_RREADY(1'B0),
    .AXI_17_BREADY(1'B0),
    .AXI_17_WDATA(256'B0),
    .AXI_17_WLAST(1'B0),
    .AXI_17_WSTRB(32'B0),
    .AXI_17_WDATA_PARITY(32'B0),
    .AXI_17_WVALID(1'B0),
    .AXI_18_ACLK(1'B0),
    .AXI_18_ARESET_N(1'B0),
    .AXI_18_ARADDR(34'B0),
    .AXI_18_ARBURST(2'B0),
    .AXI_18_ARID(6'B0),
    .AXI_18_ARLEN(4'B0),
    .AXI_18_ARSIZE(3'B0),
    .AXI_18_ARVALID(1'B0),
    .AXI_18_AWADDR(34'B0),
    .AXI_18_AWBURST(2'B0),
    .AXI_18_AWID(6'B0),
    .AXI_18_AWLEN(4'B0),
    .AXI_18_AWSIZE(3'B0),
    .AXI_18_AWVALID(1'B0),
    .AXI_18_RREADY(1'B0),
    .AXI_18_BREADY(1'B0),
    .AXI_18_WDATA(256'B0),
    .AXI_18_WLAST(1'B0),
    .AXI_18_WSTRB(32'B0),
    .AXI_18_WDATA_PARITY(32'B0),
    .AXI_18_WVALID(1'B0),
    .AXI_19_ACLK(1'B0),
    .AXI_19_ARESET_N(1'B0),
    .AXI_19_ARADDR(34'B0),
    .AXI_19_ARBURST(2'B0),
    .AXI_19_ARID(6'B0),
    .AXI_19_ARLEN(4'B0),
    .AXI_19_ARSIZE(3'B0),
    .AXI_19_ARVALID(1'B0),
    .AXI_19_AWADDR(34'B0),
    .AXI_19_AWBURST(2'B0),
    .AXI_19_AWID(6'B0),
    .AXI_19_AWLEN(4'B0),
    .AXI_19_AWSIZE(3'B0),
    .AXI_19_AWVALID(1'B0),
    .AXI_19_RREADY(1'B0),
    .AXI_19_BREADY(1'B0),
    .AXI_19_WDATA(256'B0),
    .AXI_19_WLAST(1'B0),
    .AXI_19_WSTRB(32'B0),
    .AXI_19_WDATA_PARITY(32'B0),
    .AXI_19_WVALID(1'B0),
    .AXI_20_ACLK(1'B0),
    .AXI_20_ARESET_N(1'B0),
    .AXI_20_ARADDR(34'B0),
    .AXI_20_ARBURST(2'B0),
    .AXI_20_ARID(6'B0),
    .AXI_20_ARLEN(4'B0),
    .AXI_20_ARSIZE(3'B0),
    .AXI_20_ARVALID(1'B0),
    .AXI_20_AWADDR(34'B0),
    .AXI_20_AWBURST(2'B0),
    .AXI_20_AWID(6'B0),
    .AXI_20_AWLEN(4'B0),
    .AXI_20_AWSIZE(3'B0),
    .AXI_20_AWVALID(1'B0),
    .AXI_20_RREADY(1'B0),
    .AXI_20_BREADY(1'B0),
    .AXI_20_WDATA(256'B0),
    .AXI_20_WLAST(1'B0),
    .AXI_20_WSTRB(32'B0),
    .AXI_20_WDATA_PARITY(32'B0),
    .AXI_20_WVALID(1'B0),
    .AXI_21_ACLK(1'B0),
    .AXI_21_ARESET_N(1'B0),
    .AXI_21_ARADDR(34'B0),
    .AXI_21_ARBURST(2'B0),
    .AXI_21_ARID(6'B0),
    .AXI_21_ARLEN(4'B0),
    .AXI_21_ARSIZE(3'B0),
    .AXI_21_ARVALID(1'B0),
    .AXI_21_AWADDR(34'B0),
    .AXI_21_AWBURST(2'B0),
    .AXI_21_AWID(6'B0),
    .AXI_21_AWLEN(4'B0),
    .AXI_21_AWSIZE(3'B0),
    .AXI_21_AWVALID(1'B0),
    .AXI_21_RREADY(1'B0),
    .AXI_21_BREADY(1'B0),
    .AXI_21_WDATA(256'B0),
    .AXI_21_WLAST(1'B0),
    .AXI_21_WSTRB(32'B0),
    .AXI_21_WDATA_PARITY(32'B0),
    .AXI_21_WVALID(1'B0),
    .AXI_22_ACLK(1'B0),
    .AXI_22_ARESET_N(1'B0),
    .AXI_22_ARADDR(34'B0),
    .AXI_22_ARBURST(2'B0),
    .AXI_22_ARID(6'B0),
    .AXI_22_ARLEN(4'B0),
    .AXI_22_ARSIZE(3'B0),
    .AXI_22_ARVALID(1'B0),
    .AXI_22_AWADDR(34'B0),
    .AXI_22_AWBURST(2'B0),
    .AXI_22_AWID(6'B0),
    .AXI_22_AWLEN(4'B0),
    .AXI_22_AWSIZE(3'B0),
    .AXI_22_AWVALID(1'B0),
    .AXI_22_RREADY(1'B0),
    .AXI_22_BREADY(1'B0),
    .AXI_22_WDATA(256'B0),
    .AXI_22_WLAST(1'B0),
    .AXI_22_WSTRB(32'B0),
    .AXI_22_WDATA_PARITY(32'B0),
    .AXI_22_WVALID(1'B0),
    .AXI_23_ACLK(1'B0),
    .AXI_23_ARESET_N(1'B0),
    .AXI_23_ARADDR(34'B0),
    .AXI_23_ARBURST(2'B0),
    .AXI_23_ARID(6'B0),
    .AXI_23_ARLEN(4'B0),
    .AXI_23_ARSIZE(3'B0),
    .AXI_23_ARVALID(1'B0),
    .AXI_23_AWADDR(34'B0),
    .AXI_23_AWBURST(2'B0),
    .AXI_23_AWID(6'B0),
    .AXI_23_AWLEN(4'B0),
    .AXI_23_AWSIZE(3'B0),
    .AXI_23_AWVALID(1'B0),
    .AXI_23_RREADY(1'B0),
    .AXI_23_BREADY(1'B0),
    .AXI_23_WDATA(256'B0),
    .AXI_23_WLAST(1'B0),
    .AXI_23_WSTRB(32'B0),
    .AXI_23_WDATA_PARITY(32'B0),
    .AXI_23_WVALID(1'B0),
    .AXI_24_ACLK(1'B0),
    .AXI_24_ARESET_N(1'B0),
    .AXI_24_ARADDR(34'B0),
    .AXI_24_ARBURST(2'B0),
    .AXI_24_ARID(6'B0),
    .AXI_24_ARLEN(4'B0),
    .AXI_24_ARSIZE(3'B0),
    .AXI_24_ARVALID(1'B0),
    .AXI_24_AWADDR(34'B0),
    .AXI_24_AWBURST(2'B0),
    .AXI_24_AWID(6'B0),
    .AXI_24_AWLEN(4'B0),
    .AXI_24_AWSIZE(3'B0),
    .AXI_24_AWVALID(1'B0),
    .AXI_24_RREADY(1'B0),
    .AXI_24_BREADY(1'B0),
    .AXI_24_WDATA(256'B0),
    .AXI_24_WLAST(1'B0),
    .AXI_24_WSTRB(32'B0),
    .AXI_24_WDATA_PARITY(32'B0),
    .AXI_24_WVALID(1'B0),
    .AXI_25_ACLK(1'B0),
    .AXI_25_ARESET_N(1'B0),
    .AXI_25_ARADDR(34'B0),
    .AXI_25_ARBURST(2'B0),
    .AXI_25_ARID(6'B0),
    .AXI_25_ARLEN(4'B0),
    .AXI_25_ARSIZE(3'B0),
    .AXI_25_ARVALID(1'B0),
    .AXI_25_AWADDR(34'B0),
    .AXI_25_AWBURST(2'B0),
    .AXI_25_AWID(6'B0),
    .AXI_25_AWLEN(4'B0),
    .AXI_25_AWSIZE(3'B0),
    .AXI_25_AWVALID(1'B0),
    .AXI_25_RREADY(1'B0),
    .AXI_25_BREADY(1'B0),
    .AXI_25_WDATA(256'B0),
    .AXI_25_WLAST(1'B0),
    .AXI_25_WSTRB(32'B0),
    .AXI_25_WDATA_PARITY(32'B0),
    .AXI_25_WVALID(1'B0),
    .AXI_26_ACLK(1'B0),
    .AXI_26_ARESET_N(1'B0),
    .AXI_26_ARADDR(34'B0),
    .AXI_26_ARBURST(2'B0),
    .AXI_26_ARID(6'B0),
    .AXI_26_ARLEN(4'B0),
    .AXI_26_ARSIZE(3'B0),
    .AXI_26_ARVALID(1'B0),
    .AXI_26_AWADDR(34'B0),
    .AXI_26_AWBURST(2'B0),
    .AXI_26_AWID(6'B0),
    .AXI_26_AWLEN(4'B0),
    .AXI_26_AWSIZE(3'B0),
    .AXI_26_AWVALID(1'B0),
    .AXI_26_RREADY(1'B0),
    .AXI_26_BREADY(1'B0),
    .AXI_26_WDATA(256'B0),
    .AXI_26_WLAST(1'B0),
    .AXI_26_WSTRB(32'B0),
    .AXI_26_WDATA_PARITY(32'B0),
    .AXI_26_WVALID(1'B0),
    .AXI_27_ACLK(1'B0),
    .AXI_27_ARESET_N(1'B0),
    .AXI_27_ARADDR(34'B0),
    .AXI_27_ARBURST(2'B0),
    .AXI_27_ARID(6'B0),
    .AXI_27_ARLEN(4'B0),
    .AXI_27_ARSIZE(3'B0),
    .AXI_27_ARVALID(1'B0),
    .AXI_27_AWADDR(34'B0),
    .AXI_27_AWBURST(2'B0),
    .AXI_27_AWID(6'B0),
    .AXI_27_AWLEN(4'B0),
    .AXI_27_AWSIZE(3'B0),
    .AXI_27_AWVALID(1'B0),
    .AXI_27_RREADY(1'B0),
    .AXI_27_BREADY(1'B0),
    .AXI_27_WDATA(256'B0),
    .AXI_27_WLAST(1'B0),
    .AXI_27_WSTRB(32'B0),
    .AXI_27_WDATA_PARITY(32'B0),
    .AXI_27_WVALID(1'B0),
    .AXI_28_ACLK(1'B0),
    .AXI_28_ARESET_N(1'B0),
    .AXI_28_ARADDR(34'B0),
    .AXI_28_ARBURST(2'B0),
    .AXI_28_ARID(6'B0),
    .AXI_28_ARLEN(4'B0),
    .AXI_28_ARSIZE(3'B0),
    .AXI_28_ARVALID(1'B0),
    .AXI_28_AWADDR(34'B0),
    .AXI_28_AWBURST(2'B0),
    .AXI_28_AWID(6'B0),
    .AXI_28_AWLEN(4'B0),
    .AXI_28_AWSIZE(3'B0),
    .AXI_28_AWVALID(1'B0),
    .AXI_28_RREADY(1'B0),
    .AXI_28_BREADY(1'B0),
    .AXI_28_WDATA(256'B0),
    .AXI_28_WLAST(1'B0),
    .AXI_28_WSTRB(32'B0),
    .AXI_28_WDATA_PARITY(32'B0),
    .AXI_28_WVALID(1'B0),
    .AXI_29_ACLK(1'B0),
    .AXI_29_ARESET_N(1'B0),
    .AXI_29_ARADDR(34'B0),
    .AXI_29_ARBURST(2'B0),
    .AXI_29_ARID(6'B0),
    .AXI_29_ARLEN(4'B0),
    .AXI_29_ARSIZE(3'B0),
    .AXI_29_ARVALID(1'B0),
    .AXI_29_AWADDR(34'B0),
    .AXI_29_AWBURST(2'B0),
    .AXI_29_AWID(6'B0),
    .AXI_29_AWLEN(4'B0),
    .AXI_29_AWSIZE(3'B0),
    .AXI_29_AWVALID(1'B0),
    .AXI_29_RREADY(1'B0),
    .AXI_29_BREADY(1'B0),
    .AXI_29_WDATA(256'B0),
    .AXI_29_WLAST(1'B0),
    .AXI_29_WSTRB(32'B0),
    .AXI_29_WDATA_PARITY(32'B0),
    .AXI_29_WVALID(1'B0),
    .AXI_30_ACLK(1'B0),
    .AXI_30_ARESET_N(1'B0),
    .AXI_30_ARADDR(34'B0),
    .AXI_30_ARBURST(2'B0),
    .AXI_30_ARID(6'B0),
    .AXI_30_ARLEN(4'B0),
    .AXI_30_ARSIZE(3'B0),
    .AXI_30_ARVALID(1'B0),
    .AXI_30_AWADDR(34'B0),
    .AXI_30_AWBURST(2'B0),
    .AXI_30_AWID(6'B0),
    .AXI_30_AWLEN(4'B0),
    .AXI_30_AWSIZE(3'B0),
    .AXI_30_AWVALID(1'B0),
    .AXI_30_RREADY(1'B0),
    .AXI_30_BREADY(1'B0),
    .AXI_30_WDATA(256'B0),
    .AXI_30_WLAST(1'B0),
    .AXI_30_WSTRB(32'B0),
    .AXI_30_WDATA_PARITY(32'B0),
    .AXI_30_WVALID(1'B0),
    .AXI_31_ACLK(1'B0),
    .AXI_31_ARESET_N(1'B0),
    .AXI_31_ARADDR(34'B0),
    .AXI_31_ARBURST(2'B0),
    .AXI_31_ARID(6'B0),
    .AXI_31_ARLEN(4'B0),
    .AXI_31_ARSIZE(3'B0),
    .AXI_31_ARVALID(1'B0),
    .AXI_31_AWADDR(34'B0),
    .AXI_31_AWBURST(2'B0),
    .AXI_31_AWID(6'B0),
    .AXI_31_AWLEN(4'B0),
    .AXI_31_AWSIZE(3'B0),
    .AXI_31_AWVALID(1'B0),
    .AXI_31_RREADY(1'B0),
    .AXI_31_BREADY(1'B0),
    .AXI_31_WDATA(256'B0),
    .AXI_31_WLAST(1'B0),
    .AXI_31_WSTRB(32'B0),
    .AXI_31_WDATA_PARITY(32'B0),
    .AXI_31_WVALID(1'B0),
    .dfi_0_clk(1'B0),
    .dfi_0_rst_n(1'B0),
    .dfi_0_init_start(1'B0),
    .dfi_0_aw_ck_p0(2'B0),
    .dfi_0_aw_cke_p0(2'B0),
    .dfi_0_aw_row_p0(12'B0),
    .dfi_0_aw_col_p0(16'B0),
    .dfi_0_dw_wrdata_p0(256'B0),
    .dfi_0_dw_wrdata_mask_p0(32'B0),
    .dfi_0_dw_wrdata_dbi_p0(32'B0),
    .dfi_0_dw_wrdata_par_p0(8'B0),
    .dfi_0_dw_wrdata_dq_en_p0(8'B0),
    .dfi_0_dw_wrdata_par_en_p0(8'B0),
    .dfi_0_aw_ck_p1(2'B0),
    .dfi_0_aw_cke_p1(2'B0),
    .dfi_0_aw_row_p1(12'B0),
    .dfi_0_aw_col_p1(16'B0),
    .dfi_0_dw_wrdata_p1(256'B0),
    .dfi_0_dw_wrdata_mask_p1(32'B0),
    .dfi_0_dw_wrdata_dbi_p1(32'B0),
    .dfi_0_dw_wrdata_par_p1(8'B0),
    .dfi_0_dw_wrdata_dq_en_p1(8'B0),
    .dfi_0_dw_wrdata_par_en_p1(8'B0),
    .dfi_0_aw_ck_dis(1'B0),
    .dfi_0_lp_pwr_e_req(1'B0),
    .dfi_0_lp_sr_e_req(1'B0),
    .dfi_0_lp_pwr_x_req(1'B0),
    .dfi_0_aw_tx_indx_ld(1'B0),
    .dfi_0_dw_tx_indx_ld(1'B0),
    .dfi_0_dw_rx_indx_ld(1'B0),
    .dfi_0_ctrlupd_ack(1'B0),
    .dfi_0_phyupd_req(1'B0),
    .dfi_0_dw_wrdata_dqs_p0(8'B0),
    .dfi_0_dw_wrdata_dqs_p1(8'B0),
    .dfi_1_clk(1'B0),
    .dfi_1_rst_n(1'B0),
    .dfi_1_init_start(1'B0),
    .dfi_1_aw_ck_p0(2'B0),
    .dfi_1_aw_cke_p0(2'B0),
    .dfi_1_aw_row_p0(12'B0),
    .dfi_1_aw_col_p0(16'B0),
    .dfi_1_dw_wrdata_p0(256'B0),
    .dfi_1_dw_wrdata_mask_p0(32'B0),
    .dfi_1_dw_wrdata_dbi_p0(32'B0),
    .dfi_1_dw_wrdata_par_p0(8'B0),
    .dfi_1_dw_wrdata_dq_en_p0(8'B0),
    .dfi_1_dw_wrdata_par_en_p0(8'B0),
    .dfi_1_aw_ck_p1(2'B0),
    .dfi_1_aw_cke_p1(2'B0),
    .dfi_1_aw_row_p1(12'B0),
    .dfi_1_aw_col_p1(16'B0),
    .dfi_1_dw_wrdata_p1(256'B0),
    .dfi_1_dw_wrdata_mask_p1(32'B0),
    .dfi_1_dw_wrdata_dbi_p1(32'B0),
    .dfi_1_dw_wrdata_par_p1(8'B0),
    .dfi_1_dw_wrdata_dq_en_p1(8'B0),
    .dfi_1_dw_wrdata_par_en_p1(8'B0),
    .dfi_1_aw_ck_dis(1'B0),
    .dfi_1_lp_pwr_e_req(1'B0),
    .dfi_1_lp_sr_e_req(1'B0),
    .dfi_1_lp_pwr_x_req(1'B0),
    .dfi_1_aw_tx_indx_ld(1'B0),
    .dfi_1_dw_tx_indx_ld(1'B0),
    .dfi_1_dw_rx_indx_ld(1'B0),
    .dfi_1_ctrlupd_ack(1'B0),
    .dfi_1_phyupd_req(1'B0),
    .dfi_1_dw_wrdata_dqs_p0(8'B0),
    .dfi_1_dw_wrdata_dqs_p1(8'B0),
    .dfi_2_clk(1'B0),
    .dfi_2_rst_n(1'B0),
    .dfi_2_init_start(1'B0),
    .dfi_2_aw_ck_p0(2'B0),
    .dfi_2_aw_cke_p0(2'B0),
    .dfi_2_aw_row_p0(12'B0),
    .dfi_2_aw_col_p0(16'B0),
    .dfi_2_dw_wrdata_p0(256'B0),
    .dfi_2_dw_wrdata_mask_p0(32'B0),
    .dfi_2_dw_wrdata_dbi_p0(32'B0),
    .dfi_2_dw_wrdata_par_p0(8'B0),
    .dfi_2_dw_wrdata_dq_en_p0(8'B0),
    .dfi_2_dw_wrdata_par_en_p0(8'B0),
    .dfi_2_aw_ck_p1(2'B0),
    .dfi_2_aw_cke_p1(2'B0),
    .dfi_2_aw_row_p1(12'B0),
    .dfi_2_aw_col_p1(16'B0),
    .dfi_2_dw_wrdata_p1(256'B0),
    .dfi_2_dw_wrdata_mask_p1(32'B0),
    .dfi_2_dw_wrdata_dbi_p1(32'B0),
    .dfi_2_dw_wrdata_par_p1(8'B0),
    .dfi_2_dw_wrdata_dq_en_p1(8'B0),
    .dfi_2_dw_wrdata_par_en_p1(8'B0),
    .dfi_2_aw_ck_dis(1'B0),
    .dfi_2_lp_pwr_e_req(1'B0),
    .dfi_2_lp_sr_e_req(1'B0),
    .dfi_2_lp_pwr_x_req(1'B0),
    .dfi_2_aw_tx_indx_ld(1'B0),
    .dfi_2_dw_tx_indx_ld(1'B0),
    .dfi_2_dw_rx_indx_ld(1'B0),
    .dfi_2_ctrlupd_ack(1'B0),
    .dfi_2_phyupd_req(1'B0),
    .dfi_2_dw_wrdata_dqs_p0(8'B0),
    .dfi_2_dw_wrdata_dqs_p1(8'B0),
    .dfi_3_clk(1'B0),
    .dfi_3_rst_n(1'B0),
    .dfi_3_init_start(1'B0),
    .dfi_3_aw_ck_p0(2'B0),
    .dfi_3_aw_cke_p0(2'B0),
    .dfi_3_aw_row_p0(12'B0),
    .dfi_3_aw_col_p0(16'B0),
    .dfi_3_dw_wrdata_p0(256'B0),
    .dfi_3_dw_wrdata_mask_p0(32'B0),
    .dfi_3_dw_wrdata_dbi_p0(32'B0),
    .dfi_3_dw_wrdata_par_p0(8'B0),
    .dfi_3_dw_wrdata_dq_en_p0(8'B0),
    .dfi_3_dw_wrdata_par_en_p0(8'B0),
    .dfi_3_aw_ck_p1(2'B0),
    .dfi_3_aw_cke_p1(2'B0),
    .dfi_3_aw_row_p1(12'B0),
    .dfi_3_aw_col_p1(16'B0),
    .dfi_3_dw_wrdata_p1(256'B0),
    .dfi_3_dw_wrdata_mask_p1(32'B0),
    .dfi_3_dw_wrdata_dbi_p1(32'B0),
    .dfi_3_dw_wrdata_par_p1(8'B0),
    .dfi_3_dw_wrdata_dq_en_p1(8'B0),
    .dfi_3_dw_wrdata_par_en_p1(8'B0),
    .dfi_3_aw_ck_dis(1'B0),
    .dfi_3_lp_pwr_e_req(1'B0),
    .dfi_3_lp_sr_e_req(1'B0),
    .dfi_3_lp_pwr_x_req(1'B0),
    .dfi_3_aw_tx_indx_ld(1'B0),
    .dfi_3_dw_tx_indx_ld(1'B0),
    .dfi_3_dw_rx_indx_ld(1'B0),
    .dfi_3_ctrlupd_ack(1'B0),
    .dfi_3_phyupd_req(1'B0),
    .dfi_3_dw_wrdata_dqs_p0(8'B0),
    .dfi_3_dw_wrdata_dqs_p1(8'B0),
    .dfi_4_clk(1'B0),
    .dfi_4_rst_n(1'B0),
    .dfi_4_init_start(1'B0),
    .dfi_4_aw_ck_p0(2'B0),
    .dfi_4_aw_cke_p0(2'B0),
    .dfi_4_aw_row_p0(12'B0),
    .dfi_4_aw_col_p0(16'B0),
    .dfi_4_dw_wrdata_p0(256'B0),
    .dfi_4_dw_wrdata_mask_p0(32'B0),
    .dfi_4_dw_wrdata_dbi_p0(32'B0),
    .dfi_4_dw_wrdata_par_p0(8'B0),
    .dfi_4_dw_wrdata_dq_en_p0(8'B0),
    .dfi_4_dw_wrdata_par_en_p0(8'B0),
    .dfi_4_aw_ck_p1(2'B0),
    .dfi_4_aw_cke_p1(2'B0),
    .dfi_4_aw_row_p1(12'B0),
    .dfi_4_aw_col_p1(16'B0),
    .dfi_4_dw_wrdata_p1(256'B0),
    .dfi_4_dw_wrdata_mask_p1(32'B0),
    .dfi_4_dw_wrdata_dbi_p1(32'B0),
    .dfi_4_dw_wrdata_par_p1(8'B0),
    .dfi_4_dw_wrdata_dq_en_p1(8'B0),
    .dfi_4_dw_wrdata_par_en_p1(8'B0),
    .dfi_4_aw_ck_dis(1'B0),
    .dfi_4_lp_pwr_e_req(1'B0),
    .dfi_4_lp_sr_e_req(1'B0),
    .dfi_4_lp_pwr_x_req(1'B0),
    .dfi_4_aw_tx_indx_ld(1'B0),
    .dfi_4_dw_tx_indx_ld(1'B0),
    .dfi_4_dw_rx_indx_ld(1'B0),
    .dfi_4_ctrlupd_ack(1'B0),
    .dfi_4_phyupd_req(1'B0),
    .dfi_4_dw_wrdata_dqs_p0(8'B0),
    .dfi_4_dw_wrdata_dqs_p1(8'B0),
    .dfi_5_clk(1'B0),
    .dfi_5_rst_n(1'B0),
    .dfi_5_init_start(1'B0),
    .dfi_5_aw_ck_p0(2'B0),
    .dfi_5_aw_cke_p0(2'B0),
    .dfi_5_aw_row_p0(12'B0),
    .dfi_5_aw_col_p0(16'B0),
    .dfi_5_dw_wrdata_p0(256'B0),
    .dfi_5_dw_wrdata_mask_p0(32'B0),
    .dfi_5_dw_wrdata_dbi_p0(32'B0),
    .dfi_5_dw_wrdata_par_p0(8'B0),
    .dfi_5_dw_wrdata_dq_en_p0(8'B0),
    .dfi_5_dw_wrdata_par_en_p0(8'B0),
    .dfi_5_aw_ck_p1(2'B0),
    .dfi_5_aw_cke_p1(2'B0),
    .dfi_5_aw_row_p1(12'B0),
    .dfi_5_aw_col_p1(16'B0),
    .dfi_5_dw_wrdata_p1(256'B0),
    .dfi_5_dw_wrdata_mask_p1(32'B0),
    .dfi_5_dw_wrdata_dbi_p1(32'B0),
    .dfi_5_dw_wrdata_par_p1(8'B0),
    .dfi_5_dw_wrdata_dq_en_p1(8'B0),
    .dfi_5_dw_wrdata_par_en_p1(8'B0),
    .dfi_5_aw_ck_dis(1'B0),
    .dfi_5_lp_pwr_e_req(1'B0),
    .dfi_5_lp_sr_e_req(1'B0),
    .dfi_5_lp_pwr_x_req(1'B0),
    .dfi_5_aw_tx_indx_ld(1'B0),
    .dfi_5_dw_tx_indx_ld(1'B0),
    .dfi_5_dw_rx_indx_ld(1'B0),
    .dfi_5_ctrlupd_ack(1'B0),
    .dfi_5_phyupd_req(1'B0),
    .dfi_5_dw_wrdata_dqs_p0(8'B0),
    .dfi_5_dw_wrdata_dqs_p1(8'B0),
    .dfi_6_clk(1'B0),
    .dfi_6_rst_n(1'B0),
    .dfi_6_init_start(1'B0),
    .dfi_6_aw_ck_p0(2'B0),
    .dfi_6_aw_cke_p0(2'B0),
    .dfi_6_aw_row_p0(12'B0),
    .dfi_6_aw_col_p0(16'B0),
    .dfi_6_dw_wrdata_p0(256'B0),
    .dfi_6_dw_wrdata_mask_p0(32'B0),
    .dfi_6_dw_wrdata_dbi_p0(32'B0),
    .dfi_6_dw_wrdata_par_p0(8'B0),
    .dfi_6_dw_wrdata_dq_en_p0(8'B0),
    .dfi_6_dw_wrdata_par_en_p0(8'B0),
    .dfi_6_aw_ck_p1(2'B0),
    .dfi_6_aw_cke_p1(2'B0),
    .dfi_6_aw_row_p1(12'B0),
    .dfi_6_aw_col_p1(16'B0),
    .dfi_6_dw_wrdata_p1(256'B0),
    .dfi_6_dw_wrdata_mask_p1(32'B0),
    .dfi_6_dw_wrdata_dbi_p1(32'B0),
    .dfi_6_dw_wrdata_par_p1(8'B0),
    .dfi_6_dw_wrdata_dq_en_p1(8'B0),
    .dfi_6_dw_wrdata_par_en_p1(8'B0),
    .dfi_6_aw_ck_dis(1'B0),
    .dfi_6_lp_pwr_e_req(1'B0),
    .dfi_6_lp_sr_e_req(1'B0),
    .dfi_6_lp_pwr_x_req(1'B0),
    .dfi_6_aw_tx_indx_ld(1'B0),
    .dfi_6_dw_tx_indx_ld(1'B0),
    .dfi_6_dw_rx_indx_ld(1'B0),
    .dfi_6_ctrlupd_ack(1'B0),
    .dfi_6_phyupd_req(1'B0),
    .dfi_6_dw_wrdata_dqs_p0(8'B0),
    .dfi_6_dw_wrdata_dqs_p1(8'B0),
    .dfi_7_clk(1'B0),
    .dfi_7_rst_n(1'B0),
    .dfi_7_init_start(1'B0),
    .dfi_7_aw_ck_p0(2'B0),
    .dfi_7_aw_cke_p0(2'B0),
    .dfi_7_aw_row_p0(12'B0),
    .dfi_7_aw_col_p0(16'B0),
    .dfi_7_dw_wrdata_p0(256'B0),
    .dfi_7_dw_wrdata_mask_p0(32'B0),
    .dfi_7_dw_wrdata_dbi_p0(32'B0),
    .dfi_7_dw_wrdata_par_p0(8'B0),
    .dfi_7_dw_wrdata_dq_en_p0(8'B0),
    .dfi_7_dw_wrdata_par_en_p0(8'B0),
    .dfi_7_aw_ck_p1(2'B0),
    .dfi_7_aw_cke_p1(2'B0),
    .dfi_7_aw_row_p1(12'B0),
    .dfi_7_aw_col_p1(16'B0),
    .dfi_7_dw_wrdata_p1(256'B0),
    .dfi_7_dw_wrdata_mask_p1(32'B0),
    .dfi_7_dw_wrdata_dbi_p1(32'B0),
    .dfi_7_dw_wrdata_par_p1(8'B0),
    .dfi_7_dw_wrdata_dq_en_p1(8'B0),
    .dfi_7_dw_wrdata_par_en_p1(8'B0),
    .dfi_7_aw_ck_dis(1'B0),
    .dfi_7_lp_pwr_e_req(1'B0),
    .dfi_7_lp_sr_e_req(1'B0),
    .dfi_7_lp_pwr_x_req(1'B0),
    .dfi_7_aw_tx_indx_ld(1'B0),
    .dfi_7_dw_tx_indx_ld(1'B0),
    .dfi_7_dw_rx_indx_ld(1'B0),
    .dfi_7_ctrlupd_ack(1'B0),
    .dfi_7_phyupd_req(1'B0),
    .dfi_7_dw_wrdata_dqs_p0(8'B0),
    .dfi_7_dw_wrdata_dqs_p1(8'B0),
    .dfi_8_clk(1'B0),
    .dfi_8_rst_n(1'B0),
    .dfi_8_init_start(1'B0),
    .dfi_8_aw_ck_p0(2'B0),
    .dfi_8_aw_cke_p0(2'B0),
    .dfi_8_aw_row_p0(12'B0),
    .dfi_8_aw_col_p0(16'B0),
    .dfi_8_dw_wrdata_p0(256'B0),
    .dfi_8_dw_wrdata_mask_p0(32'B0),
    .dfi_8_dw_wrdata_dbi_p0(32'B0),
    .dfi_8_dw_wrdata_par_p0(8'B0),
    .dfi_8_dw_wrdata_dq_en_p0(8'B0),
    .dfi_8_dw_wrdata_par_en_p0(8'B0),
    .dfi_8_aw_ck_p1(2'B0),
    .dfi_8_aw_cke_p1(2'B0),
    .dfi_8_aw_row_p1(12'B0),
    .dfi_8_aw_col_p1(16'B0),
    .dfi_8_dw_wrdata_p1(256'B0),
    .dfi_8_dw_wrdata_mask_p1(32'B0),
    .dfi_8_dw_wrdata_dbi_p1(32'B0),
    .dfi_8_dw_wrdata_par_p1(8'B0),
    .dfi_8_dw_wrdata_dq_en_p1(8'B0),
    .dfi_8_dw_wrdata_par_en_p1(8'B0),
    .dfi_8_aw_ck_dis(1'B0),
    .dfi_8_lp_pwr_e_req(1'B0),
    .dfi_8_lp_sr_e_req(1'B0),
    .dfi_8_lp_pwr_x_req(1'B0),
    .dfi_8_aw_tx_indx_ld(1'B0),
    .dfi_8_dw_tx_indx_ld(1'B0),
    .dfi_8_dw_rx_indx_ld(1'B0),
    .dfi_8_ctrlupd_ack(1'B0),
    .dfi_8_phyupd_req(1'B0),
    .dfi_8_dw_wrdata_dqs_p0(8'B0),
    .dfi_8_dw_wrdata_dqs_p1(8'B0),
    .dfi_9_clk(1'B0),
    .dfi_9_rst_n(1'B0),
    .dfi_9_init_start(1'B0),
    .dfi_9_aw_ck_p0(2'B0),
    .dfi_9_aw_cke_p0(2'B0),
    .dfi_9_aw_row_p0(12'B0),
    .dfi_9_aw_col_p0(16'B0),
    .dfi_9_dw_wrdata_p0(256'B0),
    .dfi_9_dw_wrdata_mask_p0(32'B0),
    .dfi_9_dw_wrdata_dbi_p0(32'B0),
    .dfi_9_dw_wrdata_par_p0(8'B0),
    .dfi_9_dw_wrdata_dq_en_p0(8'B0),
    .dfi_9_dw_wrdata_par_en_p0(8'B0),
    .dfi_9_aw_ck_p1(2'B0),
    .dfi_9_aw_cke_p1(2'B0),
    .dfi_9_aw_row_p1(12'B0),
    .dfi_9_aw_col_p1(16'B0),
    .dfi_9_dw_wrdata_p1(256'B0),
    .dfi_9_dw_wrdata_mask_p1(32'B0),
    .dfi_9_dw_wrdata_dbi_p1(32'B0),
    .dfi_9_dw_wrdata_par_p1(8'B0),
    .dfi_9_dw_wrdata_dq_en_p1(8'B0),
    .dfi_9_dw_wrdata_par_en_p1(8'B0),
    .dfi_9_aw_ck_dis(1'B0),
    .dfi_9_lp_pwr_e_req(1'B0),
    .dfi_9_lp_sr_e_req(1'B0),
    .dfi_9_lp_pwr_x_req(1'B0),
    .dfi_9_aw_tx_indx_ld(1'B0),
    .dfi_9_dw_tx_indx_ld(1'B0),
    .dfi_9_dw_rx_indx_ld(1'B0),
    .dfi_9_ctrlupd_ack(1'B0),
    .dfi_9_phyupd_req(1'B0),
    .dfi_9_dw_wrdata_dqs_p0(8'B0),
    .dfi_9_dw_wrdata_dqs_p1(8'B0),
    .dfi_10_clk(1'B0),
    .dfi_10_rst_n(1'B0),
    .dfi_10_init_start(1'B0),
    .dfi_10_aw_ck_p0(2'B0),
    .dfi_10_aw_cke_p0(2'B0),
    .dfi_10_aw_row_p0(12'B0),
    .dfi_10_aw_col_p0(16'B0),
    .dfi_10_dw_wrdata_p0(256'B0),
    .dfi_10_dw_wrdata_mask_p0(32'B0),
    .dfi_10_dw_wrdata_dbi_p0(32'B0),
    .dfi_10_dw_wrdata_par_p0(8'B0),
    .dfi_10_dw_wrdata_dq_en_p0(8'B0),
    .dfi_10_dw_wrdata_par_en_p0(8'B0),
    .dfi_10_aw_ck_p1(2'B0),
    .dfi_10_aw_cke_p1(2'B0),
    .dfi_10_aw_row_p1(12'B0),
    .dfi_10_aw_col_p1(16'B0),
    .dfi_10_dw_wrdata_p1(256'B0),
    .dfi_10_dw_wrdata_mask_p1(32'B0),
    .dfi_10_dw_wrdata_dbi_p1(32'B0),
    .dfi_10_dw_wrdata_par_p1(8'B0),
    .dfi_10_dw_wrdata_dq_en_p1(8'B0),
    .dfi_10_dw_wrdata_par_en_p1(8'B0),
    .dfi_10_aw_ck_dis(1'B0),
    .dfi_10_lp_pwr_e_req(1'B0),
    .dfi_10_lp_sr_e_req(1'B0),
    .dfi_10_lp_pwr_x_req(1'B0),
    .dfi_10_aw_tx_indx_ld(1'B0),
    .dfi_10_dw_tx_indx_ld(1'B0),
    .dfi_10_dw_rx_indx_ld(1'B0),
    .dfi_10_ctrlupd_ack(1'B0),
    .dfi_10_phyupd_req(1'B0),
    .dfi_10_dw_wrdata_dqs_p0(8'B0),
    .dfi_10_dw_wrdata_dqs_p1(8'B0),
    .dfi_11_clk(1'B0),
    .dfi_11_rst_n(1'B0),
    .dfi_11_init_start(1'B0),
    .dfi_11_aw_ck_p0(2'B0),
    .dfi_11_aw_cke_p0(2'B0),
    .dfi_11_aw_row_p0(12'B0),
    .dfi_11_aw_col_p0(16'B0),
    .dfi_11_dw_wrdata_p0(256'B0),
    .dfi_11_dw_wrdata_mask_p0(32'B0),
    .dfi_11_dw_wrdata_dbi_p0(32'B0),
    .dfi_11_dw_wrdata_par_p0(8'B0),
    .dfi_11_dw_wrdata_dq_en_p0(8'B0),
    .dfi_11_dw_wrdata_par_en_p0(8'B0),
    .dfi_11_aw_ck_p1(2'B0),
    .dfi_11_aw_cke_p1(2'B0),
    .dfi_11_aw_row_p1(12'B0),
    .dfi_11_aw_col_p1(16'B0),
    .dfi_11_dw_wrdata_p1(256'B0),
    .dfi_11_dw_wrdata_mask_p1(32'B0),
    .dfi_11_dw_wrdata_dbi_p1(32'B0),
    .dfi_11_dw_wrdata_par_p1(8'B0),
    .dfi_11_dw_wrdata_dq_en_p1(8'B0),
    .dfi_11_dw_wrdata_par_en_p1(8'B0),
    .dfi_11_aw_ck_dis(1'B0),
    .dfi_11_lp_pwr_e_req(1'B0),
    .dfi_11_lp_sr_e_req(1'B0),
    .dfi_11_lp_pwr_x_req(1'B0),
    .dfi_11_aw_tx_indx_ld(1'B0),
    .dfi_11_dw_tx_indx_ld(1'B0),
    .dfi_11_dw_rx_indx_ld(1'B0),
    .dfi_11_ctrlupd_ack(1'B0),
    .dfi_11_phyupd_req(1'B0),
    .dfi_11_dw_wrdata_dqs_p0(8'B0),
    .dfi_11_dw_wrdata_dqs_p1(8'B0),
    .dfi_12_clk(1'B0),
    .dfi_12_rst_n(1'B0),
    .dfi_12_init_start(1'B0),
    .dfi_12_aw_ck_p0(2'B0),
    .dfi_12_aw_cke_p0(2'B0),
    .dfi_12_aw_row_p0(12'B0),
    .dfi_12_aw_col_p0(16'B0),
    .dfi_12_dw_wrdata_p0(256'B0),
    .dfi_12_dw_wrdata_mask_p0(32'B0),
    .dfi_12_dw_wrdata_dbi_p0(32'B0),
    .dfi_12_dw_wrdata_par_p0(8'B0),
    .dfi_12_dw_wrdata_dq_en_p0(8'B0),
    .dfi_12_dw_wrdata_par_en_p0(8'B0),
    .dfi_12_aw_ck_p1(2'B0),
    .dfi_12_aw_cke_p1(2'B0),
    .dfi_12_aw_row_p1(12'B0),
    .dfi_12_aw_col_p1(16'B0),
    .dfi_12_dw_wrdata_p1(256'B0),
    .dfi_12_dw_wrdata_mask_p1(32'B0),
    .dfi_12_dw_wrdata_dbi_p1(32'B0),
    .dfi_12_dw_wrdata_par_p1(8'B0),
    .dfi_12_dw_wrdata_dq_en_p1(8'B0),
    .dfi_12_dw_wrdata_par_en_p1(8'B0),
    .dfi_12_aw_ck_dis(1'B0),
    .dfi_12_lp_pwr_e_req(1'B0),
    .dfi_12_lp_sr_e_req(1'B0),
    .dfi_12_lp_pwr_x_req(1'B0),
    .dfi_12_aw_tx_indx_ld(1'B0),
    .dfi_12_dw_tx_indx_ld(1'B0),
    .dfi_12_dw_rx_indx_ld(1'B0),
    .dfi_12_ctrlupd_ack(1'B0),
    .dfi_12_phyupd_req(1'B0),
    .dfi_12_dw_wrdata_dqs_p0(8'B0),
    .dfi_12_dw_wrdata_dqs_p1(8'B0),
    .dfi_13_clk(1'B0),
    .dfi_13_rst_n(1'B0),
    .dfi_13_init_start(1'B0),
    .dfi_13_aw_ck_p0(2'B0),
    .dfi_13_aw_cke_p0(2'B0),
    .dfi_13_aw_row_p0(12'B0),
    .dfi_13_aw_col_p0(16'B0),
    .dfi_13_dw_wrdata_p0(256'B0),
    .dfi_13_dw_wrdata_mask_p0(32'B0),
    .dfi_13_dw_wrdata_dbi_p0(32'B0),
    .dfi_13_dw_wrdata_par_p0(8'B0),
    .dfi_13_dw_wrdata_dq_en_p0(8'B0),
    .dfi_13_dw_wrdata_par_en_p0(8'B0),
    .dfi_13_aw_ck_p1(2'B0),
    .dfi_13_aw_cke_p1(2'B0),
    .dfi_13_aw_row_p1(12'B0),
    .dfi_13_aw_col_p1(16'B0),
    .dfi_13_dw_wrdata_p1(256'B0),
    .dfi_13_dw_wrdata_mask_p1(32'B0),
    .dfi_13_dw_wrdata_dbi_p1(32'B0),
    .dfi_13_dw_wrdata_par_p1(8'B0),
    .dfi_13_dw_wrdata_dq_en_p1(8'B0),
    .dfi_13_dw_wrdata_par_en_p1(8'B0),
    .dfi_13_aw_ck_dis(1'B0),
    .dfi_13_lp_pwr_e_req(1'B0),
    .dfi_13_lp_sr_e_req(1'B0),
    .dfi_13_lp_pwr_x_req(1'B0),
    .dfi_13_aw_tx_indx_ld(1'B0),
    .dfi_13_dw_tx_indx_ld(1'B0),
    .dfi_13_dw_rx_indx_ld(1'B0),
    .dfi_13_ctrlupd_ack(1'B0),
    .dfi_13_phyupd_req(1'B0),
    .dfi_13_dw_wrdata_dqs_p0(8'B0),
    .dfi_13_dw_wrdata_dqs_p1(8'B0),
    .dfi_14_clk(1'B0),
    .dfi_14_rst_n(1'B0),
    .dfi_14_init_start(1'B0),
    .dfi_14_aw_ck_p0(2'B0),
    .dfi_14_aw_cke_p0(2'B0),
    .dfi_14_aw_row_p0(12'B0),
    .dfi_14_aw_col_p0(16'B0),
    .dfi_14_dw_wrdata_p0(256'B0),
    .dfi_14_dw_wrdata_mask_p0(32'B0),
    .dfi_14_dw_wrdata_dbi_p0(32'B0),
    .dfi_14_dw_wrdata_par_p0(8'B0),
    .dfi_14_dw_wrdata_dq_en_p0(8'B0),
    .dfi_14_dw_wrdata_par_en_p0(8'B0),
    .dfi_14_aw_ck_p1(2'B0),
    .dfi_14_aw_cke_p1(2'B0),
    .dfi_14_aw_row_p1(12'B0),
    .dfi_14_aw_col_p1(16'B0),
    .dfi_14_dw_wrdata_p1(256'B0),
    .dfi_14_dw_wrdata_mask_p1(32'B0),
    .dfi_14_dw_wrdata_dbi_p1(32'B0),
    .dfi_14_dw_wrdata_par_p1(8'B0),
    .dfi_14_dw_wrdata_dq_en_p1(8'B0),
    .dfi_14_dw_wrdata_par_en_p1(8'B0),
    .dfi_14_aw_ck_dis(1'B0),
    .dfi_14_lp_pwr_e_req(1'B0),
    .dfi_14_lp_sr_e_req(1'B0),
    .dfi_14_lp_pwr_x_req(1'B0),
    .dfi_14_aw_tx_indx_ld(1'B0),
    .dfi_14_dw_tx_indx_ld(1'B0),
    .dfi_14_dw_rx_indx_ld(1'B0),
    .dfi_14_ctrlupd_ack(1'B0),
    .dfi_14_phyupd_req(1'B0),
    .dfi_14_dw_wrdata_dqs_p0(8'B0),
    .dfi_14_dw_wrdata_dqs_p1(8'B0),
    .dfi_15_clk(1'B0),
    .dfi_15_rst_n(1'B0),
    .dfi_15_init_start(1'B0),
    .dfi_15_aw_ck_p0(2'B0),
    .dfi_15_aw_cke_p0(2'B0),
    .dfi_15_aw_row_p0(12'B0),
    .dfi_15_aw_col_p0(16'B0),
    .dfi_15_dw_wrdata_p0(256'B0),
    .dfi_15_dw_wrdata_mask_p0(32'B0),
    .dfi_15_dw_wrdata_dbi_p0(32'B0),
    .dfi_15_dw_wrdata_par_p0(8'B0),
    .dfi_15_dw_wrdata_dq_en_p0(8'B0),
    .dfi_15_dw_wrdata_par_en_p0(8'B0),
    .dfi_15_aw_ck_p1(2'B0),
    .dfi_15_aw_cke_p1(2'B0),
    .dfi_15_aw_row_p1(12'B0),
    .dfi_15_aw_col_p1(16'B0),
    .dfi_15_dw_wrdata_p1(256'B0),
    .dfi_15_dw_wrdata_mask_p1(32'B0),
    .dfi_15_dw_wrdata_dbi_p1(32'B0),
    .dfi_15_dw_wrdata_par_p1(8'B0),
    .dfi_15_dw_wrdata_dq_en_p1(8'B0),
    .dfi_15_dw_wrdata_par_en_p1(8'B0),
    .dfi_15_aw_ck_dis(1'B0),
    .dfi_15_lp_pwr_e_req(1'B0),
    .dfi_15_lp_sr_e_req(1'B0),
    .dfi_15_lp_pwr_x_req(1'B0),
    .dfi_15_aw_tx_indx_ld(1'B0),
    .dfi_15_dw_tx_indx_ld(1'B0),
    .dfi_15_dw_rx_indx_ld(1'B0),
    .dfi_15_ctrlupd_ack(1'B0),
    .dfi_15_phyupd_req(1'B0),
    .dfi_15_dw_wrdata_dqs_p0(8'B0),
    .dfi_15_dw_wrdata_dqs_p1(8'B0),
    .APB_0_PWDATA(32'B0),
    .APB_0_PADDR(22'B0),
    .APB_0_PCLK(APB_0_PCLK),
    .APB_0_PENABLE(1'B0),
    .APB_0_PRESET_N(APB_0_PRESET_N),
    .APB_0_PSEL(1'B0),
    .APB_0_PWRITE(1'B0),
    .APB_1_PWDATA(32'B0),
    .APB_1_PADDR(22'B0),
    .APB_1_PCLK(APB_1_PCLK),
    .APB_1_PENABLE(1'B0),
    .APB_1_PRESET_N(APB_1_PRESET_N),
    .APB_1_PSEL(1'B0),
    .APB_1_PWRITE(1'B0),
    .AXI_00_ARREADY(AXI_00_ARREADY),
    .AXI_00_AWREADY(AXI_00_AWREADY),
    .AXI_00_RDATA_PARITY(AXI_00_RDATA_PARITY),
    .AXI_00_RDATA(AXI_00_RDATA),
    .AXI_00_RID(AXI_00_RID),
    .AXI_00_RLAST(AXI_00_RLAST),
    .AXI_00_RRESP(AXI_00_RRESP),
    .AXI_00_RVALID(AXI_00_RVALID),
    .AXI_00_WREADY(AXI_00_WREADY),
    .AXI_00_BID(AXI_00_BID),
    .AXI_00_BRESP(AXI_00_BRESP),
    .AXI_00_BVALID(AXI_00_BVALID),
    .AXI_01_ARREADY(),
    .AXI_01_AWREADY(),
    .AXI_01_RDATA_PARITY(),
    .AXI_01_RDATA(),
    .AXI_01_RID(),
    .AXI_01_RLAST(),
    .AXI_01_RRESP(),
    .AXI_01_RVALID(),
    .AXI_01_WREADY(),
    .AXI_01_BID(),
    .AXI_01_BRESP(),
    .AXI_01_BVALID(),
    .AXI_02_ARREADY(),
    .AXI_02_AWREADY(),
    .AXI_02_RDATA_PARITY(),
    .AXI_02_RDATA(),
    .AXI_02_RID(),
    .AXI_02_RLAST(),
    .AXI_02_RRESP(),
    .AXI_02_RVALID(),
    .AXI_02_WREADY(),
    .AXI_02_BID(),
    .AXI_02_BRESP(),
    .AXI_02_BVALID(),
    .AXI_03_ARREADY(),
    .AXI_03_AWREADY(),
    .AXI_03_RDATA_PARITY(),
    .AXI_03_RDATA(),
    .AXI_03_RID(),
    .AXI_03_RLAST(),
    .AXI_03_RRESP(),
    .AXI_03_RVALID(),
    .AXI_03_WREADY(),
    .AXI_03_BID(),
    .AXI_03_BRESP(),
    .AXI_03_BVALID(),
    .AXI_04_ARREADY(),
    .AXI_04_AWREADY(),
    .AXI_04_RDATA_PARITY(),
    .AXI_04_RDATA(),
    .AXI_04_RID(),
    .AXI_04_RLAST(),
    .AXI_04_RRESP(),
    .AXI_04_RVALID(),
    .AXI_04_WREADY(),
    .AXI_04_BID(),
    .AXI_04_BRESP(),
    .AXI_04_BVALID(),
    .AXI_05_ARREADY(),
    .AXI_05_AWREADY(),
    .AXI_05_RDATA_PARITY(),
    .AXI_05_RDATA(),
    .AXI_05_RID(),
    .AXI_05_RLAST(),
    .AXI_05_RRESP(),
    .AXI_05_RVALID(),
    .AXI_05_WREADY(),
    .AXI_05_BID(),
    .AXI_05_BRESP(),
    .AXI_05_BVALID(),
    .AXI_06_ARREADY(),
    .AXI_06_AWREADY(),
    .AXI_06_RDATA_PARITY(),
    .AXI_06_RDATA(),
    .AXI_06_RID(),
    .AXI_06_RLAST(),
    .AXI_06_RRESP(),
    .AXI_06_RVALID(),
    .AXI_06_WREADY(),
    .AXI_06_BID(),
    .AXI_06_BRESP(),
    .AXI_06_BVALID(),
    .AXI_07_ARREADY(),
    .AXI_07_AWREADY(),
    .AXI_07_RDATA_PARITY(),
    .AXI_07_RDATA(),
    .AXI_07_RID(),
    .AXI_07_RLAST(),
    .AXI_07_RRESP(),
    .AXI_07_RVALID(),
    .AXI_07_WREADY(),
    .AXI_07_BID(),
    .AXI_07_BRESP(),
    .AXI_07_BVALID(),
    .AXI_08_ARREADY(),
    .AXI_08_AWREADY(),
    .AXI_08_RDATA_PARITY(),
    .AXI_08_RDATA(),
    .AXI_08_RID(),
    .AXI_08_RLAST(),
    .AXI_08_RRESP(),
    .AXI_08_RVALID(),
    .AXI_08_WREADY(),
    .AXI_08_BID(),
    .AXI_08_BRESP(),
    .AXI_08_BVALID(),
    .AXI_09_ARREADY(),
    .AXI_09_AWREADY(),
    .AXI_09_RDATA_PARITY(),
    .AXI_09_RDATA(),
    .AXI_09_RID(),
    .AXI_09_RLAST(),
    .AXI_09_RRESP(),
    .AXI_09_RVALID(),
    .AXI_09_WREADY(),
    .AXI_09_BID(),
    .AXI_09_BRESP(),
    .AXI_09_BVALID(),
    .AXI_10_ARREADY(),
    .AXI_10_AWREADY(),
    .AXI_10_RDATA_PARITY(),
    .AXI_10_RDATA(),
    .AXI_10_RID(),
    .AXI_10_RLAST(),
    .AXI_10_RRESP(),
    .AXI_10_RVALID(),
    .AXI_10_WREADY(),
    .AXI_10_BID(),
    .AXI_10_BRESP(),
    .AXI_10_BVALID(),
    .AXI_11_ARREADY(),
    .AXI_11_AWREADY(),
    .AXI_11_RDATA_PARITY(),
    .AXI_11_RDATA(),
    .AXI_11_RID(),
    .AXI_11_RLAST(),
    .AXI_11_RRESP(),
    .AXI_11_RVALID(),
    .AXI_11_WREADY(),
    .AXI_11_BID(),
    .AXI_11_BRESP(),
    .AXI_11_BVALID(),
    .AXI_12_ARREADY(),
    .AXI_12_AWREADY(),
    .AXI_12_RDATA_PARITY(),
    .AXI_12_RDATA(),
    .AXI_12_RID(),
    .AXI_12_RLAST(),
    .AXI_12_RRESP(),
    .AXI_12_RVALID(),
    .AXI_12_WREADY(),
    .AXI_12_BID(),
    .AXI_12_BRESP(),
    .AXI_12_BVALID(),
    .AXI_13_ARREADY(),
    .AXI_13_AWREADY(),
    .AXI_13_RDATA_PARITY(),
    .AXI_13_RDATA(),
    .AXI_13_RID(),
    .AXI_13_RLAST(),
    .AXI_13_RRESP(),
    .AXI_13_RVALID(),
    .AXI_13_WREADY(),
    .AXI_13_BID(),
    .AXI_13_BRESP(),
    .AXI_13_BVALID(),
    .AXI_14_ARREADY(),
    .AXI_14_AWREADY(),
    .AXI_14_RDATA_PARITY(),
    .AXI_14_RDATA(),
    .AXI_14_RID(),
    .AXI_14_RLAST(),
    .AXI_14_RRESP(),
    .AXI_14_RVALID(),
    .AXI_14_WREADY(),
    .AXI_14_BID(),
    .AXI_14_BRESP(),
    .AXI_14_BVALID(),
    .AXI_15_ARREADY(),
    .AXI_15_AWREADY(),
    .AXI_15_RDATA_PARITY(),
    .AXI_15_RDATA(),
    .AXI_15_RID(),
    .AXI_15_RLAST(),
    .AXI_15_RRESP(),
    .AXI_15_RVALID(),
    .AXI_15_WREADY(),
    .AXI_15_BID(),
    .AXI_15_BRESP(),
    .AXI_15_BVALID(),
    .AXI_16_ARREADY(),
    .AXI_16_AWREADY(),
    .AXI_16_RDATA_PARITY(),
    .AXI_16_RDATA(),
    .AXI_16_RID(),
    .AXI_16_RLAST(),
    .AXI_16_RRESP(),
    .AXI_16_RVALID(),
    .AXI_16_WREADY(),
    .AXI_16_BID(),
    .AXI_16_BRESP(),
    .AXI_16_BVALID(),
    .AXI_17_ARREADY(),
    .AXI_17_AWREADY(),
    .AXI_17_RDATA_PARITY(),
    .AXI_17_RDATA(),
    .AXI_17_RID(),
    .AXI_17_RLAST(),
    .AXI_17_RRESP(),
    .AXI_17_RVALID(),
    .AXI_17_WREADY(),
    .AXI_17_BID(),
    .AXI_17_BRESP(),
    .AXI_17_BVALID(),
    .AXI_18_ARREADY(),
    .AXI_18_AWREADY(),
    .AXI_18_RDATA_PARITY(),
    .AXI_18_RDATA(),
    .AXI_18_RID(),
    .AXI_18_RLAST(),
    .AXI_18_RRESP(),
    .AXI_18_RVALID(),
    .AXI_18_WREADY(),
    .AXI_18_BID(),
    .AXI_18_BRESP(),
    .AXI_18_BVALID(),
    .AXI_19_ARREADY(),
    .AXI_19_AWREADY(),
    .AXI_19_RDATA_PARITY(),
    .AXI_19_RDATA(),
    .AXI_19_RID(),
    .AXI_19_RLAST(),
    .AXI_19_RRESP(),
    .AXI_19_RVALID(),
    .AXI_19_WREADY(),
    .AXI_19_BID(),
    .AXI_19_BRESP(),
    .AXI_19_BVALID(),
    .AXI_20_ARREADY(),
    .AXI_20_AWREADY(),
    .AXI_20_RDATA_PARITY(),
    .AXI_20_RDATA(),
    .AXI_20_RID(),
    .AXI_20_RLAST(),
    .AXI_20_RRESP(),
    .AXI_20_RVALID(),
    .AXI_20_WREADY(),
    .AXI_20_BID(),
    .AXI_20_BRESP(),
    .AXI_20_BVALID(),
    .AXI_21_ARREADY(),
    .AXI_21_AWREADY(),
    .AXI_21_RDATA_PARITY(),
    .AXI_21_RDATA(),
    .AXI_21_RID(),
    .AXI_21_RLAST(),
    .AXI_21_RRESP(),
    .AXI_21_RVALID(),
    .AXI_21_WREADY(),
    .AXI_21_BID(),
    .AXI_21_BRESP(),
    .AXI_21_BVALID(),
    .AXI_22_ARREADY(),
    .AXI_22_AWREADY(),
    .AXI_22_RDATA_PARITY(),
    .AXI_22_RDATA(),
    .AXI_22_RID(),
    .AXI_22_RLAST(),
    .AXI_22_RRESP(),
    .AXI_22_RVALID(),
    .AXI_22_WREADY(),
    .AXI_22_BID(),
    .AXI_22_BRESP(),
    .AXI_22_BVALID(),
    .AXI_23_ARREADY(),
    .AXI_23_AWREADY(),
    .AXI_23_RDATA_PARITY(),
    .AXI_23_RDATA(),
    .AXI_23_RID(),
    .AXI_23_RLAST(),
    .AXI_23_RRESP(),
    .AXI_23_RVALID(),
    .AXI_23_WREADY(),
    .AXI_23_BID(),
    .AXI_23_BRESP(),
    .AXI_23_BVALID(),
    .AXI_24_ARREADY(),
    .AXI_24_AWREADY(),
    .AXI_24_RDATA_PARITY(),
    .AXI_24_RDATA(),
    .AXI_24_RID(),
    .AXI_24_RLAST(),
    .AXI_24_RRESP(),
    .AXI_24_RVALID(),
    .AXI_24_WREADY(),
    .AXI_24_BID(),
    .AXI_24_BRESP(),
    .AXI_24_BVALID(),
    .AXI_25_ARREADY(),
    .AXI_25_AWREADY(),
    .AXI_25_RDATA_PARITY(),
    .AXI_25_RDATA(),
    .AXI_25_RID(),
    .AXI_25_RLAST(),
    .AXI_25_RRESP(),
    .AXI_25_RVALID(),
    .AXI_25_WREADY(),
    .AXI_25_BID(),
    .AXI_25_BRESP(),
    .AXI_25_BVALID(),
    .AXI_26_ARREADY(),
    .AXI_26_AWREADY(),
    .AXI_26_RDATA_PARITY(),
    .AXI_26_RDATA(),
    .AXI_26_RID(),
    .AXI_26_RLAST(),
    .AXI_26_RRESP(),
    .AXI_26_RVALID(),
    .AXI_26_WREADY(),
    .AXI_26_BID(),
    .AXI_26_BRESP(),
    .AXI_26_BVALID(),
    .AXI_27_ARREADY(),
    .AXI_27_AWREADY(),
    .AXI_27_RDATA_PARITY(),
    .AXI_27_RDATA(),
    .AXI_27_RID(),
    .AXI_27_RLAST(),
    .AXI_27_RRESP(),
    .AXI_27_RVALID(),
    .AXI_27_WREADY(),
    .AXI_27_BID(),
    .AXI_27_BRESP(),
    .AXI_27_BVALID(),
    .AXI_28_ARREADY(),
    .AXI_28_AWREADY(),
    .AXI_28_RDATA_PARITY(),
    .AXI_28_RDATA(),
    .AXI_28_RID(),
    .AXI_28_RLAST(),
    .AXI_28_RRESP(),
    .AXI_28_RVALID(),
    .AXI_28_WREADY(),
    .AXI_28_BID(),
    .AXI_28_BRESP(),
    .AXI_28_BVALID(),
    .AXI_29_ARREADY(),
    .AXI_29_AWREADY(),
    .AXI_29_RDATA_PARITY(),
    .AXI_29_RDATA(),
    .AXI_29_RID(),
    .AXI_29_RLAST(),
    .AXI_29_RRESP(),
    .AXI_29_RVALID(),
    .AXI_29_WREADY(),
    .AXI_29_BID(),
    .AXI_29_BRESP(),
    .AXI_29_BVALID(),
    .AXI_30_ARREADY(),
    .AXI_30_AWREADY(),
    .AXI_30_RDATA_PARITY(),
    .AXI_30_RDATA(),
    .AXI_30_RID(),
    .AXI_30_RLAST(),
    .AXI_30_RRESP(),
    .AXI_30_RVALID(),
    .AXI_30_WREADY(),
    .AXI_30_BID(),
    .AXI_30_BRESP(),
    .AXI_30_BVALID(),
    .AXI_31_ARREADY(),
    .AXI_31_AWREADY(),
    .AXI_31_RDATA_PARITY(),
    .AXI_31_RDATA(),
    .AXI_31_RID(),
    .AXI_31_RLAST(),
    .AXI_31_RRESP(),
    .AXI_31_RVALID(),
    .AXI_31_WREADY(),
    .AXI_31_BID(),
    .AXI_31_BRESP(),
    .AXI_31_BVALID(),
    .dfi_0_dw_rddata_p0(),
    .dfi_0_dw_rddata_dm_p0(),
    .dfi_0_dw_rddata_dbi_p0(),
    .dfi_0_dw_rddata_par_p0(),
    .dfi_0_dw_rddata_p1(),
    .dfi_0_dw_rddata_dm_p1(),
    .dfi_0_dw_rddata_dbi_p1(),
    .dfi_0_dw_rddata_par_p1(),
    .dfi_0_dbi_byte_disable(),
    .dfi_0_dw_rddata_valid(),
    .dfi_0_dw_derr_n(),
    .dfi_0_aw_aerr_n(),
    .dfi_0_ctrlupd_req(),
    .dfi_0_phyupd_ack(),
    .dfi_0_clk_init(),
    .dfi_0_init_complete(),
    .dfi_0_out_rst_n(),
    .dfi_1_dw_rddata_p0(),
    .dfi_1_dw_rddata_dm_p0(),
    .dfi_1_dw_rddata_dbi_p0(),
    .dfi_1_dw_rddata_par_p0(),
    .dfi_1_dw_rddata_p1(),
    .dfi_1_dw_rddata_dm_p1(),
    .dfi_1_dw_rddata_dbi_p1(),
    .dfi_1_dw_rddata_par_p1(),
    .dfi_1_dbi_byte_disable(),
    .dfi_1_dw_rddata_valid(),
    .dfi_1_dw_derr_n(),
    .dfi_1_aw_aerr_n(),
    .dfi_1_ctrlupd_req(),
    .dfi_1_phyupd_ack(),
    .dfi_1_clk_init(),
    .dfi_1_init_complete(),
    .dfi_1_out_rst_n(),
    .dfi_2_dw_rddata_p0(),
    .dfi_2_dw_rddata_dm_p0(),
    .dfi_2_dw_rddata_dbi_p0(),
    .dfi_2_dw_rddata_par_p0(),
    .dfi_2_dw_rddata_p1(),
    .dfi_2_dw_rddata_dm_p1(),
    .dfi_2_dw_rddata_dbi_p1(),
    .dfi_2_dw_rddata_par_p1(),
    .dfi_2_dbi_byte_disable(),
    .dfi_2_dw_rddata_valid(),
    .dfi_2_dw_derr_n(),
    .dfi_2_aw_aerr_n(),
    .dfi_2_ctrlupd_req(),
    .dfi_2_phyupd_ack(),
    .dfi_2_clk_init(),
    .dfi_2_init_complete(),
    .dfi_2_out_rst_n(),
    .dfi_3_dw_rddata_p0(),
    .dfi_3_dw_rddata_dm_p0(),
    .dfi_3_dw_rddata_dbi_p0(),
    .dfi_3_dw_rddata_par_p0(),
    .dfi_3_dw_rddata_p1(),
    .dfi_3_dw_rddata_dm_p1(),
    .dfi_3_dw_rddata_dbi_p1(),
    .dfi_3_dw_rddata_par_p1(),
    .dfi_3_dbi_byte_disable(),
    .dfi_3_dw_rddata_valid(),
    .dfi_3_dw_derr_n(),
    .dfi_3_aw_aerr_n(),
    .dfi_3_ctrlupd_req(),
    .dfi_3_phyupd_ack(),
    .dfi_3_clk_init(),
    .dfi_3_init_complete(),
    .dfi_3_out_rst_n(),
    .dfi_4_dw_rddata_p0(),
    .dfi_4_dw_rddata_dm_p0(),
    .dfi_4_dw_rddata_dbi_p0(),
    .dfi_4_dw_rddata_par_p0(),
    .dfi_4_dw_rddata_p1(),
    .dfi_4_dw_rddata_dm_p1(),
    .dfi_4_dw_rddata_dbi_p1(),
    .dfi_4_dw_rddata_par_p1(),
    .dfi_4_dbi_byte_disable(),
    .dfi_4_dw_rddata_valid(),
    .dfi_4_dw_derr_n(),
    .dfi_4_aw_aerr_n(),
    .dfi_4_ctrlupd_req(),
    .dfi_4_phyupd_ack(),
    .dfi_4_clk_init(),
    .dfi_4_init_complete(),
    .dfi_4_out_rst_n(),
    .dfi_5_dw_rddata_p0(),
    .dfi_5_dw_rddata_dm_p0(),
    .dfi_5_dw_rddata_dbi_p0(),
    .dfi_5_dw_rddata_par_p0(),
    .dfi_5_dw_rddata_p1(),
    .dfi_5_dw_rddata_dm_p1(),
    .dfi_5_dw_rddata_dbi_p1(),
    .dfi_5_dw_rddata_par_p1(),
    .dfi_5_dbi_byte_disable(),
    .dfi_5_dw_rddata_valid(),
    .dfi_5_dw_derr_n(),
    .dfi_5_aw_aerr_n(),
    .dfi_5_ctrlupd_req(),
    .dfi_5_phyupd_ack(),
    .dfi_5_clk_init(),
    .dfi_5_init_complete(),
    .dfi_5_out_rst_n(),
    .dfi_6_dw_rddata_p0(),
    .dfi_6_dw_rddata_dm_p0(),
    .dfi_6_dw_rddata_dbi_p0(),
    .dfi_6_dw_rddata_par_p0(),
    .dfi_6_dw_rddata_p1(),
    .dfi_6_dw_rddata_dm_p1(),
    .dfi_6_dw_rddata_dbi_p1(),
    .dfi_6_dw_rddata_par_p1(),
    .dfi_6_dbi_byte_disable(),
    .dfi_6_dw_rddata_valid(),
    .dfi_6_dw_derr_n(),
    .dfi_6_aw_aerr_n(),
    .dfi_6_ctrlupd_req(),
    .dfi_6_phyupd_ack(),
    .dfi_6_clk_init(),
    .dfi_6_init_complete(),
    .dfi_6_out_rst_n(),
    .dfi_7_dw_rddata_p0(),
    .dfi_7_dw_rddata_dm_p0(),
    .dfi_7_dw_rddata_dbi_p0(),
    .dfi_7_dw_rddata_par_p0(),
    .dfi_7_dw_rddata_p1(),
    .dfi_7_dw_rddata_dm_p1(),
    .dfi_7_dw_rddata_dbi_p1(),
    .dfi_7_dw_rddata_par_p1(),
    .dfi_7_dbi_byte_disable(),
    .dfi_7_dw_rddata_valid(),
    .dfi_7_dw_derr_n(),
    .dfi_7_aw_aerr_n(),
    .dfi_7_ctrlupd_req(),
    .dfi_7_phyupd_ack(),
    .dfi_7_clk_init(),
    .dfi_7_init_complete(),
    .dfi_7_out_rst_n(),
    .dfi_8_dw_rddata_p0(),
    .dfi_8_dw_rddata_dm_p0(),
    .dfi_8_dw_rddata_dbi_p0(),
    .dfi_8_dw_rddata_par_p0(),
    .dfi_8_dw_rddata_p1(),
    .dfi_8_dw_rddata_dm_p1(),
    .dfi_8_dw_rddata_dbi_p1(),
    .dfi_8_dw_rddata_par_p1(),
    .dfi_8_dbi_byte_disable(),
    .dfi_8_dw_rddata_valid(),
    .dfi_8_dw_derr_n(),
    .dfi_8_aw_aerr_n(),
    .dfi_8_ctrlupd_req(),
    .dfi_8_phyupd_ack(),
    .dfi_8_clk_init(),
    .dfi_8_init_complete(),
    .dfi_8_out_rst_n(),
    .dfi_9_dw_rddata_p0(),
    .dfi_9_dw_rddata_dm_p0(),
    .dfi_9_dw_rddata_dbi_p0(),
    .dfi_9_dw_rddata_par_p0(),
    .dfi_9_dw_rddata_p1(),
    .dfi_9_dw_rddata_dm_p1(),
    .dfi_9_dw_rddata_dbi_p1(),
    .dfi_9_dw_rddata_par_p1(),
    .dfi_9_dbi_byte_disable(),
    .dfi_9_dw_rddata_valid(),
    .dfi_9_dw_derr_n(),
    .dfi_9_aw_aerr_n(),
    .dfi_9_ctrlupd_req(),
    .dfi_9_phyupd_ack(),
    .dfi_9_clk_init(),
    .dfi_9_init_complete(),
    .dfi_9_out_rst_n(),
    .dfi_10_dw_rddata_p0(),
    .dfi_10_dw_rddata_dm_p0(),
    .dfi_10_dw_rddata_dbi_p0(),
    .dfi_10_dw_rddata_par_p0(),
    .dfi_10_dw_rddata_p1(),
    .dfi_10_dw_rddata_dm_p1(),
    .dfi_10_dw_rddata_dbi_p1(),
    .dfi_10_dw_rddata_par_p1(),
    .dfi_10_dbi_byte_disable(),
    .dfi_10_dw_rddata_valid(),
    .dfi_10_dw_derr_n(),
    .dfi_10_aw_aerr_n(),
    .dfi_10_ctrlupd_req(),
    .dfi_10_phyupd_ack(),
    .dfi_10_clk_init(),
    .dfi_10_init_complete(),
    .dfi_10_out_rst_n(),
    .dfi_11_dw_rddata_p0(),
    .dfi_11_dw_rddata_dm_p0(),
    .dfi_11_dw_rddata_dbi_p0(),
    .dfi_11_dw_rddata_par_p0(),
    .dfi_11_dw_rddata_p1(),
    .dfi_11_dw_rddata_dm_p1(),
    .dfi_11_dw_rddata_dbi_p1(),
    .dfi_11_dw_rddata_par_p1(),
    .dfi_11_dbi_byte_disable(),
    .dfi_11_dw_rddata_valid(),
    .dfi_11_dw_derr_n(),
    .dfi_11_aw_aerr_n(),
    .dfi_11_ctrlupd_req(),
    .dfi_11_phyupd_ack(),
    .dfi_11_clk_init(),
    .dfi_11_init_complete(),
    .dfi_11_out_rst_n(),
    .dfi_12_dw_rddata_p0(),
    .dfi_12_dw_rddata_dm_p0(),
    .dfi_12_dw_rddata_dbi_p0(),
    .dfi_12_dw_rddata_par_p0(),
    .dfi_12_dw_rddata_p1(),
    .dfi_12_dw_rddata_dm_p1(),
    .dfi_12_dw_rddata_dbi_p1(),
    .dfi_12_dw_rddata_par_p1(),
    .dfi_12_dbi_byte_disable(),
    .dfi_12_dw_rddata_valid(),
    .dfi_12_dw_derr_n(),
    .dfi_12_aw_aerr_n(),
    .dfi_12_ctrlupd_req(),
    .dfi_12_phyupd_ack(),
    .dfi_12_clk_init(),
    .dfi_12_init_complete(),
    .dfi_12_out_rst_n(),
    .dfi_13_dw_rddata_p0(),
    .dfi_13_dw_rddata_dm_p0(),
    .dfi_13_dw_rddata_dbi_p0(),
    .dfi_13_dw_rddata_par_p0(),
    .dfi_13_dw_rddata_p1(),
    .dfi_13_dw_rddata_dm_p1(),
    .dfi_13_dw_rddata_dbi_p1(),
    .dfi_13_dw_rddata_par_p1(),
    .dfi_13_dbi_byte_disable(),
    .dfi_13_dw_rddata_valid(),
    .dfi_13_dw_derr_n(),
    .dfi_13_aw_aerr_n(),
    .dfi_13_ctrlupd_req(),
    .dfi_13_phyupd_ack(),
    .dfi_13_clk_init(),
    .dfi_13_init_complete(),
    .dfi_13_out_rst_n(),
    .dfi_14_dw_rddata_p0(),
    .dfi_14_dw_rddata_dm_p0(),
    .dfi_14_dw_rddata_dbi_p0(),
    .dfi_14_dw_rddata_par_p0(),
    .dfi_14_dw_rddata_p1(),
    .dfi_14_dw_rddata_dm_p1(),
    .dfi_14_dw_rddata_dbi_p1(),
    .dfi_14_dw_rddata_par_p1(),
    .dfi_14_dbi_byte_disable(),
    .dfi_14_dw_rddata_valid(),
    .dfi_14_dw_derr_n(),
    .dfi_14_aw_aerr_n(),
    .dfi_14_ctrlupd_req(),
    .dfi_14_phyupd_ack(),
    .dfi_14_clk_init(),
    .dfi_14_init_complete(),
    .dfi_14_out_rst_n(),
    .dfi_15_dw_rddata_p0(),
    .dfi_15_dw_rddata_dm_p0(),
    .dfi_15_dw_rddata_dbi_p0(),
    .dfi_15_dw_rddata_par_p0(),
    .dfi_15_dw_rddata_p1(),
    .dfi_15_dw_rddata_dm_p1(),
    .dfi_15_dw_rddata_dbi_p1(),
    .dfi_15_dw_rddata_par_p1(),
    .dfi_15_dbi_byte_disable(),
    .dfi_15_dw_rddata_valid(),
    .dfi_15_dw_derr_n(),
    .dfi_15_aw_aerr_n(),
    .dfi_15_ctrlupd_req(),
    .dfi_15_phyupd_ack(),
    .dfi_15_clk_init(),
    .dfi_15_init_complete(),
    .dfi_15_out_rst_n(),
    .APB_0_PRDATA(),
    .APB_0_PREADY(),
    .APB_0_PSLVERR(),
    .APB_1_PRDATA(),
    .APB_1_PREADY(),
    .APB_1_PSLVERR(),
    .apb_complete_0(apb_complete_0),
    .apb_complete_1(apb_complete_1),
    .sl_iport0(37'B0),
    .sl_oport0(),
    .sl_iport1(37'B0),
    .sl_oport1(),
    .DRAM_0_STAT_CATTRIP(DRAM_0_STAT_CATTRIP),
    .DRAM_0_STAT_TEMP(DRAM_0_STAT_TEMP),
    .DRAM_1_STAT_CATTRIP(DRAM_1_STAT_CATTRIP),
    .DRAM_1_STAT_TEMP(DRAM_1_STAT_TEMP)
  );
endmodule
