
---------- Begin Simulation Statistics ----------
final_tick                               1608557436000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 197189                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880384                       # Number of bytes of host memory used
host_op_rate                                   198273                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10522.91                       # Real time elapsed on the host
host_tick_rate                               80569234                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2075000007                       # Number of instructions simulated
sim_ops                                    2086409410                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.847822                       # Number of seconds simulated
sim_ticks                                847822408000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     20112545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      40225089                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.996911                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      83756145                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     83758732                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       664421                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     84321977                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits           33                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          248                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          215                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      84328318                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS          1350                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           41                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       242017083                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      242391897                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       663993                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         80477387                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     70541755                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      7518617                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000327405                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1006388563                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1694123224                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.594047                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.846677                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1459280682     86.14%     86.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     77013497      4.55%     90.68% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     21510414      1.27%     91.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     14013733      0.83%     92.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     15022253      0.89%     93.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7754279      0.46%     94.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     21787685      1.29%     95.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      7198926      0.42%     95.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     70541755      4.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1694123224                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls          962                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       591617573                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           305600432                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    257818165     25.62%     25.62% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       154507      0.02%     25.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            6      0.00%     25.63% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd    103583652     10.29%     35.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp           18      0.00%     35.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt          582      0.00%     35.93% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult    123390112     12.26%     48.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc     81732806      8.12%     56.31% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv     19994850      1.99%     58.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc      3165478      0.31%     58.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt      2231062      0.22%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           16      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           32      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp           32      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc          274      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     58.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    305600432     30.37%     89.20% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    108716531     10.80%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1006388563                       # Class of committed instruction
system.switch_cpus_1.commit.refs            414316963                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts       742415323                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1006061163                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.695645                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.695645                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1515855014                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          444                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     81286407                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   1020622494                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       41352702                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        77513805                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       671474                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1783                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     60045187                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches          84328318                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       104517575                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1590031314                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       143527                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1035044304                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          687                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.SquashCycles       1343804                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.049732                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    104734241                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     83757528                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.610413                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1695438189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.614136                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.862604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1494574084     88.15%     88.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       13315339      0.79%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       21423910      1.26%     90.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       21638909      1.28%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       34274563      2.02%     93.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       10974044      0.65%     94.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       19743652      1.16%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       26229360      1.55%     96.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       53264328      3.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1695438189                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                206627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       872918                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       80762126                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              332764                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.750355                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          679298427                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        108792157                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     363288900                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    308113876                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            4                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       278314                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    109536581                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1013688111                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    570506270                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       800143                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1272334772                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      3239564                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    250285620                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       671474                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    256377047                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     18120927                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads       122596                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         9822                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        11132                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      2513420                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       820042                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         9822                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         1840                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       871078                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1075886665                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1007596016                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.704301                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       757747926                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.594226                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1007833446                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1603095909                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     180832294                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.589746                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.589746                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass           10      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    259056701     20.35%     20.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       156046      0.01%     20.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           11      0.00%     20.36% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd    103590723      8.14%     28.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp           18      0.00%     28.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          648      0.00%     28.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult    123407833      9.69%     38.19% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc     81737140      6.42%     44.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv     19994925      1.57%     46.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc      3178445      0.25%     46.43% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt      2231062      0.18%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           16      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           32      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           36      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc          278      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     46.61% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    570965607     44.85%     91.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    108815396      8.55%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1273134927                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         279191817                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.219295                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu         56415      0.02%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult         1590      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             6      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd       588249      0.21%      0.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.23% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult     80326373     28.77%     29.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc     24781884      8.88%     37.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv     61968656     22.20%     60.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc     16209483      5.81%     65.88% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt     24101987      8.63%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     74.51% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     70947267     25.41%     99.92% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       209907      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    268056649                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   2230793883                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    265017297                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    268661402                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1013355343                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1273134927                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            4                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      7294105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       592749                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     22811786                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1695438189                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.750918                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.454369                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1187512918     70.04%     70.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    192878367     11.38%     81.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    117994866      6.96%     88.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     50533332      2.98%     91.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     82896512      4.89%     96.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     34298130      2.02%     98.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     18516250      1.09%     99.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      7969878      0.47%     99.83% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2837936      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1695438189                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.750826                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses   1284270085                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads   2290698714                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses    742578719                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes    751997628                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     22190439                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     21651150                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    308113876                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    109536581                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    3021745446                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes    330948706                       # number of misc regfile writes
system.switch_cpus_1.numCycles             1695644816                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     683362561                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1394168641                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    165472117                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       65105437                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    696571530                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       783202                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   4018158091                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1016472336                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1407560620                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       110756604                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     65709938                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       671474                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    835481947                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       13391853                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1087076725                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles        60160                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          922                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       398228740                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            7                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups    855572923                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         2637488649                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2029129658                       # The number of ROB writes
system.switch_cpus_1.timesIdled                  2579                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads      849545475                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes     642637167                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     35233781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2168                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     70467563                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2168                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           15149006                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6607869                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13504676                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4963444                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4963444                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15149006                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            94                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     60337539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               60337539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1710100416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1710100416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20112544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20112544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20112544                       # Request fanout histogram
system.membus.reqLayer0.occupancy         70771715500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy       106947957000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1608557436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1608557436000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          26541053                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20042632                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        35303629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8691476                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8691475                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2233                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26538820                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1253                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1253                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    105694645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             105701344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       285824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3114563712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3114849536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        20114713                       # Total snoops (count)
system.tol2bus.snoopTraffic                 422903616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         55348495                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000039                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006258                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               55346327    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2168      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           55348495                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        48670777500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       52846069000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3352494                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst          196                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data     15119883                       # number of demand (read+write) hits
system.l2.demand_hits::total                 15120079                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst          196                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data     15119883                       # number of overall hits
system.l2.overall_hits::total                15120079                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2037                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     20110413                       # number of demand (read+write) misses
system.l2.demand_misses::total               20112450                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2037                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     20110413                       # number of overall misses
system.l2.overall_misses::total              20112450                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    175856000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 1829474320500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1829650176500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    175856000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 1829474320500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1829650176500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst         2233                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     35230296                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             35232529                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst         2233                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     35230296                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            35232529                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.912226                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.570827                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.570849                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.912226                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.570827                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.570849                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 86330.878743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 90971.494245                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90971.024241                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 86330.878743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 90971.494245                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90971.024241                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             6607869                       # number of writebacks
system.l2.writebacks::total                   6607869                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     20110413                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          20112450                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     20110413                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         20112450                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    155486000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 1628370190500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1628525676500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    155486000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 1628370190500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1628525676500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.912226                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.570827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.570849                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.912226                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.570827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.570849                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 76330.878743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80971.494245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80971.024241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 76330.878743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80971.494245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80971.024241                       # average overall mshr miss latency
system.l2.replacements                       20114713                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     13434763                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13434763                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     13434763                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13434763                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2233                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2233                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2233                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2233                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data      3728032                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3728032                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      4963444                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4963444                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data 444961517500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  444961517500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      8691476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8691476                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.571070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.571070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 89647.736028                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89647.736028                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      4963444                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4963444                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data 395327077500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 395327077500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.571070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.571070                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 79647.736028                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79647.736028                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst          196                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                196                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2037                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2037                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    175856000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    175856000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst         2233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2233                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.912226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.912226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 86330.878743                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86330.878743                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2037                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2037                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    155486000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    155486000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.912226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.912226                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 76330.878743                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76330.878743                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data     11391851                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11391851                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data     15146969                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        15146969                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 1384512803000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1384512803000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     26538820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26538820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.570748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.570748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 91405.270784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91405.270784                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data     15146969                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     15146969                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 1233043113000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1233043113000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.570748                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.570748                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 81405.270784                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81405.270784                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data         1159                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1159                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data           94                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              94                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data         1253                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1253                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.075020                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.075020                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data           94                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           94                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data      1800000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1800000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.075020                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.075020                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 19148.936170                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19148.936170                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 65535.983865                       # Cycle average of tags in use
system.l2.tags.total_refs                    71139575                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20181408                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.525006                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.880060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   416.626277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     5.116252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 65107.361277                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.006357                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.993459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1813                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        19850                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        43638                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1147596880                       # Number of tag accesses
system.l2.tags.data_accesses               1147596880                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       130368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   1287066432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1287196800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       130368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        130368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    422903616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       422903616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         2037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     20110413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            20112450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      6607869                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6607869                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst       153768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1518084943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1518238711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst       153768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           153768                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      498811558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            498811558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      498811558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst       153768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1518084943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2017050269                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   6607869.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      2037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  20109917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002924844500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       405464                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       405465                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            43089446                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6216095                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    20112450                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6607869                       # Number of write requests accepted
system.mem_ctrls.readBursts                  20112450                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6607869                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    496                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1279904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1271649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1262069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1261679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1265646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1257481                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1249400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1247422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1236351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1245999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1262951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1238862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1239148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1251352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1264681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1277360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            415777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            413220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            409241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            411246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            415505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            413914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            414766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            414737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            411052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            413435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           418399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           411620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           409112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           410256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           412062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           413502                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 421181393000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               100559770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            798280530500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20941.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39691.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14888197                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 5639999                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              20112450                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6607869                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8088384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6451684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4239102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1332640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  43266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  49797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 198424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 319210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 386314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 411863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 416017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 425646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 427583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 429676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 431442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 433801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 430436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 437453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 436176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 427534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 453920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 408608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6191597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    276.191175                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.502250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   345.833389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3821532     61.72%     61.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       494809      7.99%     69.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       254375      4.11%     73.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       219183      3.54%     77.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       229713      3.71%     81.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       144798      2.34%     83.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       127644      2.06%     85.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       179212      2.89%     88.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       720331     11.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6191597                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       405465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.602195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.399706                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    194.517910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       405169     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047          164      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           63      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287           11      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            7      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335           16      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        405465                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       405464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.296971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.277704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.829276                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           352938     87.05%     87.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6505      1.60%     88.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            30118      7.43%     96.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            11071      2.73%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3862      0.95%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              878      0.22%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               47      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               28      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        405464                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1287165056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               422902016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1287196800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            422903616                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1518.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       498.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1518.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    498.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  847835236000                       # Total gap between requests
system.mem_ctrls.avgGap                      31729.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       130368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   1287034688                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    422902016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 153768.051858332095                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1518047501.287557363510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 498809670.527132391930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         2037                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     20110413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      6607869                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     71449250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 798209081250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20908420778500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     35075.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39691.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3164169.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          22002267000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11694470865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         71519266560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        17223040260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     66926305680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     345982873860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34209805440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       569558029665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        671.789309                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  83437973000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28310620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 736073815000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22205771280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11802639750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         72080085000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17269879320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     66926305680.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     346195207980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34030997760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       570510886770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        672.913197                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  82947541500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28310620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 736564260250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000027921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     74999959                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    104514882                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1179542762                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000027921                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     74999959                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    104514882                       # number of overall hits
system.cpu.icache.overall_hits::total      1179542762                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3620                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           42                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst         2691                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6353                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3620                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           42                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst         2691                       # number of overall misses
system.cpu.icache.overall_misses::total          6353                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3334500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst    211513000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    214847500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3334500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst    211513000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    214847500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000031541                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000001                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    104517573                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1179549115                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000031541                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000001                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    104517573                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1179549115                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000026                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000026                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 79392.857143                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 78600.148644                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 33818.274831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 79392.857143                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 78600.148644                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 33818.274831                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1804                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   106.117647                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5383                       # number of writebacks
system.cpu.icache.writebacks::total              5383                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst          458                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          458                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst          458                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          458                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           42                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst         2233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2275                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           42                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst         2233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2275                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3292500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst    181400000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    184692500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3292500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst    181400000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    184692500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 78392.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 81236.005374                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81183.516484                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 78392.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 81236.005374                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81183.516484                       # average overall mshr miss latency
system.cpu.icache.replacements                   5383                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000027921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     74999959                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    104514882                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1179542762                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3620                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           42                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst         2691                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6353                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3334500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst    211513000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    214847500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000031541                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000001                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    104517573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1179549115                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000026                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 79392.857143                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 78600.148644                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 33818.274831                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst          458                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          458                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           42                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst         2233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2275                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3292500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst    181400000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    184692500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 78392.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 81236.005374                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81183.516484                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.475953                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1179548657                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5895                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          200093.071586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   283.987599                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     5.246716                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   222.241638                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.554663                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.010247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.434066                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4718202355                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4718202355                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    351323069                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     26613518                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    274805173                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        652741760                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    351323247                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     26613518                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    274805190                       # number of overall hits
system.cpu.dcache.overall_hits::total       652741955                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     55256625                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3979173                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data    141307857                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      200543655                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     55256634                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3979173                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data    141307857                       # number of overall misses
system.cpu.dcache.overall_misses::total     200543664                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 156648560000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 7399464419613                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 7556112979613                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 156648560000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 7399464419613                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 7556112979613                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    406579694                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     30592691                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    416113030                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    853285415                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    406579881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     30592691                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    416113047                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    853285619                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.135906                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.130069                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.339590                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.235025                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.135906                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.130069                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.339590                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.235025                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 39367.114725                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 52364.140089                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37678.145338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 39367.114725                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 52364.140089                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37678.143647                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    626947302                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     76817790                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          18202282                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          581774                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.443335                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   132.040603                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     38728625                       # number of writebacks
system.cpu.dcache.writebacks::total          38728625                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data    106076309                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    106076309                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data    106076309                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    106076309                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3979173                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     35231548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     39210721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3979173                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     35231548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     39210721                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 152669387000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 2052914832018                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2205584219018                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 152669387000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 2052914832018                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2205584219018                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.130069                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.084668                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045953                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.130069                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.084668                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045953                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 38367.114725                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 58269.220303                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56249.519590                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 38367.114725                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 58269.220303                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56249.519590                       # average overall mshr miss latency
system.cpu.dcache.replacements               94466846                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    241690985                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     19799362                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    213668508                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       475158855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     35375907                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2836848                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     93727989                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     131940744                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 112288559500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 4858192093000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 4970480652500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    277066892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     22636210                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    307396497                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    607099599                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.127680                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.125323                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.304909                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.217330                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 39582.155794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 51832.885191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37672.067792                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     67189013                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     67189013                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2836848                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     26538976                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     29375824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 109451711500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 1551414827000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1660866538500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.125323                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.086335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048387                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 38582.155794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 58457.976186                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56538.551514                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    109632040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      6814156                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     61136665                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      177582861                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     19880591                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1142325                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data     47579868                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     68602784                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  44360000500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 2541272326613                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2585632327113                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    129512631                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7956481                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    108716533                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    246185645                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.153503                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.143572                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.437651                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.278663                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 38833.082091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 53410.663657                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37689.903767                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data     38887296                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     38887296                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1142325                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      8692572                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      9834897                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  43217675500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 501500005018                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 544717680518                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.143572                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.079956                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039949                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 37833.082091                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 57692.936569                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55386.211011                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          178                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data           17                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           195                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          187                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data           17                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          204                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.048128                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.044118                       # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_hits::.cpu.data           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           44                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          127                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          171                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.742690                       # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          161                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          164                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data        81500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        81500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          168                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.018293                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.023810                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data        81500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        20375                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data        80500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        80500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005952                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data        80500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        80500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.989455                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           747209641                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          94467358                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.909712                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   159.945150                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    82.187474                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   269.856830                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.312393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.160522                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.527064                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          354                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          158                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3507611162                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3507611162                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1608557436000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 502488200500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1106069235500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
