# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../OExp02-IP2SOC.srcs/sources_1/imports/new" \
"../../../../OExp02-IP2SOC.gen/sources_1/ip/RAM_B/sim/RAM_B.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/lab1_src/ALU.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/new/ALU_Ctrl.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/new/CSRRegs.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/new/Datapath.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/new/Immgen.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/new/MainCtrl.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/new/MyScpu.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/new/PC.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/new/RV_int.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/lab1_src/Regs.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/new/ScpuCtrl.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/imports/new/testbench.v" \
"../../../../OExp02-IP2SOC.srcs/sim_1/imports/new/testbench_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
