#cell1 ndrvp_fp CMOS schematic 23552 v7r5.6
# 23-Aug-93 12:58 23-Aug-93 12:58 dea9243 * .icn nChannelTransistor .sc
# nChannelTransistor .icn pChannelTransistor .sc pChannelTransistor .
V 4
 $H 2 10000 "Asheet" 1 ""; $B "Asheet" 1100 800; $D 2; D
"pChannelTransistor" "pChannelTransistor" 3 "gate" 0 0 1 "source" 30
20 2 "drain" 30 -20 3 3 "chwidth" 1 "chlength" 2 "gateCapacitance" 3;
D "nChannelTransistor" "nChannelTransistor" 3 "gate" 0 0 1 "source" 30
-20 2 "drain" 30 20 3 3 "chwidth" 1 "chlength" 2 "gateCapacitance" 3;
$N 7 "O" "I" "VSS" "VDD" "BULK" "" ""; $C 4; C 2 1 1; C 1 1 2; C 4
1 3; C 3 1 4; $J 12; J 1 "u2" 3 1 1 6 2 1 4 3 1 7 2 1 0 "21" 2 0
"1"; J 1 "u3" 3 1 1 7 2 1 4 3 1 1 2 1 0 "20" 2 0 "1"; J 1 "u4" 3 1 1
7 2 1 4 3 1 1 2 1 0 "20" 2 0 "1"; J 1 "u5" 3 1 1 7 2 1 4 3 1 1 2 1 0
"20" 2 0 "1"; J 1 "u6" 3 1 1 7 2 1 4 3 1 1 2 1 0 "20" 2 0 "1"; J 2
"u9" 3 3 1 6 2 1 3 1 1 2 2 1 0 "6" 2 0 "1"; J 1 "u8" 3 1 1 2 2 1 4 3
1 6 2 1 0 "12" 2 0 "1"; J 2 "u14" 3 1 1 7 2 1 3 3 1 1 2 1 0 "10" 2 0
"1"; J 2 "u10" 3 1 1 6 2 1 3 3 1 7 2 1 0 "11" 2 0 "1"; J 2 "u11" 3 1
1 7 2 1 3 3 1 1 2 1 0 "10" 2 0 "1"; J 2 "u12" 3 1 1 7 2 1 3 3 1 1 2 1
0 "10" 2 0 "1"; J 2 "u13" 3 1 1 7 2 1 3 3 1 1 2 1 0 "10" 2 0 "1"; $I
12; I 1 "u2" "@" 260 630 0 22 2 1 0 "21" 2 0 "1"; I 1 "u3" "@" 380
630 0 22 2 1 0 "20" 2 0 "1"; I 1 "u4" "@" 500 630 0 22 2 1 0 "20" 2 0
"1"; I 1 "u5" "@" 610 630 0 22 2 1 0 "20" 2 0 "1"; I 1 "u6" "@" 730
630 0 22 2 1 0 "20" 2 0 "1"; I 2 "u9" "@" 150 440 0 22 2 1 0 "6" 2 0
"1"; I 1 "u8" "@" 150 630 0 22 2 1 0 "12" 2 0 "1"; I 2 "u14" "@" 730
440 0 22 2 1 0 "10" 2 0 "1"; I 2 "u10" "@" 260 440 0 22 2 1 0 "11" 2
0 "1"; I 2 "u11" "@" 380 440 0 22 2 1 0 "10" 2 0 "1"; I 2 "u12" "@"
500 440 0 22 2 1 0 "10" 2 0 "1"; I 2 "u13" "@" 610 440 0 22 2 1 0
"10" 2 0 "1"; $E 57; E 20400002 260 630 1 1 1; E 20400002 290 650 1
1 2; E 20400002 290 610 1 1 3; E 20400002 380 630 1 2 1; E 20400002
410 650 1 2 2; E 20400002 410 610 1 2 3; E 20400002 500 630 1 3 1;
E 20400002 530 650 1 3 2; E 20400002 530 610 1 3 3; E 20400002 610
630 1 4 1; E 20400002 640 650 1 4 2; E 20400002 640 610 1 4 3; E
20400002 730 630 1 5 1; E 20400002 760 650 1 5 2; E 20400002 760 610
1 5 3; E 20000002 760 520 0; E 20000002 530 520 0; E 20200002 860
520 + 860 525 "o" 1 LB H 0 + 860 505 "o" 1 LB H 0 2 0; E 20400002 150
630 1 7 1; E 20400002 180 650 1 7 2; E 20400002 180 610 1 7 3; E
20000002 410 520 0; E 20000002 360 440 0; E 20000002 640 520 0; E
20400002 260 440 1 9 1; E 20400002 290 420 1 9 2; E 20400002 290 460
1 9 3; E 20400002 380 440 1 10 1; E 20400002 410 420 1 10 2; E
20400002 410 460 1 10 3; E 20400002 500 440 1 11 1; E 20400002 530
420 1 11 2; E 20400002 530 460 1 11 3; E 20400002 610 440 1 12 1; E
20400002 640 420 1 12 2; E 20400002 640 460 1 12 3; E 20400002 730
440 1 8 1; E 20400002 760 420 1 8 2; E 20400002 760 460 1 8 3; E
20400002 180 460 1 6 3; E 20400002 180 420 1 6 2; E 20400002 150 440
1 6 1; E 20000002 180 520 0; E 20000002 240 520 0; E 20000002 360
630 0; E 20000002 360 520 0; E 20000002 290 520 0; E 20000002 240
630 0; E 20000002 240 440 0; E 20000002 130 630 0; E 20000002 130
440 0; E 20000002 130 520 0; E 20200002 50 520 + 50 525 "i" 1 LB H 0
+ 50 505 "i" 1 LB H 0 1 0; E 20000002 440 420 0; E 20200002 440 340
+ 440 345 "vss" 1 LB H 0 + 440 325 "vss" 1 LB H 0 4 0; E 20000002 440
650 0; E 20200002 440 720 + 440 725 "vdd" 1 LB H 0 + 440 705 "vdd" 1
LB H 0 3 0; $S 51; S 43 44 2; S 43 21 2; S 40 43 2; S 33 17 2; S
17 9 2; S 36 24 2; S 24 12 2; S 17 24 2; S 22 6 2; S 22 17 2; S
20 2 2; S 2 5 2; S 55 54 2; S 8 11 2; S 11 14 2; S 24 16 2; S 41
26 2; S 26 29 2; S 53 52 2; S 32 35 2; S 35 38 2; S 39 16 2; S
27 47 2; S 47 3 2; S 47 46 2; S 46 45 2; S 45 4 2; S 23 46 2; S
23 28 2; S 28 31 2; S 31 34 2; S 34 37 2; S 16 15 2; S 4 7 2; S
7 10 2; S 10 13 2; S 16 18 2; S 30 22 2; S 49 25 2; S 48 1 2; S
49 44 2; S 44 48 2; S 50 19 2; S 51 42 2; S 51 52 2; S 52 50 2;
S 29 54 2; S 54 32 2; S 5 56 2; S 56 8 2; S 56 57 2; $Z;
