Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Sep 15 19:16:02 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 13 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   btn<1>_IBUF
   btn<2>_IBUF
   btn<3>_IBUF
   btn<4>_IBUF
   keyboardctrl/Mram_fifo1_RAMD_D1_O
   sw<0>_IBUF
   sw<1>_IBUF
   sw<2>_IBUF
   sw<3>_IBUF
   sw<4>_IBUF
   sw<5>_IBUF
   sw<6>_IBUF
   sw<7>_IBUF


