# Hardware Realization of Multi-Program Placement Rectangle Filling
 This project implements a hardware realization of multi-program placement in a 128*128 array with a rectangle filling approach. This design attains a clock frequency of 5.26 GHz and energy of 0.431 pJ per operation
