!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
1	../libchip/cmsis/CMSIS_Core.htm	/^<h2><a name="1"><\/a>About<\/h2>$/;"	a
2	../libchip/cmsis/CMSIS_Core.htm	/^<h2><a name="2"><\/a>Coding Rules and Conventions<\/h2>$/;"	a
3	../libchip/cmsis/CMSIS_Core.htm	/^<h2><a name="3"><\/a>CMSIS Files<\/h2>$/;"	a
4	../libchip/cmsis/CMSIS_Core.htm	/^<h3><a name="4"><\/a>system_<em>device<\/em>.c<\/h3>$/;"	a
5	../libchip/cmsis/CMSIS_Core.htm	/^<h2><a name="5"><\/a>CMSIS Example<\/h2>$/;"	a
ACC	../libchip/include/SAM3S.h	7427;"	d
ACC_ACR	../libchip/include/SAM3S.h	/^  RwReg ACC_ACR;       \/**< \\brief (Acc Offset: 0x94) Analog Control Register *\/$/;"	m	struct:__anon7
ACC_ACR_HYST	../libchip/include/SAM3S.h	220;"	d
ACC_ACR_HYST_Msk	../libchip/include/SAM3S.h	219;"	d
ACC_ACR_HYST_Pos	../libchip/include/SAM3S.h	218;"	d
ACC_ACR_ISEL	../libchip/include/SAM3S.h	215;"	d
ACC_ACR_ISEL_HISP	../libchip/include/SAM3S.h	217;"	d
ACC_ACR_ISEL_LOPW	../libchip/include/SAM3S.h	216;"	d
ACC_CR	../libchip/include/SAM3S.h	/^  WoReg ACC_CR;        \/**< \\brief (Acc Offset: 0x00) Control Register *\/$/;"	m	struct:__anon7
ACC_CR_SWRST	../libchip/include/SAM3S.h	165;"	d
ACC_CfgAnalogCtrlReg	../libchip/include/acc.h	125;"	d
ACC_CfgExtModeReg	../libchip/include/acc.h	130;"	d
ACC_CfgModeReg	../libchip/include/acc.h	85;"	d
ACC_Configure	../libchip/source/acc.c	/^extern void ACC_Configure( Acc *pAcc, uint8_t idAcc, uint8_t ucSelplus, uint8_t ucSelminus,$/;"	f
ACC_DisableChannel	../libchip/include/acc.h	100;"	d
ACC_DisableIt	../libchip/include/acc.h	110;"	d
ACC_EnableChannel	../libchip/include/acc.h	95;"	d
ACC_EnableDataReadyIt	../libchip/include/acc.h	115;"	d
ACC_EnableIt	../libchip/include/acc.h	105;"	d
ACC_GetAnalogCtrlReg	../libchip/include/acc.h	135;"	d
ACC_GetChannelStatus	../libchip/include/acc.h	119;"	d
ACC_GetComparisionResult	../libchip/source/acc.c	/^extern uint32_t ACC_GetComparisionResult( Acc *pAcc, uint32_t dwStatus )$/;"	f
ACC_GetInterruptMaskStatus	../libchip/include/acc.h	121;"	d
ACC_GetLastConvertedData	../libchip/include/acc.h	123;"	d
ACC_GetModeReg	../libchip/include/acc.h	89;"	d
ACC_GetStatus	../libchip/include/acc.h	117;"	d
ACC_IDR	../libchip/include/SAM3S.h	/^  WoReg ACC_IDR;       \/**< \\brief (Acc Offset: 0x28) Interrupt Disable Register *\/$/;"	m	struct:__anon7
ACC_IDR_CE	../libchip/include/SAM3S.h	207;"	d
ACC_IER	../libchip/include/SAM3S.h	/^  WoReg ACC_IER;       \/**< \\brief (Acc Offset: 0x24) Interrupt Enable Register *\/$/;"	m	struct:__anon7
ACC_IER_CE	../libchip/include/SAM3S.h	205;"	d
ACC_IMR	../libchip/include/SAM3S.h	/^  RoReg ACC_IMR;       \/**< \\brief (Acc Offset: 0x2C) Interrupt Mask Register *\/$/;"	m	struct:__anon7
ACC_IMR_CE	../libchip/include/SAM3S.h	209;"	d
ACC_IRQn	../libchip/include/SAM3S.h	/^  ACC_IRQn             = 33, \/**< 33 SAM3S Analog Comparator (ACC) *\/$/;"	e	enum:IRQn
ACC_ISR	../libchip/include/SAM3S.h	/^  RoReg ACC_ISR;       \/**< \\brief (Acc Offset: 0x30) Interrupt Status Register *\/$/;"	m	struct:__anon7
ACC_ISR_CE	../libchip/include/SAM3S.h	211;"	d
ACC_ISR_MASK	../libchip/include/SAM3S.h	213;"	d
ACC_ISR_SCO	../libchip/include/SAM3S.h	212;"	d
ACC_IrqHandler	../libchip/source/exceptions.c	/^WEAK void ACC_IrqHandler( void )$/;"	f
ACC_MR	../libchip/include/SAM3S.h	/^  RwReg ACC_MR;        \/**< \\brief (Acc Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon7
ACC_MR_ACEN	../libchip/include/SAM3S.h	187;"	d
ACC_MR_ACEN_DIS	../libchip/include/SAM3S.h	188;"	d
ACC_MR_ACEN_EN	../libchip/include/SAM3S.h	189;"	d
ACC_MR_EDGETYP_ANY	../libchip/include/SAM3S.h	194;"	d
ACC_MR_EDGETYP_FALLING	../libchip/include/SAM3S.h	193;"	d
ACC_MR_EDGETYP_Msk	../libchip/include/SAM3S.h	191;"	d
ACC_MR_EDGETYP_Pos	../libchip/include/SAM3S.h	190;"	d
ACC_MR_EDGETYP_RISING	../libchip/include/SAM3S.h	192;"	d
ACC_MR_FE	../libchip/include/SAM3S.h	201;"	d
ACC_MR_FE_DIS	../libchip/include/SAM3S.h	202;"	d
ACC_MR_FE_EN	../libchip/include/SAM3S.h	203;"	d
ACC_MR_INV	../libchip/include/SAM3S.h	195;"	d
ACC_MR_INV_DIS	../libchip/include/SAM3S.h	196;"	d
ACC_MR_INV_EN	../libchip/include/SAM3S.h	197;"	d
ACC_MR_SELFS	../libchip/include/SAM3S.h	198;"	d
ACC_MR_SELFS_CF	../libchip/include/SAM3S.h	199;"	d
ACC_MR_SELFS_OUTPUT	../libchip/include/SAM3S.h	200;"	d
ACC_MR_SELMINUS_AD0	../libchip/include/SAM3S.h	173;"	d
ACC_MR_SELMINUS_AD1	../libchip/include/SAM3S.h	174;"	d
ACC_MR_SELMINUS_AD2	../libchip/include/SAM3S.h	175;"	d
ACC_MR_SELMINUS_AD3	../libchip/include/SAM3S.h	176;"	d
ACC_MR_SELMINUS_ADVREF	../libchip/include/SAM3S.h	170;"	d
ACC_MR_SELMINUS_DAC0	../libchip/include/SAM3S.h	171;"	d
ACC_MR_SELMINUS_DAC1	../libchip/include/SAM3S.h	172;"	d
ACC_MR_SELMINUS_Msk	../libchip/include/SAM3S.h	168;"	d
ACC_MR_SELMINUS_Pos	../libchip/include/SAM3S.h	167;"	d
ACC_MR_SELMINUS_TS	../libchip/include/SAM3S.h	169;"	d
ACC_MR_SELPLUS_AD0	../libchip/include/SAM3S.h	179;"	d
ACC_MR_SELPLUS_AD1	../libchip/include/SAM3S.h	180;"	d
ACC_MR_SELPLUS_AD2	../libchip/include/SAM3S.h	181;"	d
ACC_MR_SELPLUS_AD3	../libchip/include/SAM3S.h	182;"	d
ACC_MR_SELPLUS_AD4	../libchip/include/SAM3S.h	183;"	d
ACC_MR_SELPLUS_AD5	../libchip/include/SAM3S.h	184;"	d
ACC_MR_SELPLUS_AD6	../libchip/include/SAM3S.h	185;"	d
ACC_MR_SELPLUS_AD7	../libchip/include/SAM3S.h	186;"	d
ACC_MR_SELPLUS_Msk	../libchip/include/SAM3S.h	178;"	d
ACC_MR_SELPLUS_Pos	../libchip/include/SAM3S.h	177;"	d
ACC_SELMINUS_AD12B0	../libchip/include/acc.h	73;"	d
ACC_SELMINUS_AD12B1	../libchip/include/acc.h	74;"	d
ACC_SELMINUS_AD12B2	../libchip/include/acc.h	75;"	d
ACC_SELMINUS_AD12B3	../libchip/include/acc.h	76;"	d
ACC_SELMINUS_ADVREF	../libchip/include/acc.h	70;"	d
ACC_SELMINUS_DAC0	../libchip/include/acc.h	71;"	d
ACC_SELMINUS_DAC1	../libchip/include/acc.h	72;"	d
ACC_SELMINUS_TS	../libchip/include/acc.h	69;"	d
ACC_SELPLUS_AD12B0	../libchip/include/acc.h	61;"	d
ACC_SELPLUS_AD12B1	../libchip/include/acc.h	62;"	d
ACC_SELPLUS_AD12B2	../libchip/include/acc.h	63;"	d
ACC_SELPLUS_AD12B3	../libchip/include/acc.h	64;"	d
ACC_SELPLUS_AD12B4	../libchip/include/acc.h	65;"	d
ACC_SELPLUS_AD12B5	../libchip/include/acc.h	66;"	d
ACC_SELPLUS_AD12B6	../libchip/include/acc.h	67;"	d
ACC_SELPLUS_AD12B7	../libchip/include/acc.h	68;"	d
ACC_SetComparisionPair	../libchip/source/acc.c	/^extern void ACC_SetComparisionPair( Acc *pAcc, uint8_t ucSelplus, uint8_t ucSelminus )$/;"	f
ACC_SoftReset	../libchip/include/acc.h	93;"	d
ACC_StartConversion	../libchip/include/acc.h	91;"	d
ACC_WPMR	../libchip/include/SAM3S.h	/^  RwReg ACC_WPMR;      \/**< \\brief (Acc Offset: 0xE4) Write Protect Mode Register *\/$/;"	m	struct:__anon7
ACC_WPMR_WPEN	../libchip/include/SAM3S.h	222;"	d
ACC_WPMR_WPKEY	../libchip/include/SAM3S.h	225;"	d
ACC_WPMR_WPKEY_Msk	../libchip/include/SAM3S.h	224;"	d
ACC_WPMR_WPKEY_Pos	../libchip/include/SAM3S.h	223;"	d
ACC_WPSR	../libchip/include/SAM3S.h	/^  RoReg ACC_WPSR;      \/**< \\brief (Acc Offset: 0xE8) Write Protect Status Register *\/$/;"	m	struct:__anon7
ACC_WPSR_WPROTERR	../libchip/include/SAM3S.h	227;"	d
ACTLR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t ACTLR;                        \/*!< Offset: 0x08  Auxiliary Control Register      *\/$/;"	m	struct:__anon44
ADC	../libchip/include/SAM3S.h	7423;"	d
ADC_ACR	../libchip/include/SAM3S.h	/^  RwReg ADC_ACR;       \/**< \\brief (Adc Offset: 0x94) Analog Control Register *\/$/;"	m	struct:__anon8
ADC_ACR_IBCTL	../libchip/include/SAM3S.h	660;"	d
ADC_ACR_IBCTL_Msk	../libchip/include/SAM3S.h	659;"	d
ADC_ACR_IBCTL_Pos	../libchip/include/SAM3S.h	658;"	d
ADC_ACR_TSON	../libchip/include/SAM3S.h	657;"	d
ADC_CDR	../libchip/include/SAM3S.h	/^  RoReg ADC_CDR[16];   \/**< \\brief (Adc Offset: 0x50) Channel Data Register *\/$/;"	m	struct:__anon8
ADC_CDR_DATA_Msk	../libchip/include/SAM3S.h	655;"	d
ADC_CDR_DATA_Pos	../libchip/include/SAM3S.h	654;"	d
ADC_CGR	../libchip/include/SAM3S.h	/^  RwReg ADC_CGR;       \/**< \\brief (Adc Offset: 0x48) Channel Gain Register *\/$/;"	m	struct:__anon8
ADC_CGR_GAIN0	../libchip/include/SAM3S.h	574;"	d
ADC_CGR_GAIN0_Msk	../libchip/include/SAM3S.h	573;"	d
ADC_CGR_GAIN0_Pos	../libchip/include/SAM3S.h	572;"	d
ADC_CGR_GAIN1	../libchip/include/SAM3S.h	577;"	d
ADC_CGR_GAIN10	../libchip/include/SAM3S.h	604;"	d
ADC_CGR_GAIN10_Msk	../libchip/include/SAM3S.h	603;"	d
ADC_CGR_GAIN10_Pos	../libchip/include/SAM3S.h	602;"	d
ADC_CGR_GAIN11	../libchip/include/SAM3S.h	607;"	d
ADC_CGR_GAIN11_Msk	../libchip/include/SAM3S.h	606;"	d
ADC_CGR_GAIN11_Pos	../libchip/include/SAM3S.h	605;"	d
ADC_CGR_GAIN12	../libchip/include/SAM3S.h	610;"	d
ADC_CGR_GAIN12_Msk	../libchip/include/SAM3S.h	609;"	d
ADC_CGR_GAIN12_Pos	../libchip/include/SAM3S.h	608;"	d
ADC_CGR_GAIN13	../libchip/include/SAM3S.h	613;"	d
ADC_CGR_GAIN13_Msk	../libchip/include/SAM3S.h	612;"	d
ADC_CGR_GAIN13_Pos	../libchip/include/SAM3S.h	611;"	d
ADC_CGR_GAIN14	../libchip/include/SAM3S.h	616;"	d
ADC_CGR_GAIN14_Msk	../libchip/include/SAM3S.h	615;"	d
ADC_CGR_GAIN14_Pos	../libchip/include/SAM3S.h	614;"	d
ADC_CGR_GAIN15	../libchip/include/SAM3S.h	619;"	d
ADC_CGR_GAIN15_Msk	../libchip/include/SAM3S.h	618;"	d
ADC_CGR_GAIN15_Pos	../libchip/include/SAM3S.h	617;"	d
ADC_CGR_GAIN1_Msk	../libchip/include/SAM3S.h	576;"	d
ADC_CGR_GAIN1_Pos	../libchip/include/SAM3S.h	575;"	d
ADC_CGR_GAIN2	../libchip/include/SAM3S.h	580;"	d
ADC_CGR_GAIN2_Msk	../libchip/include/SAM3S.h	579;"	d
ADC_CGR_GAIN2_Pos	../libchip/include/SAM3S.h	578;"	d
ADC_CGR_GAIN3	../libchip/include/SAM3S.h	583;"	d
ADC_CGR_GAIN3_Msk	../libchip/include/SAM3S.h	582;"	d
ADC_CGR_GAIN3_Pos	../libchip/include/SAM3S.h	581;"	d
ADC_CGR_GAIN4	../libchip/include/SAM3S.h	586;"	d
ADC_CGR_GAIN4_Msk	../libchip/include/SAM3S.h	585;"	d
ADC_CGR_GAIN4_Pos	../libchip/include/SAM3S.h	584;"	d
ADC_CGR_GAIN5	../libchip/include/SAM3S.h	589;"	d
ADC_CGR_GAIN5_Msk	../libchip/include/SAM3S.h	588;"	d
ADC_CGR_GAIN5_Pos	../libchip/include/SAM3S.h	587;"	d
ADC_CGR_GAIN6	../libchip/include/SAM3S.h	592;"	d
ADC_CGR_GAIN6_Msk	../libchip/include/SAM3S.h	591;"	d
ADC_CGR_GAIN6_Pos	../libchip/include/SAM3S.h	590;"	d
ADC_CGR_GAIN7	../libchip/include/SAM3S.h	595;"	d
ADC_CGR_GAIN7_Msk	../libchip/include/SAM3S.h	594;"	d
ADC_CGR_GAIN7_Pos	../libchip/include/SAM3S.h	593;"	d
ADC_CGR_GAIN8	../libchip/include/SAM3S.h	598;"	d
ADC_CGR_GAIN8_Msk	../libchip/include/SAM3S.h	597;"	d
ADC_CGR_GAIN8_Pos	../libchip/include/SAM3S.h	596;"	d
ADC_CGR_GAIN9	../libchip/include/SAM3S.h	601;"	d
ADC_CGR_GAIN9_Msk	../libchip/include/SAM3S.h	600;"	d
ADC_CGR_GAIN9_Pos	../libchip/include/SAM3S.h	599;"	d
ADC_CHANNEL_0	../libchip/include/adc.h	68;"	d
ADC_CHANNEL_1	../libchip/include/adc.h	69;"	d
ADC_CHANNEL_10	../libchip/include/adc.h	78;"	d
ADC_CHANNEL_11	../libchip/include/adc.h	79;"	d
ADC_CHANNEL_12	../libchip/include/adc.h	80;"	d
ADC_CHANNEL_13	../libchip/include/adc.h	81;"	d
ADC_CHANNEL_14	../libchip/include/adc.h	82;"	d
ADC_CHANNEL_15	../libchip/include/adc.h	83;"	d
ADC_CHANNEL_2	../libchip/include/adc.h	70;"	d
ADC_CHANNEL_3	../libchip/include/adc.h	71;"	d
ADC_CHANNEL_4	../libchip/include/adc.h	72;"	d
ADC_CHANNEL_5	../libchip/include/adc.h	73;"	d
ADC_CHANNEL_6	../libchip/include/adc.h	74;"	d
ADC_CHANNEL_7	../libchip/include/adc.h	75;"	d
ADC_CHANNEL_8	../libchip/include/adc.h	76;"	d
ADC_CHANNEL_9	../libchip/include/adc.h	77;"	d
ADC_CHDR	../libchip/include/SAM3S.h	/^  WoReg ADC_CHDR;      \/**< \\brief (Adc Offset: 0x14) Channel Disable Register *\/$/;"	m	struct:__anon8
ADC_CHDR_CH0	../libchip/include/SAM3S.h	409;"	d
ADC_CHDR_CH1	../libchip/include/SAM3S.h	410;"	d
ADC_CHDR_CH10	../libchip/include/SAM3S.h	419;"	d
ADC_CHDR_CH11	../libchip/include/SAM3S.h	420;"	d
ADC_CHDR_CH12	../libchip/include/SAM3S.h	421;"	d
ADC_CHDR_CH13	../libchip/include/SAM3S.h	422;"	d
ADC_CHDR_CH14	../libchip/include/SAM3S.h	423;"	d
ADC_CHDR_CH15	../libchip/include/SAM3S.h	424;"	d
ADC_CHDR_CH2	../libchip/include/SAM3S.h	411;"	d
ADC_CHDR_CH3	../libchip/include/SAM3S.h	412;"	d
ADC_CHDR_CH4	../libchip/include/SAM3S.h	413;"	d
ADC_CHDR_CH5	../libchip/include/SAM3S.h	414;"	d
ADC_CHDR_CH6	../libchip/include/SAM3S.h	415;"	d
ADC_CHDR_CH7	../libchip/include/SAM3S.h	416;"	d
ADC_CHDR_CH8	../libchip/include/SAM3S.h	417;"	d
ADC_CHDR_CH9	../libchip/include/SAM3S.h	418;"	d
ADC_CHER	../libchip/include/SAM3S.h	/^  WoReg ADC_CHER;      \/**< \\brief (Adc Offset: 0x10) Channel Enable Register *\/$/;"	m	struct:__anon8
ADC_CHER_CH0	../libchip/include/SAM3S.h	392;"	d
ADC_CHER_CH1	../libchip/include/SAM3S.h	393;"	d
ADC_CHER_CH10	../libchip/include/SAM3S.h	402;"	d
ADC_CHER_CH11	../libchip/include/SAM3S.h	403;"	d
ADC_CHER_CH12	../libchip/include/SAM3S.h	404;"	d
ADC_CHER_CH13	../libchip/include/SAM3S.h	405;"	d
ADC_CHER_CH14	../libchip/include/SAM3S.h	406;"	d
ADC_CHER_CH15	../libchip/include/SAM3S.h	407;"	d
ADC_CHER_CH2	../libchip/include/SAM3S.h	394;"	d
ADC_CHER_CH3	../libchip/include/SAM3S.h	395;"	d
ADC_CHER_CH4	../libchip/include/SAM3S.h	396;"	d
ADC_CHER_CH5	../libchip/include/SAM3S.h	397;"	d
ADC_CHER_CH6	../libchip/include/SAM3S.h	398;"	d
ADC_CHER_CH7	../libchip/include/SAM3S.h	399;"	d
ADC_CHER_CH8	../libchip/include/SAM3S.h	400;"	d
ADC_CHER_CH9	../libchip/include/SAM3S.h	401;"	d
ADC_CHSR	../libchip/include/SAM3S.h	/^  RoReg ADC_CHSR;      \/**< \\brief (Adc Offset: 0x18) Channel Status Register *\/$/;"	m	struct:__anon8
ADC_CHSR_CH0	../libchip/include/SAM3S.h	426;"	d
ADC_CHSR_CH1	../libchip/include/SAM3S.h	427;"	d
ADC_CHSR_CH10	../libchip/include/SAM3S.h	436;"	d
ADC_CHSR_CH11	../libchip/include/SAM3S.h	437;"	d
ADC_CHSR_CH12	../libchip/include/SAM3S.h	438;"	d
ADC_CHSR_CH13	../libchip/include/SAM3S.h	439;"	d
ADC_CHSR_CH14	../libchip/include/SAM3S.h	440;"	d
ADC_CHSR_CH15	../libchip/include/SAM3S.h	441;"	d
ADC_CHSR_CH2	../libchip/include/SAM3S.h	428;"	d
ADC_CHSR_CH3	../libchip/include/SAM3S.h	429;"	d
ADC_CHSR_CH4	../libchip/include/SAM3S.h	430;"	d
ADC_CHSR_CH5	../libchip/include/SAM3S.h	431;"	d
ADC_CHSR_CH6	../libchip/include/SAM3S.h	432;"	d
ADC_CHSR_CH7	../libchip/include/SAM3S.h	433;"	d
ADC_CHSR_CH8	../libchip/include/SAM3S.h	434;"	d
ADC_CHSR_CH9	../libchip/include/SAM3S.h	435;"	d
ADC_COR	../libchip/include/SAM3S.h	/^  RwReg ADC_COR;       \/**< \\brief (Adc Offset: 0x4C) Channel Offset Register *\/$/;"	m	struct:__anon8
ADC_COR_DIFF0	../libchip/include/SAM3S.h	637;"	d
ADC_COR_DIFF1	../libchip/include/SAM3S.h	638;"	d
ADC_COR_DIFF10	../libchip/include/SAM3S.h	647;"	d
ADC_COR_DIFF11	../libchip/include/SAM3S.h	648;"	d
ADC_COR_DIFF12	../libchip/include/SAM3S.h	649;"	d
ADC_COR_DIFF13	../libchip/include/SAM3S.h	650;"	d
ADC_COR_DIFF14	../libchip/include/SAM3S.h	651;"	d
ADC_COR_DIFF15	../libchip/include/SAM3S.h	652;"	d
ADC_COR_DIFF2	../libchip/include/SAM3S.h	639;"	d
ADC_COR_DIFF3	../libchip/include/SAM3S.h	640;"	d
ADC_COR_DIFF4	../libchip/include/SAM3S.h	641;"	d
ADC_COR_DIFF5	../libchip/include/SAM3S.h	642;"	d
ADC_COR_DIFF6	../libchip/include/SAM3S.h	643;"	d
ADC_COR_DIFF7	../libchip/include/SAM3S.h	644;"	d
ADC_COR_DIFF8	../libchip/include/SAM3S.h	645;"	d
ADC_COR_DIFF9	../libchip/include/SAM3S.h	646;"	d
ADC_COR_OFF0	../libchip/include/SAM3S.h	621;"	d
ADC_COR_OFF1	../libchip/include/SAM3S.h	622;"	d
ADC_COR_OFF10	../libchip/include/SAM3S.h	631;"	d
ADC_COR_OFF11	../libchip/include/SAM3S.h	632;"	d
ADC_COR_OFF12	../libchip/include/SAM3S.h	633;"	d
ADC_COR_OFF13	../libchip/include/SAM3S.h	634;"	d
ADC_COR_OFF14	../libchip/include/SAM3S.h	635;"	d
ADC_COR_OFF15	../libchip/include/SAM3S.h	636;"	d
ADC_COR_OFF2	../libchip/include/SAM3S.h	623;"	d
ADC_COR_OFF3	../libchip/include/SAM3S.h	624;"	d
ADC_COR_OFF4	../libchip/include/SAM3S.h	625;"	d
ADC_COR_OFF5	../libchip/include/SAM3S.h	626;"	d
ADC_COR_OFF6	../libchip/include/SAM3S.h	627;"	d
ADC_COR_OFF7	../libchip/include/SAM3S.h	628;"	d
ADC_COR_OFF8	../libchip/include/SAM3S.h	629;"	d
ADC_COR_OFF9	../libchip/include/SAM3S.h	630;"	d
ADC_CR	../libchip/include/SAM3S.h	/^  WoReg ADC_CR;        \/**< \\brief (Adc Offset: 0x00) Control Register *\/$/;"	m	struct:__anon8
ADC_CR_START	../libchip/include/SAM3S.h	280;"	d
ADC_CR_SWRST	../libchip/include/SAM3S.h	279;"	d
ADC_CWR	../libchip/include/SAM3S.h	/^  RwReg ADC_CWR;       \/**< \\brief (Adc Offset: 0x44) Compare Window Register *\/$/;"	m	struct:__anon8
ADC_CWR_HIGHTHRES	../libchip/include/SAM3S.h	570;"	d
ADC_CWR_HIGHTHRES_Msk	../libchip/include/SAM3S.h	569;"	d
ADC_CWR_HIGHTHRES_Pos	../libchip/include/SAM3S.h	568;"	d
ADC_CWR_LOWTHRES	../libchip/include/SAM3S.h	567;"	d
ADC_CWR_LOWTHRES_Msk	../libchip/include/SAM3S.h	566;"	d
ADC_CWR_LOWTHRES_Pos	../libchip/include/SAM3S.h	565;"	d
ADC_CfgChannelMode	../libchip/source/adc.c	/^extern void ADC_CfgChannelMode( Adc* pAdc, uint32_t useq, uint32_t anach )$/;"	f
ADC_CfgLowRes	../libchip/source/adc.c	/^extern void ADC_CfgLowRes( Adc* pAdc, uint32_t resolution )$/;"	f
ADC_CfgPowerSave	../libchip/source/adc.c	/^extern void ADC_CfgPowerSave( Adc* pAdc, uint32_t sleep, uint32_t fwup )$/;"	f
ADC_CfgTiming	../libchip/source/adc.c	/^extern void ADC_CfgTiming( Adc* pAdc, uint32_t tracking, uint32_t settling, uint32_t transfer )$/;"	f
ADC_CfgTrigering	../libchip/source/adc.c	/^extern void ADC_CfgTrigering( Adc* pAdc, uint32_t trgEn, uint32_t trgSel, uint32_t freeRun )$/;"	f
ADC_DisableChannel	../libchip/include/adc.h	103;"	d
ADC_DisableIt	../libchip/include/adc.h	112;"	d
ADC_EMR	../libchip/include/SAM3S.h	/^  RwReg ADC_EMR;       \/**< \\brief (Adc Offset: 0x40) Extended Mode Register *\/$/;"	m	struct:__anon8
ADC_EMR_CMPALL	../libchip/include/SAM3S.h	562;"	d
ADC_EMR_CMPMODE_HIGH	../libchip/include/SAM3S.h	556;"	d
ADC_EMR_CMPMODE_IN	../libchip/include/SAM3S.h	557;"	d
ADC_EMR_CMPMODE_LOW	../libchip/include/SAM3S.h	555;"	d
ADC_EMR_CMPMODE_Msk	../libchip/include/SAM3S.h	554;"	d
ADC_EMR_CMPMODE_OUT	../libchip/include/SAM3S.h	558;"	d
ADC_EMR_CMPMODE_Pos	../libchip/include/SAM3S.h	553;"	d
ADC_EMR_CMPSEL	../libchip/include/SAM3S.h	561;"	d
ADC_EMR_CMPSEL_Msk	../libchip/include/SAM3S.h	560;"	d
ADC_EMR_CMPSEL_Pos	../libchip/include/SAM3S.h	559;"	d
ADC_EMR_TAG	../libchip/include/SAM3S.h	563;"	d
ADC_EnableChannel	../libchip/include/adc.h	98;"	d
ADC_EnableDataReadyIt	../libchip/include/adc.h	120;"	d
ADC_EnableIt	../libchip/include/adc.h	108;"	d
ADC_EnableTS	../libchip/include/adc.h	116;"	d
ADC_FREQ_MAX	../libchip/include/adc.h	62;"	d
ADC_FREQ_MIN	../libchip/include/adc.h	63;"	d
ADC_GetChannelStatus	../libchip/include/adc.h	126;"	d
ADC_GetCompareMode	../libchip/include/adc.h	124;"	d
ADC_GetConvertedData	../libchip/source/adc.c	/^extern uint32_t ADC_GetConvertedData( Adc* pAdc, uint32_t dwChannel )$/;"	f
ADC_GetInterruptMaskStatus	../libchip/include/adc.h	128;"	d
ADC_GetLastConvertedData	../libchip/include/adc.h	130;"	d
ADC_GetModeReg	../libchip/include/adc.h	93;"	d
ADC_GetStatus	../libchip/include/adc.h	122;"	d
ADC_IDR	../libchip/include/SAM3S.h	/^  WoReg ADC_IDR;       \/**< \\brief (Adc Offset: 0x28) Interrupt Disable Register *\/$/;"	m	struct:__anon8
ADC_IDR_COMPE	../libchip/include/SAM3S.h	488;"	d
ADC_IDR_DRDY	../libchip/include/SAM3S.h	486;"	d
ADC_IDR_ENDRX	../libchip/include/SAM3S.h	489;"	d
ADC_IDR_EOC0	../libchip/include/SAM3S.h	470;"	d
ADC_IDR_EOC1	../libchip/include/SAM3S.h	471;"	d
ADC_IDR_EOC10	../libchip/include/SAM3S.h	480;"	d
ADC_IDR_EOC11	../libchip/include/SAM3S.h	481;"	d
ADC_IDR_EOC12	../libchip/include/SAM3S.h	482;"	d
ADC_IDR_EOC13	../libchip/include/SAM3S.h	483;"	d
ADC_IDR_EOC14	../libchip/include/SAM3S.h	484;"	d
ADC_IDR_EOC15	../libchip/include/SAM3S.h	485;"	d
ADC_IDR_EOC2	../libchip/include/SAM3S.h	472;"	d
ADC_IDR_EOC3	../libchip/include/SAM3S.h	473;"	d
ADC_IDR_EOC4	../libchip/include/SAM3S.h	474;"	d
ADC_IDR_EOC5	../libchip/include/SAM3S.h	475;"	d
ADC_IDR_EOC6	../libchip/include/SAM3S.h	476;"	d
ADC_IDR_EOC7	../libchip/include/SAM3S.h	477;"	d
ADC_IDR_EOC8	../libchip/include/SAM3S.h	478;"	d
ADC_IDR_EOC9	../libchip/include/SAM3S.h	479;"	d
ADC_IDR_GOVRE	../libchip/include/SAM3S.h	487;"	d
ADC_IDR_RXBUFF	../libchip/include/SAM3S.h	490;"	d
ADC_IER	../libchip/include/SAM3S.h	/^  WoReg ADC_IER;       \/**< \\brief (Adc Offset: 0x24) Interrupt Enable Register *\/$/;"	m	struct:__anon8
ADC_IER_COMPE	../libchip/include/SAM3S.h	466;"	d
ADC_IER_DRDY	../libchip/include/SAM3S.h	464;"	d
ADC_IER_ENDRX	../libchip/include/SAM3S.h	467;"	d
ADC_IER_EOC0	../libchip/include/SAM3S.h	448;"	d
ADC_IER_EOC1	../libchip/include/SAM3S.h	449;"	d
ADC_IER_EOC10	../libchip/include/SAM3S.h	458;"	d
ADC_IER_EOC11	../libchip/include/SAM3S.h	459;"	d
ADC_IER_EOC12	../libchip/include/SAM3S.h	460;"	d
ADC_IER_EOC13	../libchip/include/SAM3S.h	461;"	d
ADC_IER_EOC14	../libchip/include/SAM3S.h	462;"	d
ADC_IER_EOC15	../libchip/include/SAM3S.h	463;"	d
ADC_IER_EOC2	../libchip/include/SAM3S.h	450;"	d
ADC_IER_EOC3	../libchip/include/SAM3S.h	451;"	d
ADC_IER_EOC4	../libchip/include/SAM3S.h	452;"	d
ADC_IER_EOC5	../libchip/include/SAM3S.h	453;"	d
ADC_IER_EOC6	../libchip/include/SAM3S.h	454;"	d
ADC_IER_EOC7	../libchip/include/SAM3S.h	455;"	d
ADC_IER_EOC8	../libchip/include/SAM3S.h	456;"	d
ADC_IER_EOC9	../libchip/include/SAM3S.h	457;"	d
ADC_IER_GOVRE	../libchip/include/SAM3S.h	465;"	d
ADC_IER_RXBUFF	../libchip/include/SAM3S.h	468;"	d
ADC_IMR	../libchip/include/SAM3S.h	/^  RoReg ADC_IMR;       \/**< \\brief (Adc Offset: 0x2C) Interrupt Mask Register *\/$/;"	m	struct:__anon8
ADC_IMR_COMPE	../libchip/include/SAM3S.h	510;"	d
ADC_IMR_DRDY	../libchip/include/SAM3S.h	508;"	d
ADC_IMR_ENDRX	../libchip/include/SAM3S.h	511;"	d
ADC_IMR_EOC0	../libchip/include/SAM3S.h	492;"	d
ADC_IMR_EOC1	../libchip/include/SAM3S.h	493;"	d
ADC_IMR_EOC10	../libchip/include/SAM3S.h	502;"	d
ADC_IMR_EOC11	../libchip/include/SAM3S.h	503;"	d
ADC_IMR_EOC12	../libchip/include/SAM3S.h	504;"	d
ADC_IMR_EOC13	../libchip/include/SAM3S.h	505;"	d
ADC_IMR_EOC14	../libchip/include/SAM3S.h	506;"	d
ADC_IMR_EOC15	../libchip/include/SAM3S.h	507;"	d
ADC_IMR_EOC2	../libchip/include/SAM3S.h	494;"	d
ADC_IMR_EOC3	../libchip/include/SAM3S.h	495;"	d
ADC_IMR_EOC4	../libchip/include/SAM3S.h	496;"	d
ADC_IMR_EOC5	../libchip/include/SAM3S.h	497;"	d
ADC_IMR_EOC6	../libchip/include/SAM3S.h	498;"	d
ADC_IMR_EOC7	../libchip/include/SAM3S.h	499;"	d
ADC_IMR_EOC8	../libchip/include/SAM3S.h	500;"	d
ADC_IMR_EOC9	../libchip/include/SAM3S.h	501;"	d
ADC_IMR_GOVRE	../libchip/include/SAM3S.h	509;"	d
ADC_IMR_RXBUFF	../libchip/include/SAM3S.h	512;"	d
ADC_IRQn	../libchip/include/SAM3S.h	/^  ADC_IRQn             = 29, \/**< 29 SAM3S Analog To Digital Converter (ADC) *\/$/;"	e	enum:IRQn
ADC_ISR	../libchip/include/SAM3S.h	/^  RoReg ADC_ISR;       \/**< \\brief (Adc Offset: 0x30) Interrupt Status Register *\/$/;"	m	struct:__anon8
ADC_ISR_COMPE	../libchip/include/SAM3S.h	532;"	d
ADC_ISR_DRDY	../libchip/include/SAM3S.h	530;"	d
ADC_ISR_ENDRX	../libchip/include/SAM3S.h	533;"	d
ADC_ISR_EOC0	../libchip/include/SAM3S.h	514;"	d
ADC_ISR_EOC1	../libchip/include/SAM3S.h	515;"	d
ADC_ISR_EOC10	../libchip/include/SAM3S.h	524;"	d
ADC_ISR_EOC11	../libchip/include/SAM3S.h	525;"	d
ADC_ISR_EOC12	../libchip/include/SAM3S.h	526;"	d
ADC_ISR_EOC13	../libchip/include/SAM3S.h	527;"	d
ADC_ISR_EOC14	../libchip/include/SAM3S.h	528;"	d
ADC_ISR_EOC15	../libchip/include/SAM3S.h	529;"	d
ADC_ISR_EOC2	../libchip/include/SAM3S.h	516;"	d
ADC_ISR_EOC3	../libchip/include/SAM3S.h	517;"	d
ADC_ISR_EOC4	../libchip/include/SAM3S.h	518;"	d
ADC_ISR_EOC5	../libchip/include/SAM3S.h	519;"	d
ADC_ISR_EOC6	../libchip/include/SAM3S.h	520;"	d
ADC_ISR_EOC7	../libchip/include/SAM3S.h	521;"	d
ADC_ISR_EOC8	../libchip/include/SAM3S.h	522;"	d
ADC_ISR_EOC9	../libchip/include/SAM3S.h	523;"	d
ADC_ISR_GOVRE	../libchip/include/SAM3S.h	531;"	d
ADC_ISR_RXBUFF	../libchip/include/SAM3S.h	534;"	d
ADC_Initialize	../libchip/source/adc.c	/^extern void ADC_Initialize( Adc* pAdc, uint32_t idAdc )$/;"	f
ADC_IrqHandler	../libchip/source/exceptions.c	/^WEAK void ADC_IrqHandler( void )$/;"	f
ADC_IsChannelInterruptStatusSet	../libchip/source/adc.c	/^extern uint32_t ADC_IsChannelInterruptStatusSet( uint32_t dwAdc_sr, uint32_t dwChannel )$/;"	f
ADC_IsInterruptMasked	../libchip/source/adc.c	/^uint32_t ADC_IsInterruptMasked( Adc* pAdc, uint32_t dwFlag )$/;"	f
ADC_IsStatusSet	../libchip/source/adc.c	/^extern uint32_t ADC_IsStatusSet( Adc* pAdc, uint32_t dwFlag )$/;"	f
ADC_LCDR	../libchip/include/SAM3S.h	/^  RoReg ADC_LCDR;      \/**< \\brief (Adc Offset: 0x20) Last Converted Data Register *\/$/;"	m	struct:__anon8
ADC_LCDR_CHNB_Msk	../libchip/include/SAM3S.h	446;"	d
ADC_LCDR_CHNB_Pos	../libchip/include/SAM3S.h	445;"	d
ADC_LCDR_LDATA_Msk	../libchip/include/SAM3S.h	444;"	d
ADC_LCDR_LDATA_Pos	../libchip/include/SAM3S.h	443;"	d
ADC_MR	../libchip/include/SAM3S.h	/^  RwReg ADC_MR;        \/**< \\brief (Adc Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon8
ADC_MR_ANACH	../libchip/include/SAM3S.h	329;"	d
ADC_MR_ANACH_ALLOWED	../libchip/include/SAM3S.h	331;"	d
ADC_MR_ANACH_NONE	../libchip/include/SAM3S.h	330;"	d
ADC_MR_FREERUN	../libchip/include/SAM3S.h	302;"	d
ADC_MR_FREERUN_OFF	../libchip/include/SAM3S.h	303;"	d
ADC_MR_FREERUN_ON	../libchip/include/SAM3S.h	304;"	d
ADC_MR_FWUP	../libchip/include/SAM3S.h	299;"	d
ADC_MR_FWUP_OFF	../libchip/include/SAM3S.h	300;"	d
ADC_MR_FWUP_ON	../libchip/include/SAM3S.h	301;"	d
ADC_MR_LOWRES	../libchip/include/SAM3S.h	293;"	d
ADC_MR_LOWRES_BITS_10	../libchip/include/SAM3S.h	295;"	d
ADC_MR_LOWRES_BITS_12	../libchip/include/SAM3S.h	294;"	d
ADC_MR_PRESCAL	../libchip/include/SAM3S.h	307;"	d
ADC_MR_PRESCAL_Msk	../libchip/include/SAM3S.h	306;"	d
ADC_MR_PRESCAL_Pos	../libchip/include/SAM3S.h	305;"	d
ADC_MR_SETTLING	../libchip/include/SAM3S.h	328;"	d
ADC_MR_SETTLING_Msk	../libchip/include/SAM3S.h	327;"	d
ADC_MR_SETTLING_Pos	../libchip/include/SAM3S.h	326;"	d
ADC_MR_SLEEP	../libchip/include/SAM3S.h	296;"	d
ADC_MR_SLEEP_NORMAL	../libchip/include/SAM3S.h	297;"	d
ADC_MR_SLEEP_SLEEP	../libchip/include/SAM3S.h	298;"	d
ADC_MR_STARTUP_Msk	../libchip/include/SAM3S.h	309;"	d
ADC_MR_STARTUP_Pos	../libchip/include/SAM3S.h	308;"	d
ADC_MR_STARTUP_SUT0	../libchip/include/SAM3S.h	310;"	d
ADC_MR_STARTUP_SUT112	../libchip/include/SAM3S.h	317;"	d
ADC_MR_STARTUP_SUT16	../libchip/include/SAM3S.h	312;"	d
ADC_MR_STARTUP_SUT24	../libchip/include/SAM3S.h	313;"	d
ADC_MR_STARTUP_SUT512	../libchip/include/SAM3S.h	318;"	d
ADC_MR_STARTUP_SUT576	../libchip/include/SAM3S.h	319;"	d
ADC_MR_STARTUP_SUT64	../libchip/include/SAM3S.h	314;"	d
ADC_MR_STARTUP_SUT640	../libchip/include/SAM3S.h	320;"	d
ADC_MR_STARTUP_SUT704	../libchip/include/SAM3S.h	321;"	d
ADC_MR_STARTUP_SUT768	../libchip/include/SAM3S.h	322;"	d
ADC_MR_STARTUP_SUT8	../libchip/include/SAM3S.h	311;"	d
ADC_MR_STARTUP_SUT80	../libchip/include/SAM3S.h	315;"	d
ADC_MR_STARTUP_SUT832	../libchip/include/SAM3S.h	323;"	d
ADC_MR_STARTUP_SUT896	../libchip/include/SAM3S.h	324;"	d
ADC_MR_STARTUP_SUT96	../libchip/include/SAM3S.h	316;"	d
ADC_MR_STARTUP_SUT960	../libchip/include/SAM3S.h	325;"	d
ADC_MR_TRACKTIM	../libchip/include/SAM3S.h	334;"	d
ADC_MR_TRACKTIM_Msk	../libchip/include/SAM3S.h	333;"	d
ADC_MR_TRACKTIM_Pos	../libchip/include/SAM3S.h	332;"	d
ADC_MR_TRANSFER	../libchip/include/SAM3S.h	337;"	d
ADC_MR_TRANSFER_Msk	../libchip/include/SAM3S.h	336;"	d
ADC_MR_TRANSFER_Pos	../libchip/include/SAM3S.h	335;"	d
ADC_MR_TRGEN	../libchip/include/SAM3S.h	282;"	d
ADC_MR_TRGEN_DIS	../libchip/include/SAM3S.h	283;"	d
ADC_MR_TRGEN_EN	../libchip/include/SAM3S.h	284;"	d
ADC_MR_TRGSEL_ADC_TRIG0	../libchip/include/SAM3S.h	287;"	d
ADC_MR_TRGSEL_ADC_TRIG1	../libchip/include/SAM3S.h	288;"	d
ADC_MR_TRGSEL_ADC_TRIG2	../libchip/include/SAM3S.h	289;"	d
ADC_MR_TRGSEL_ADC_TRIG3	../libchip/include/SAM3S.h	290;"	d
ADC_MR_TRGSEL_ADC_TRIG4	../libchip/include/SAM3S.h	291;"	d
ADC_MR_TRGSEL_ADC_TRIG5	../libchip/include/SAM3S.h	292;"	d
ADC_MR_TRGSEL_Msk	../libchip/include/SAM3S.h	286;"	d
ADC_MR_TRGSEL_Pos	../libchip/include/SAM3S.h	285;"	d
ADC_MR_USEQ	../libchip/include/SAM3S.h	338;"	d
ADC_MR_USEQ_NUM_ORDER	../libchip/include/SAM3S.h	339;"	d
ADC_MR_USEQ_REG_ORDER	../libchip/include/SAM3S.h	340;"	d
ADC_OVER	../libchip/include/SAM3S.h	/^  RoReg ADC_OVER;      \/**< \\brief (Adc Offset: 0x3C) Overrun Status Register *\/$/;"	m	struct:__anon8
ADC_OVER_OVRE0	../libchip/include/SAM3S.h	536;"	d
ADC_OVER_OVRE1	../libchip/include/SAM3S.h	537;"	d
ADC_OVER_OVRE10	../libchip/include/SAM3S.h	546;"	d
ADC_OVER_OVRE11	../libchip/include/SAM3S.h	547;"	d
ADC_OVER_OVRE12	../libchip/include/SAM3S.h	548;"	d
ADC_OVER_OVRE13	../libchip/include/SAM3S.h	549;"	d
ADC_OVER_OVRE14	../libchip/include/SAM3S.h	550;"	d
ADC_OVER_OVRE15	../libchip/include/SAM3S.h	551;"	d
ADC_OVER_OVRE2	../libchip/include/SAM3S.h	538;"	d
ADC_OVER_OVRE3	../libchip/include/SAM3S.h	539;"	d
ADC_OVER_OVRE4	../libchip/include/SAM3S.h	540;"	d
ADC_OVER_OVRE5	../libchip/include/SAM3S.h	541;"	d
ADC_OVER_OVRE6	../libchip/include/SAM3S.h	542;"	d
ADC_OVER_OVRE7	../libchip/include/SAM3S.h	543;"	d
ADC_OVER_OVRE8	../libchip/include/SAM3S.h	544;"	d
ADC_OVER_OVRE9	../libchip/include/SAM3S.h	545;"	d
ADC_PTCR	../libchip/include/SAM3S.h	/^  WoReg ADC_PTCR;      \/**< \\brief (Adc Offset: 0x120) Transfer Control Register *\/$/;"	m	struct:__anon8
ADC_PTCR_RXTDIS	../libchip/include/SAM3S.h	704;"	d
ADC_PTCR_RXTEN	../libchip/include/SAM3S.h	703;"	d
ADC_PTCR_TXTDIS	../libchip/include/SAM3S.h	706;"	d
ADC_PTCR_TXTEN	../libchip/include/SAM3S.h	705;"	d
ADC_PTSR	../libchip/include/SAM3S.h	/^  RoReg ADC_PTSR;      \/**< \\brief (Adc Offset: 0x124) Transfer Status Register *\/$/;"	m	struct:__anon8
ADC_PTSR_RXTEN	../libchip/include/SAM3S.h	708;"	d
ADC_PTSR_TXTEN	../libchip/include/SAM3S.h	709;"	d
ADC_RCR	../libchip/include/SAM3S.h	/^  RwReg ADC_RCR;       \/**< \\brief (Adc Offset: 0x104) Receive Counter Register *\/$/;"	m	struct:__anon8
ADC_RCR_RXCTR	../libchip/include/SAM3S.h	677;"	d
ADC_RCR_RXCTR_Msk	../libchip/include/SAM3S.h	676;"	d
ADC_RCR_RXCTR_Pos	../libchip/include/SAM3S.h	675;"	d
ADC_RNCR	../libchip/include/SAM3S.h	/^  RwReg ADC_RNCR;      \/**< \\brief (Adc Offset: 0x114) Receive Next Counter Register *\/$/;"	m	struct:__anon8
ADC_RNCR_RXNCTR	../libchip/include/SAM3S.h	693;"	d
ADC_RNCR_RXNCTR_Msk	../libchip/include/SAM3S.h	692;"	d
ADC_RNCR_RXNCTR_Pos	../libchip/include/SAM3S.h	691;"	d
ADC_RNPR	../libchip/include/SAM3S.h	/^  RwReg ADC_RNPR;      \/**< \\brief (Adc Offset: 0x110) Receive Next Pointer Register *\/$/;"	m	struct:__anon8
ADC_RNPR_RXNPTR	../libchip/include/SAM3S.h	689;"	d
ADC_RNPR_RXNPTR_Msk	../libchip/include/SAM3S.h	688;"	d
ADC_RNPR_RXNPTR_Pos	../libchip/include/SAM3S.h	687;"	d
ADC_RPR	../libchip/include/SAM3S.h	/^  RwReg ADC_RPR;       \/**< \\brief (Adc Offset: 0x100) Receive Pointer Register *\/$/;"	m	struct:__anon8
ADC_RPR_RXPTR	../libchip/include/SAM3S.h	673;"	d
ADC_RPR_RXPTR_Msk	../libchip/include/SAM3S.h	672;"	d
ADC_RPR_RXPTR_Pos	../libchip/include/SAM3S.h	671;"	d
ADC_ReadBuffer	../libchip/source/adc.c	/^extern uint32_t ADC_ReadBuffer( Adc* pADC, int16_t *pwBuffer, uint32_t dwSize )$/;"	f
ADC_SEQR1	../libchip/include/SAM3S.h	/^  RwReg ADC_SEQR1;     \/**< \\brief (Adc Offset: 0x08) Channel Sequence Register 1 *\/$/;"	m	struct:__anon8
ADC_SEQR1_USCH1	../libchip/include/SAM3S.h	344;"	d
ADC_SEQR1_USCH1_Msk	../libchip/include/SAM3S.h	343;"	d
ADC_SEQR1_USCH1_Pos	../libchip/include/SAM3S.h	342;"	d
ADC_SEQR1_USCH2	../libchip/include/SAM3S.h	347;"	d
ADC_SEQR1_USCH2_Msk	../libchip/include/SAM3S.h	346;"	d
ADC_SEQR1_USCH2_Pos	../libchip/include/SAM3S.h	345;"	d
ADC_SEQR1_USCH3	../libchip/include/SAM3S.h	350;"	d
ADC_SEQR1_USCH3_Msk	../libchip/include/SAM3S.h	349;"	d
ADC_SEQR1_USCH3_Pos	../libchip/include/SAM3S.h	348;"	d
ADC_SEQR1_USCH4	../libchip/include/SAM3S.h	353;"	d
ADC_SEQR1_USCH4_Msk	../libchip/include/SAM3S.h	352;"	d
ADC_SEQR1_USCH4_Pos	../libchip/include/SAM3S.h	351;"	d
ADC_SEQR1_USCH5	../libchip/include/SAM3S.h	356;"	d
ADC_SEQR1_USCH5_Msk	../libchip/include/SAM3S.h	355;"	d
ADC_SEQR1_USCH5_Pos	../libchip/include/SAM3S.h	354;"	d
ADC_SEQR1_USCH6	../libchip/include/SAM3S.h	359;"	d
ADC_SEQR1_USCH6_Msk	../libchip/include/SAM3S.h	358;"	d
ADC_SEQR1_USCH6_Pos	../libchip/include/SAM3S.h	357;"	d
ADC_SEQR1_USCH7	../libchip/include/SAM3S.h	362;"	d
ADC_SEQR1_USCH7_Msk	../libchip/include/SAM3S.h	361;"	d
ADC_SEQR1_USCH7_Pos	../libchip/include/SAM3S.h	360;"	d
ADC_SEQR1_USCH8	../libchip/include/SAM3S.h	365;"	d
ADC_SEQR1_USCH8_Msk	../libchip/include/SAM3S.h	364;"	d
ADC_SEQR1_USCH8_Pos	../libchip/include/SAM3S.h	363;"	d
ADC_SEQR2	../libchip/include/SAM3S.h	/^  RwReg ADC_SEQR2;     \/**< \\brief (Adc Offset: 0x0C) Channel Sequence Register 2 *\/$/;"	m	struct:__anon8
ADC_SEQR2_USCH10	../libchip/include/SAM3S.h	372;"	d
ADC_SEQR2_USCH10_Msk	../libchip/include/SAM3S.h	371;"	d
ADC_SEQR2_USCH10_Pos	../libchip/include/SAM3S.h	370;"	d
ADC_SEQR2_USCH11	../libchip/include/SAM3S.h	375;"	d
ADC_SEQR2_USCH11_Msk	../libchip/include/SAM3S.h	374;"	d
ADC_SEQR2_USCH11_Pos	../libchip/include/SAM3S.h	373;"	d
ADC_SEQR2_USCH12	../libchip/include/SAM3S.h	378;"	d
ADC_SEQR2_USCH12_Msk	../libchip/include/SAM3S.h	377;"	d
ADC_SEQR2_USCH12_Pos	../libchip/include/SAM3S.h	376;"	d
ADC_SEQR2_USCH13	../libchip/include/SAM3S.h	381;"	d
ADC_SEQR2_USCH13_Msk	../libchip/include/SAM3S.h	380;"	d
ADC_SEQR2_USCH13_Pos	../libchip/include/SAM3S.h	379;"	d
ADC_SEQR2_USCH14	../libchip/include/SAM3S.h	384;"	d
ADC_SEQR2_USCH14_Msk	../libchip/include/SAM3S.h	383;"	d
ADC_SEQR2_USCH14_Pos	../libchip/include/SAM3S.h	382;"	d
ADC_SEQR2_USCH15	../libchip/include/SAM3S.h	387;"	d
ADC_SEQR2_USCH15_Msk	../libchip/include/SAM3S.h	386;"	d
ADC_SEQR2_USCH15_Pos	../libchip/include/SAM3S.h	385;"	d
ADC_SEQR2_USCH16	../libchip/include/SAM3S.h	390;"	d
ADC_SEQR2_USCH16_Msk	../libchip/include/SAM3S.h	389;"	d
ADC_SEQR2_USCH16_Pos	../libchip/include/SAM3S.h	388;"	d
ADC_SEQR2_USCH9	../libchip/include/SAM3S.h	369;"	d
ADC_SEQR2_USCH9_Msk	../libchip/include/SAM3S.h	368;"	d
ADC_SEQR2_USCH9_Pos	../libchip/include/SAM3S.h	367;"	d
ADC_STARTUP_FAST	../libchip/include/adc.h	66;"	d
ADC_STARTUP_NORM	../libchip/include/adc.h	65;"	d
ADC_SetCompareChannel	../libchip/source/adc.c	/^extern void ADC_SetCompareChannel( Adc* pAdc, uint32_t dwChannel )$/;"	f
ADC_SetCompareMode	../libchip/source/adc.c	/^extern void ADC_SetCompareMode( Adc* pAdc, uint32_t dwMode )$/;"	f
ADC_SetComparisonWindow	../libchip/source/adc.c	/^extern void ADC_SetComparisonWindow( Adc* pAdc, uint32_t dwHi_Lo )$/;"	f
ADC_StartConversion	../libchip/include/adc.h	95;"	d
ADC_TCR	../libchip/include/SAM3S.h	/^  RwReg ADC_TCR;       \/**< \\brief (Adc Offset: 0x10C) Transmit Counter Register *\/$/;"	m	struct:__anon8
ADC_TCR_TXCTR	../libchip/include/SAM3S.h	685;"	d
ADC_TCR_TXCTR_Msk	../libchip/include/SAM3S.h	684;"	d
ADC_TCR_TXCTR_Pos	../libchip/include/SAM3S.h	683;"	d
ADC_TNCR	../libchip/include/SAM3S.h	/^  RwReg ADC_TNCR;      \/**< \\brief (Adc Offset: 0x11C) Transmit Next Counter Register *\/$/;"	m	struct:__anon8
ADC_TNCR_TXNCTR	../libchip/include/SAM3S.h	701;"	d
ADC_TNCR_TXNCTR_Msk	../libchip/include/SAM3S.h	700;"	d
ADC_TNCR_TXNCTR_Pos	../libchip/include/SAM3S.h	699;"	d
ADC_TNPR	../libchip/include/SAM3S.h	/^  RwReg ADC_TNPR;      \/**< \\brief (Adc Offset: 0x118) Transmit Next Pointer Register *\/$/;"	m	struct:__anon8
ADC_TNPR_TXNPTR	../libchip/include/SAM3S.h	697;"	d
ADC_TNPR_TXNPTR_Msk	../libchip/include/SAM3S.h	696;"	d
ADC_TNPR_TXNPTR_Pos	../libchip/include/SAM3S.h	695;"	d
ADC_TPR	../libchip/include/SAM3S.h	/^  RwReg ADC_TPR;       \/**< \\brief (Adc Offset: 0x108) Transmit Pointer Register *\/$/;"	m	struct:__anon8
ADC_TPR_TXPTR	../libchip/include/SAM3S.h	681;"	d
ADC_TPR_TXPTR_Msk	../libchip/include/SAM3S.h	680;"	d
ADC_TPR_TXPTR_Pos	../libchip/include/SAM3S.h	679;"	d
ADC_WPMR	../libchip/include/SAM3S.h	/^  RwReg ADC_WPMR;      \/**< \\brief (Adc Offset: 0xE4) Write Protect Mode Register *\/$/;"	m	struct:__anon8
ADC_WPMR_WPEN	../libchip/include/SAM3S.h	662;"	d
ADC_WPMR_WPKEY	../libchip/include/SAM3S.h	665;"	d
ADC_WPMR_WPKEY_Msk	../libchip/include/SAM3S.h	664;"	d
ADC_WPMR_WPKEY_Pos	../libchip/include/SAM3S.h	663;"	d
ADC_WPSR	../libchip/include/SAM3S.h	/^  RoReg ADC_WPSR;      \/**< \\brief (Adc Offset: 0xE8) Write Protect Status Register *\/$/;"	m	struct:__anon8
ADC_WPSR_WPVS	../libchip/include/SAM3S.h	667;"	d
ADC_WPSR_WPVSRC_Msk	../libchip/include/SAM3S.h	669;"	d
ADC_WPSR_WPVSRC_Pos	../libchip/include/SAM3S.h	668;"	d
ADC_cfgFrequency	../libchip/source/adc.c	/^extern void ADC_cfgFrequency( Adc* pAdc, uint32_t startup, uint32_t prescal )$/;"	f
ADC_check	../libchip/source/adc.c	/^extern void ADC_check( Adc* pAdc, uint32_t mck_freq )$/;"	f
ADR	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t ADR;                          \/*!< Offset: 0x4C  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon40
AFSR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t AFSR;                         \/*!< Offset: 0x3C  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon40
AIRCR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t AIRCR;                        \/*!< Offset: 0x0C  Application Interrupt \/ Reset Control Register        *\/$/;"	m	struct:__anon40
AR	../libchip/Makefile	/^AR = $(CROSS_COMPILE)ar$/;"	m
AR	../libusb/Makefile	/^AR = $(CROSS_COMPILE)ar$/;"	m
AS	../libchip/Makefile	/^AS = $(CROSS_COMPILE)as$/;"	m
AS	../libusb/Makefile	/^AS = $(CROSS_COMPILE)as$/;"	m
ASYNC_IsFinished	../libchip/source/async.c	/^uint32_t ASYNC_IsFinished( Async* pAsync )$/;"	f
ASYNC_STATUS_PENDING	../libchip/include/async.h	50;"	d
AT91C_US_USMODE_SPIM	../libchip/include/usart.h	84;"	d
AUDDSpeakerDriverDescriptors_DATAOUT	../libusb/include/USBD_Config.h	175;"	d
AUDDSpeakerDriverDescriptors_FS_INTERVAL	../libusb/include/USBD_Config.h	179;"	d
AUDDSpeakerDriverDescriptors_HS_INTERVAL	../libusb/include/USBD_Config.h	177;"	d
AUDDSpeakerPhoneDriverDescriptors_DATAIN	../libusb/include/USBD_Config.h	199;"	d
AUDDSpeakerPhoneDriverDescriptors_DATAIN	../libusb/include/USBD_Config.h	204;"	d
AUDDSpeakerPhoneDriverDescriptors_DATAIN	../libusb/include/USBD_Config.h	209;"	d
AUDDSpeakerPhoneDriverDescriptors_DATAIN	../libusb/include/USBD_Config.h	214;"	d
AUDDSpeakerPhoneDriverDescriptors_DATAOUT	../libusb/include/USBD_Config.h	197;"	d
AUDDSpeakerPhoneDriverDescriptors_DATAOUT	../libusb/include/USBD_Config.h	202;"	d
AUDDSpeakerPhoneDriverDescriptors_DATAOUT	../libusb/include/USBD_Config.h	207;"	d
AUDDSpeakerPhoneDriverDescriptors_DATAOUT	../libusb/include/USBD_Config.h	212;"	d
AUDDSpeakerPhoneDriverDescriptors_FS_INTERVAL	../libusb/include/USBD_Config.h	219;"	d
AUDDSpeakerPhoneDriverDescriptors_HS_INTERVAL	../libusb/include/USBD_Config.h	217;"	d
AUDDevice_BITSPERSAMPLE	../libusb/include/USBD_Config.h	148;"	d
AUDDevice_BYTESPERFRAME	../libusb/include/USBD_Config.h	156;"	d
AUDDevice_BYTESPERSAMPLE	../libusb/include/USBD_Config.h	138;"	d
AUDDevice_BYTESPERSAMPLE	../libusb/include/USBD_Config.h	145;"	d
AUDDevice_BYTESPERSUBFRAME	../libusb/include/USBD_Config.h	150;"	d
AUDDevice_NUMCHANNELS	../libusb/include/USBD_Config.h	136;"	d
AUDDevice_NUMCHANNELS	../libusb/include/USBD_Config.h	143;"	d
AUDDevice_SAMPLERATE	../libusb/include/USBD_Config.h	134;"	d
AUDDevice_SAMPLERATE	../libusb/include/USBD_Config.h	141;"	d
AUDDevice_SAMPLESPERFRAME	../libusb/include/USBD_Config.h	153;"	d
A_OBJ	../libchip/Makefile	/^A_OBJ = $(filter-out $(A_OBJ_FILTER), $(A_OBJ_TEMP))$/;"	m
A_OBJ	../libusb/Makefile	/^A_OBJ = $(filter-out $(A_OBJ_FILTER), $(A_OBJ_TEMP))$/;"	m
A_OBJECTS	../libchip/Makefile	/^A_OBJECTS = $(addprefix $(PREFIX), $(A_OBJ))$/;"	m
A_OBJECTS	../libusb/Makefile	/^A_OBJECTS = $(addprefix $(PREFIX), $(A_OBJ))$/;"	m
A_OBJ_FILTER	../libchip/Makefile	/^A_OBJ_FILTER =$/;"	m
A_OBJ_FILTER	../libusb/Makefile	/^A_OBJ_FILTER =$/;"	m
A_OBJ_TEMP	../libchip/Makefile	/^A_OBJ_TEMP = $(patsubst %.s, %.o, $(notdir $(A_SRC)))$/;"	m
A_OBJ_TEMP	../libusb/Makefile	/^A_OBJ_TEMP = $(patsubst %.s, %.o, $(notdir $(A_SRC)))$/;"	m
A_SRC	../libchip/Makefile	/^A_SRC = $(wildcard source\/*.s)$/;"	m
A_SRC	../libusb/Makefile	/^A_SRC = $(wildcard source\/*.s)$/;"	m
Acc	../libchip/include/SAM3S.h	/^} Acc;$/;"	t	typeref:struct:__anon7
Adc	../libchip/include/SAM3S.h	/^} Adc;$/;"	t	typeref:struct:__anon8
Async	../libchip/include/async.h	/^} Async ;$/;"	t	typeref:struct:_Async
AsyncTwi	../libchip/source/twid.c	/^} AsyncTwi;$/;"	t	typeref:struct:_AsyncTwi	file:
BFAR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t BFAR;                         \/*!< Offset: 0x38  Bus Fault Address Register                            *\/$/;"	m	struct:__anon40
BIN	../libchip/Makefile	/^BIN = lib$/;"	m
BIN	../libusb/Makefile	/^BIN = lib$/;"	m
BIN	Makefile	/^BIN = $(BUILD)\/bin$/;"	m
BLINK_FREQ	board/board.h	36;"	d
BLINK_TC	board/board.h	37;"	d
BOARD	Makefile	/^BOARD = olimex-sam3-h256$/;"	m
BOARD_MAINOSC	board/board.h	23;"	d
BOARD_MCK	board/board.h	24;"	d
BOARD_MCKR	board/system.c	52;"	d	file:
BOARD_MCKR	board/system.c	61;"	d	file:
BOARD_NAME	board/board.h	15;"	d
BOARD_OSCOUNT	board/system.c	47;"	d	file:
BOARD_OSCOUNT	board/system.c	56;"	d	file:
BOARD_PLLAR	board/system.c	48;"	d	file:
BOARD_PLLAR	board/system.c	57;"	d	file:
BOARD_USB_BMATTRIBUTES	board/board.h	57;"	d
BUILD	Makefile	/^BUILD = build$/;"	m
BusFault_Handler	../libchip/source/exceptions.c	/^WEAK void BusFault_Handler( void )$/;"	f
BusFault_IRQn	../libchip/include/SAM3S.h	/^  BusFault_IRQn         = -11, \/**<  5 Cortex-M3 Bus Fault Interrupt         *\/$/;"	e	enum:IRQn
CALIB	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t CALIB;                        \/*!< Offset: 0x0C  SysTick Calibration Register        *\/$/;"	m	struct:__anon41
CAST	../libchip/include/SAM3S.h	59;"	d
CAST	../libchip/include/SAM3S.h	62;"	d
CC	../libchip/Makefile	/^CC = $(CROSS_COMPILE)gcc$/;"	m
CC	../libusb/Makefile	/^CC = $(CROSS_COMPILE)gcc$/;"	m
CC	Makefile	/^CC = $(CROSS_COMPILE)gcc$/;"	m
CCFG_SMCNFCS	../libchip/include/SAM3S.h	/^  RwReg CCFG_SMCNFCS;   \/**< \\brief (Matrix Offset: 0x011C) SMC Chip Select NAND Flash Assignment Register *\/$/;"	m	struct:__anon15
CCFG_SMCNFCS_SMC_NFCS0	../libchip/include/SAM3S.h	1671;"	d
CCFG_SMCNFCS_SMC_NFCS1	../libchip/include/SAM3S.h	1672;"	d
CCFG_SMCNFCS_SMC_NFCS2	../libchip/include/SAM3S.h	1673;"	d
CCFG_SMCNFCS_SMC_NFCS3	../libchip/include/SAM3S.h	1674;"	d
CCFG_SYSIO	../libchip/include/SAM3S.h	/^  RwReg CCFG_SYSIO;     \/**< \\brief (Matrix Offset: 0x0114) System I\/O Configuration register *\/$/;"	m	struct:__anon15
CCFG_SYSIO_SYSIO10	../libchip/include/SAM3S.h	1667;"	d
CCFG_SYSIO_SYSIO11	../libchip/include/SAM3S.h	1668;"	d
CCFG_SYSIO_SYSIO12	../libchip/include/SAM3S.h	1669;"	d
CCFG_SYSIO_SYSIO4	../libchip/include/SAM3S.h	1663;"	d
CCFG_SYSIO_SYSIO5	../libchip/include/SAM3S.h	1664;"	d
CCFG_SYSIO_SYSIO6	../libchip/include/SAM3S.h	1665;"	d
CCFG_SYSIO_SYSIO7	../libchip/include/SAM3S.h	1666;"	d
CCR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t CCR;                          \/*!< Offset: 0x14  Configuration Control Register                        *\/$/;"	m	struct:__anon40
CDCAbstractControlManagementDescriptor	../libusb/include/CDCDescriptors.h	/^} __attribute__ ((packed)) CDCAbstractControlManagementDescriptor; \/* GCC *\/$/;"	t	typeref:struct:_CDCAbstractControlManagementDescriptor
CDCAbstractControlManagementDescriptor_COMMFEATURE	../libusb/include/CDCDescriptors.h	166;"	d
CDCAbstractControlManagementDescriptor_LINE	../libusb/include/CDCDescriptors.h	169;"	d
CDCAbstractControlManagementDescriptor_NETWORKCONNECTION	../libusb/include/CDCDescriptors.h	173;"	d
CDCAbstractControlManagementDescriptor_SENDBREAK	../libusb/include/CDCDescriptors.h	171;"	d
CDCCallManagementDescriptor	../libusb/include/CDCDescriptors.h	/^} __attribute__ ((packed)) CDCCallManagementDescriptor; \/* GCC *\/$/;"	t	typeref:struct:_CDCCallManagementDescriptor
CDCCallManagementDescriptor_DATACALLMANAGEMENT	../libusb/include/CDCDescriptors.h	151;"	d
CDCCallManagementDescriptor_SELFCALLMANAGEMENT	../libusb/include/CDCDescriptors.h	148;"	d
CDCCommunicationInterfaceDescriptor_ABSTRACTCONTROLMODEL	../libusb/include/CDCDescriptors.h	118;"	d
CDCCommunicationInterfaceDescriptor_CLASS	../libusb/include/CDCDescriptors.h	115;"	d
CDCCommunicationInterfaceDescriptor_NOPROTOCOL	../libusb/include/CDCDescriptors.h	121;"	d
CDCControlLineState_CARRIER_ON	../libusb/include/CDCRequests.h	90;"	d
CDCControlLineState_DTE_PRESENT	../libusb/include/CDCRequests.h	86;"	d
CDCControlLineState_DTR	../libusb/include/CDCRequests.h	88;"	d
CDCControlLineState_RTS	../libusb/include/CDCRequests.h	92;"	d
CDCDParseData	../libusb/source/CDCDSerialPort.c	/^} CDCDParseData;$/;"	t	typeref:struct:_CDCDParseData	file:
CDCDSERIALDRIVER_H	../libusb/include/CDCDSerialDriver.h	50;"	d
CDCDSERIAL_H	../libusb/include/CDCDSerial.h	37;"	d
CDCDSerialDriverConfigurationDescriptors	../libusb/include/CDCDSerialDriver.h	/^} __attribute__ ((packed)) CDCDSerialDriverConfigurationDescriptors;$/;"	t	typeref:struct:_CDCDSerialDriverConfigurationDescriptors
CDCDSerialDriverConfigurationDescriptorsOTG	../libusb/include/CDCDSerialDriver.h	/^} __attribute__ ((packed)) CDCDSerialDriverConfigurationDescriptorsOTG;$/;"	t	typeref:struct:_CDCDSerialDriverConfigurationDescriptorsOTG
CDCDSerialDriverDescriptors_DATAIN	../libusb/include/USBD_Config.h	118;"	d
CDCDSerialDriverDescriptors_DATAOUT	../libusb/include/USBD_Config.h	116;"	d
CDCDSerialDriverDescriptors_NOTIFICATION	../libusb/include/USBD_Config.h	120;"	d
CDCDSerialDriverDescriptors_PRODUCTID	board/usb_device_descriptor.c	58;"	d	file:
CDCDSerialDriverDescriptors_RELEASE	board/usb_device_descriptor.c	62;"	d	file:
CDCDSerialDriverDescriptors_VENDORID	board/usb_device_descriptor.c	60;"	d	file:
CDCDSerialDriver_CC_INTERFACE	../libusb/include/CDCDSerialDriver.h	79;"	d
CDCDSerialDriver_ConfigurationChangedHandler	../libusb/source/CDCDSerialDriver.c	/^void CDCDSerialDriver_ConfigurationChangedHandler(uint8_t cfgnum)$/;"	f
CDCDSerialDriver_DC_INTERFACE	../libusb/include/CDCDSerialDriver.h	81;"	d
CDCDSerialDriver_GetControlLineState	../libusb/include/CDCDSerialDriver.h	/^static inline uint8_t CDCDSerialDriver_GetControlLineState(void)$/;"	f
CDCDSerialDriver_GetLineCoding	../libusb/include/CDCDSerialDriver.h	/^static inline void CDCDSerialDriver_GetLineCoding(CDCLineCoding * pLineCoding)$/;"	f
CDCDSerialDriver_GetSerialState	../libusb/include/CDCDSerialDriver.h	/^static inline uint16_t CDCDSerialDriver_GetSerialState(void)$/;"	f
CDCDSerialDriver_Initialize	../libusb/source/CDCDSerialDriver.c	/^void CDCDSerialDriver_Initialize(const USBDDriverDescriptors *pDescriptors)$/;"	f
CDCDSerialDriver_Read	../libusb/include/CDCDSerialDriver.h	/^static inline uint32_t CDCDSerialDriver_Read($/;"	f
CDCDSerialDriver_RequestHandler	../libusb/source/CDCDSerialDriver.c	/^void CDCDSerialDriver_RequestHandler(const USBGenericRequest *request)$/;"	f
CDCDSerialDriver_SetSerialState	../libusb/include/CDCDSerialDriver.h	/^static inline void CDCDSerialDriver_SetSerialState(uint16_t serialState)$/;"	f
CDCDSerialDriver_Write	../libusb/include/CDCDSerialDriver.h	/^static inline uint32_t CDCDSerialDriver_Write($/;"	f
CDCDSerialPort	../libusb/include/CDCDSerialPort.h	/^} CDCDSerialPort;$/;"	t	typeref:struct:_CDCDSerialPort
CDCDSerialPortEventHandler	../libusb/include/CDCDSerialPort.h	/^typedef uint32_t (*CDCDSerialPortEventHandler)(uint32_t dwEvent,$/;"	t
CDCDSerialPortEvent_SETCONTROLLINESTATE	../libusb/include/CDCDSerialPort.h	79;"	d
CDCDSerialPortEvent_SETLINECODING	../libusb/include/CDCDSerialPort.h	81;"	d
CDCDSerialPort_BULK_MAXPACKETSIZE_FS	../libusb/include/CDCDSerialPort.h	72;"	d
CDCDSerialPort_BULK_MAXPACKETSIZE_HS	../libusb/include/CDCDSerialPort.h	70;"	d
CDCDSerialPort_GetControlLineState	../libusb/source/CDCDSerialPort.c	/^uint8_t CDCDSerialPort_GetControlLineState(const CDCDSerialPort * pCdcd)$/;"	f
CDCDSerialPort_GetLineCoding	../libusb/source/CDCDSerialPort.c	/^void CDCDSerialPort_GetLineCoding(const CDCDSerialPort * pCdcd,$/;"	f
CDCDSerialPort_GetSerialState	../libusb/source/CDCDSerialPort.c	/^uint16_t CDCDSerialPort_GetSerialState(const CDCDSerialPort * pCdcd)$/;"	f
CDCDSerialPort_INTERRUPT_INTERVAL_FS	../libusb/include/CDCDSerialPort.h	68;"	d
CDCDSerialPort_INTERRUPT_INTERVAL_HS	../libusb/include/CDCDSerialPort.h	66;"	d
CDCDSerialPort_INTERRUPT_MAXPACKETSIZE	../libusb/include/CDCDSerialPort.h	64;"	d
CDCDSerialPort_Initialize	../libusb/source/CDCDSerialPort.c	/^void CDCDSerialPort_Initialize(CDCDSerialPort * pCdcd,$/;"	f
CDCDSerialPort_ParseInterfaces	../libusb/source/CDCDSerialPort.c	/^USBGenericDescriptor *CDCDSerialPort_ParseInterfaces($/;"	f
CDCDSerialPort_Read	../libusb/source/CDCDSerialPort.c	/^uint32_t CDCDSerialPort_Read(const CDCDSerialPort * pCdcd,$/;"	f
CDCDSerialPort_RequestHandler	../libusb/source/CDCDSerialPort.c	/^uint32_t CDCDSerialPort_RequestHandler($/;"	f
CDCDSerialPort_SetSerialState	../libusb/source/CDCDSerialPort.c	/^void CDCDSerialPort_SetSerialState(CDCDSerialPort * pCdcd,$/;"	f
CDCDSerialPort_Write	../libusb/source/CDCDSerialPort.c	/^uint32_t CDCDSerialPort_Write(const CDCDSerialPort * pCdcd,$/;"	f
CDCDSerial_ConfigureFunction	../libusb/source/CDCDSerial.c	/^void CDCDSerial_ConfigureFunction(USBGenericDescriptor *pDescriptors,$/;"	f
CDCDSerial_ControlLineStateChanged	../libusb/source/CDCDSerial.c	/^WEAK void CDCDSerial_ControlLineStateChanged(uint8_t DTR,uint8_t RTS)$/;"	f
CDCDSerial_EventHandler	../libusb/source/CDCDSerial.c	/^static uint32_t CDCDSerial_EventHandler(uint32_t event,$/;"	f	file:
CDCDSerial_GetControlLineState	../libusb/source/CDCDSerial.c	/^uint8_t CDCDSerial_GetControlLineState(void)$/;"	f
CDCDSerial_GetLineCoding	../libusb/source/CDCDSerial.c	/^void CDCDSerial_GetLineCoding(CDCLineCoding* pLineCoding)$/;"	f
CDCDSerial_GetSerialState	../libusb/source/CDCDSerial.c	/^uint16_t CDCDSerial_GetSerialState(void)$/;"	f
CDCDSerial_Initialize	../libusb/source/CDCDSerial.c	/^void CDCDSerial_Initialize($/;"	f
CDCDSerial_LineCodingIsToChange	../libusb/source/CDCDSerial.c	/^WEAK uint8_t CDCDSerial_LineCodingIsToChange(CDCLineCoding * pLineCoding)$/;"	f
CDCDSerial_Read	../libusb/source/CDCDSerial.c	/^uint32_t CDCDSerial_Read(void *data,$/;"	f
CDCDSerial_RequestHandler	../libusb/source/CDCDSerial.c	/^uint32_t CDCDSerial_RequestHandler(const USBGenericRequest *request)$/;"	f
CDCDSerial_SetSerialState	../libusb/source/CDCDSerial.c	/^void CDCDSerial_SetSerialState(uint16_t serialState)$/;"	f
CDCDSerial_Write	../libusb/source/CDCDSerial.c	/^uint32_t CDCDSerial_Write(void *data,$/;"	f
CDCDataInterfaceDescriptor_CLASS	../libusb/include/CDCDescriptors.h	133;"	d
CDCDataInterfaceDescriptor_NOPROTOCOL	../libusb/include/CDCDescriptors.h	138;"	d
CDCDataInterfaceDescriptor_SUBCLASS	../libusb/include/CDCDescriptors.h	135;"	d
CDCDeviceDescriptor_CLASS	../libusb/include/CDCDescriptors.h	100;"	d
CDCDeviceDescriptor_PROTOCOL	../libusb/include/CDCDescriptors.h	104;"	d
CDCDeviceDescriptor_SUBCLASS	../libusb/include/CDCDescriptors.h	102;"	d
CDCGenericDescriptor_ABSTRACTCONTROLMANAGEMENT	../libusb/include/CDCDescriptors.h	87;"	d
CDCGenericDescriptor_CALLMANAGEMENT	../libusb/include/CDCDescriptors.h	85;"	d
CDCGenericDescriptor_CDC1_10	../libusb/include/CDCDescriptors.h	58;"	d
CDCGenericDescriptor_ENDPOINT	../libusb/include/CDCDescriptors.h	70;"	d
CDCGenericDescriptor_HEADER	../libusb/include/CDCDescriptors.h	83;"	d
CDCGenericDescriptor_INTERFACE	../libusb/include/CDCDescriptors.h	68;"	d
CDCGenericDescriptor_UNION	../libusb/include/CDCDescriptors.h	89;"	d
CDCGenericRequest_GETLINECODING	../libusb/include/CDCRequests.h	74;"	d
CDCGenericRequest_SETCONTROLLINESTATE	../libusb/include/CDCRequests.h	76;"	d
CDCGenericRequest_SETLINECODING	../libusb/include/CDCRequests.h	72;"	d
CDCHeaderDescriptor	../libusb/include/CDCDescriptors.h	/^} __attribute__ ((packed)) CDCHeaderDescriptor; \/* GCC *\/$/;"	t	typeref:struct:_CDCHeaderDescriptor
CDCLineCoding	../libusb/include/CDCRequests.h	/^} __attribute__ ((packed)) CDCLineCoding; \/* GCC *\/$/;"	t	typeref:struct:_CDCLineCoding
CDCLineCoding_EVENPARITY	../libusb/include/CDCRequests.h	124;"	d
CDCLineCoding_Initialize	../libusb/source/CDCLineCoding.c	/^void CDCLineCoding_Initialize(CDCLineCoding *lineCoding,$/;"	f
CDCLineCoding_MARKPARITY	../libusb/include/CDCRequests.h	126;"	d
CDCLineCoding_NOPARITY	../libusb/include/CDCRequests.h	120;"	d
CDCLineCoding_ODDPARITY	../libusb/include/CDCRequests.h	122;"	d
CDCLineCoding_ONE5STOPBIT	../libusb/include/CDCRequests.h	105;"	d
CDCLineCoding_ONESTOPBIT	../libusb/include/CDCRequests.h	103;"	d
CDCLineCoding_SPACEPARITY	../libusb/include/CDCRequests.h	128;"	d
CDCLineCoding_TWOSTOPBITS	../libusb/include/CDCRequests.h	107;"	d
CDCSerialState	../libusb/include/CDCNotifications.h	/^} __attribute__ ((packed)) CDCSerialState;$/;"	t	typeref:struct:_CDCSerialState
CDCSerialState_BREAK	../libusb/include/CDCNotifications.h	68;"	d
CDCSerialState_FRAMING	../libusb/include/CDCNotifications.h	72;"	d
CDCSerialState_OVERRUN	../libusb/include/CDCNotifications.h	76;"	d
CDCSerialState_PARITY	../libusb/include/CDCNotifications.h	74;"	d
CDCSerialState_RINGSIGNAL	../libusb/include/CDCNotifications.h	70;"	d
CDCSerialState_RXDRIVER	../libusb/include/CDCNotifications.h	64;"	d
CDCSerialState_TXCARRIER	../libusb/include/CDCNotifications.h	66;"	d
CDCSetControlLineStateRequest_ActivateCarrier	../libusb/source/CDCSetControlLineStateRequest.c	/^uint8_t CDCSetControlLineStateRequest_ActivateCarrier($/;"	f
CDCSetControlLineStateRequest_IsDtePresent	../libusb/source/CDCSetControlLineStateRequest.c	/^uint8_t CDCSetControlLineStateRequest_IsDtePresent($/;"	f
CDCUnionDescriptor	../libusb/include/CDCDescriptors.h	/^} __attribute__ ((packed)) CDCUnionDescriptor; \/* GCC *\/$/;"	t	typeref:struct:_CDCUnionDescriptor
CFSR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t CFSR;                         \/*!< Offset: 0x28  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon40
CHIP	../libchip/Makefile	/^CHIP=$(SERIE)4$/;"	m
CHIP	../libusb/Makefile	/^CHIP=$(SERIE)4$/;"	m
CHIP	Makefile	/^CHIP  = $(SERIE)4$/;"	m
CHIPID	../libchip/include/SAM3S.h	7434;"	d
CHIPID_CIDR	../libchip/include/SAM3S.h	/^  RoReg CHIPID_CIDR; \/**< \\brief (Chipid Offset: 0x0) Chip ID Register *\/$/;"	m	struct:__anon9
CHIPID_CIDR_ARCH_AT75Cxx	../libchip/include/SAM3S.h	816;"	d
CHIPID_CIDR_ARCH_AT91SAM7AQxx	../libchip/include/SAM3S.h	791;"	d
CHIPID_CIDR_ARCH_AT91SAM7Axx	../libchip/include/SAM3S.h	790;"	d
CHIPID_CIDR_ARCH_AT91SAM7Lxx	../libchip/include/SAM3S.h	796;"	d
CHIPID_CIDR_ARCH_AT91SAM7SExx	../libchip/include/SAM3S.h	795;"	d
CHIPID_CIDR_ARCH_AT91SAM7SLxx	../libchip/include/SAM3S.h	798;"	d
CHIPID_CIDR_ARCH_AT91SAM7Sxx	../libchip/include/SAM3S.h	793;"	d
CHIPID_CIDR_ARCH_AT91SAM7XCxx	../libchip/include/SAM3S.h	794;"	d
CHIPID_CIDR_ARCH_AT91SAM7Xxx	../libchip/include/SAM3S.h	797;"	d
CHIPID_CIDR_ARCH_AT91SAM9XExx	../libchip/include/SAM3S.h	782;"	d
CHIPID_CIDR_ARCH_AT91SAM9xx	../libchip/include/SAM3S.h	781;"	d
CHIPID_CIDR_ARCH_AT91x34	../libchip/include/SAM3S.h	783;"	d
CHIPID_CIDR_ARCH_AT91x40	../libchip/include/SAM3S.h	787;"	d
CHIPID_CIDR_ARCH_AT91x42	../libchip/include/SAM3S.h	788;"	d
CHIPID_CIDR_ARCH_AT91x55	../libchip/include/SAM3S.h	789;"	d
CHIPID_CIDR_ARCH_AT91x63	../libchip/include/SAM3S.h	792;"	d
CHIPID_CIDR_ARCH_AT91x92	../libchip/include/SAM3S.h	808;"	d
CHIPID_CIDR_ARCH_CAP11	../libchip/include/SAM3S.h	786;"	d
CHIPID_CIDR_ARCH_CAP7	../libchip/include/SAM3S.h	784;"	d
CHIPID_CIDR_ARCH_CAP9	../libchip/include/SAM3S.h	785;"	d
CHIPID_CIDR_ARCH_Msk	../libchip/include/SAM3S.h	780;"	d
CHIPID_CIDR_ARCH_Pos	../libchip/include/SAM3S.h	779;"	d
CHIPID_CIDR_ARCH_SAM3AxC	../libchip/include/SAM3S.h	801;"	d
CHIPID_CIDR_ARCH_SAM3NxA	../libchip/include/SAM3S.h	809;"	d
CHIPID_CIDR_ARCH_SAM3NxB	../libchip/include/SAM3S.h	810;"	d
CHIPID_CIDR_ARCH_SAM3NxC	../libchip/include/SAM3S.h	811;"	d
CHIPID_CIDR_ARCH_SAM3SDxA	../libchip/include/SAM3S.h	812;"	d
CHIPID_CIDR_ARCH_SAM3SDxB	../libchip/include/SAM3S.h	813;"	d
CHIPID_CIDR_ARCH_SAM3SDxC	../libchip/include/SAM3S.h	814;"	d
CHIPID_CIDR_ARCH_SAM3SxA	../libchip/include/SAM3S.h	805;"	d
CHIPID_CIDR_ARCH_SAM3SxB	../libchip/include/SAM3S.h	806;"	d
CHIPID_CIDR_ARCH_SAM3SxC	../libchip/include/SAM3S.h	807;"	d
CHIPID_CIDR_ARCH_SAM3UxC	../libchip/include/SAM3S.h	799;"	d
CHIPID_CIDR_ARCH_SAM3UxE	../libchip/include/SAM3S.h	800;"	d
CHIPID_CIDR_ARCH_SAM3XxC	../libchip/include/SAM3S.h	802;"	d
CHIPID_CIDR_ARCH_SAM3XxE	../libchip/include/SAM3S.h	803;"	d
CHIPID_CIDR_ARCH_SAM3XxG	../libchip/include/SAM3S.h	804;"	d
CHIPID_CIDR_ARCH_SAM5A	../libchip/include/SAM3S.h	815;"	d
CHIPID_CIDR_EPROC_ARM7TDMI	../libchip/include/SAM3S.h	732;"	d
CHIPID_CIDR_EPROC_ARM920T	../libchip/include/SAM3S.h	734;"	d
CHIPID_CIDR_EPROC_ARM926EJS	../libchip/include/SAM3S.h	735;"	d
CHIPID_CIDR_EPROC_ARM946ES	../libchip/include/SAM3S.h	731;"	d
CHIPID_CIDR_EPROC_CA5	../libchip/include/SAM3S.h	736;"	d
CHIPID_CIDR_EPROC_CM3	../libchip/include/SAM3S.h	733;"	d
CHIPID_CIDR_EPROC_Msk	../libchip/include/SAM3S.h	730;"	d
CHIPID_CIDR_EPROC_Pos	../libchip/include/SAM3S.h	729;"	d
CHIPID_CIDR_EXT	../libchip/include/SAM3S.h	824;"	d
CHIPID_CIDR_NVPSIZ2_1024K	../libchip/include/SAM3S.h	759;"	d
CHIPID_CIDR_NVPSIZ2_128K	../libchip/include/SAM3S.h	756;"	d
CHIPID_CIDR_NVPSIZ2_16K	../libchip/include/SAM3S.h	753;"	d
CHIPID_CIDR_NVPSIZ2_2048K	../libchip/include/SAM3S.h	760;"	d
CHIPID_CIDR_NVPSIZ2_256K	../libchip/include/SAM3S.h	757;"	d
CHIPID_CIDR_NVPSIZ2_32K	../libchip/include/SAM3S.h	754;"	d
CHIPID_CIDR_NVPSIZ2_512K	../libchip/include/SAM3S.h	758;"	d
CHIPID_CIDR_NVPSIZ2_64K	../libchip/include/SAM3S.h	755;"	d
CHIPID_CIDR_NVPSIZ2_8K	../libchip/include/SAM3S.h	752;"	d
CHIPID_CIDR_NVPSIZ2_Msk	../libchip/include/SAM3S.h	750;"	d
CHIPID_CIDR_NVPSIZ2_NONE	../libchip/include/SAM3S.h	751;"	d
CHIPID_CIDR_NVPSIZ2_Pos	../libchip/include/SAM3S.h	749;"	d
CHIPID_CIDR_NVPSIZ_1024K	../libchip/include/SAM3S.h	747;"	d
CHIPID_CIDR_NVPSIZ_128K	../libchip/include/SAM3S.h	744;"	d
CHIPID_CIDR_NVPSIZ_16K	../libchip/include/SAM3S.h	741;"	d
CHIPID_CIDR_NVPSIZ_2048K	../libchip/include/SAM3S.h	748;"	d
CHIPID_CIDR_NVPSIZ_256K	../libchip/include/SAM3S.h	745;"	d
CHIPID_CIDR_NVPSIZ_32K	../libchip/include/SAM3S.h	742;"	d
CHIPID_CIDR_NVPSIZ_512K	../libchip/include/SAM3S.h	746;"	d
CHIPID_CIDR_NVPSIZ_64K	../libchip/include/SAM3S.h	743;"	d
CHIPID_CIDR_NVPSIZ_8K	../libchip/include/SAM3S.h	740;"	d
CHIPID_CIDR_NVPSIZ_Msk	../libchip/include/SAM3S.h	738;"	d
CHIPID_CIDR_NVPSIZ_NONE	../libchip/include/SAM3S.h	739;"	d
CHIPID_CIDR_NVPSIZ_Pos	../libchip/include/SAM3S.h	737;"	d
CHIPID_CIDR_NVPTYP_FLASH	../libchip/include/SAM3S.h	821;"	d
CHIPID_CIDR_NVPTYP_Msk	../libchip/include/SAM3S.h	818;"	d
CHIPID_CIDR_NVPTYP_Pos	../libchip/include/SAM3S.h	817;"	d
CHIPID_CIDR_NVPTYP_ROM	../libchip/include/SAM3S.h	819;"	d
CHIPID_CIDR_NVPTYP_ROMLESS	../libchip/include/SAM3S.h	820;"	d
CHIPID_CIDR_NVPTYP_ROM_FLASH	../libchip/include/SAM3S.h	822;"	d
CHIPID_CIDR_NVPTYP_SRAM	../libchip/include/SAM3S.h	823;"	d
CHIPID_CIDR_SRAMSIZ_112K	../libchip/include/SAM3S.h	767;"	d
CHIPID_CIDR_SRAMSIZ_128K	../libchip/include/SAM3S.h	775;"	d
CHIPID_CIDR_SRAMSIZ_160K	../libchip/include/SAM3S.h	770;"	d
CHIPID_CIDR_SRAMSIZ_16K	../libchip/include/SAM3S.h	772;"	d
CHIPID_CIDR_SRAMSIZ_1K	../libchip/include/SAM3S.h	764;"	d
CHIPID_CIDR_SRAMSIZ_256K	../libchip/include/SAM3S.h	776;"	d
CHIPID_CIDR_SRAMSIZ_2K	../libchip/include/SAM3S.h	765;"	d
CHIPID_CIDR_SRAMSIZ_32K	../libchip/include/SAM3S.h	773;"	d
CHIPID_CIDR_SRAMSIZ_48K	../libchip/include/SAM3S.h	763;"	d
CHIPID_CIDR_SRAMSIZ_4K	../libchip/include/SAM3S.h	768;"	d
CHIPID_CIDR_SRAMSIZ_512K	../libchip/include/SAM3S.h	778;"	d
CHIPID_CIDR_SRAMSIZ_64K	../libchip/include/SAM3S.h	774;"	d
CHIPID_CIDR_SRAMSIZ_6K	../libchip/include/SAM3S.h	766;"	d
CHIPID_CIDR_SRAMSIZ_80K	../libchip/include/SAM3S.h	769;"	d
CHIPID_CIDR_SRAMSIZ_8K	../libchip/include/SAM3S.h	771;"	d
CHIPID_CIDR_SRAMSIZ_96K	../libchip/include/SAM3S.h	777;"	d
CHIPID_CIDR_SRAMSIZ_Msk	../libchip/include/SAM3S.h	762;"	d
CHIPID_CIDR_SRAMSIZ_Pos	../libchip/include/SAM3S.h	761;"	d
CHIPID_CIDR_VERSION_Msk	../libchip/include/SAM3S.h	728;"	d
CHIPID_CIDR_VERSION_Pos	../libchip/include/SAM3S.h	727;"	d
CHIPID_EXID	../libchip/include/SAM3S.h	/^  RoReg CHIPID_EXID; \/**< \\brief (Chipid Offset: 0x4) Chip ID Extension Register *\/$/;"	m	struct:__anon9
CHIPID_EXID_EXID_Msk	../libchip/include/SAM3S.h	827;"	d
CHIPID_EXID_EXID_Pos	../libchip/include/SAM3S.h	826;"	d
CHIPLIB	Makefile	/^CHIPLIB = -lchip_$(CHIP)_rel$/;"	m
CHIP_FLASH_IAP_ADDRESS	../libchip/include/efc.h	80;"	d
CHIP_USB_ENDPOINTS_BANKS	../libusb/include/USBD_HAL.h	76;"	d
CHIP_USB_ENDPOINTS_MAXPACKETSIZE	../libusb/include/USBD_HAL.h	65;"	d
CHIP_USB_NUMENDPOINTS	../libusb/include/USBD_HAL.h	62;"	d
CHIP_USB_PULLUP_INTERNAL	../libusb/include/USBD_HAL.h	59;"	d
CHIP_USB_UDP	../libusb/include/USBD_HAL.h	56;"	d
CID0	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t CID0;                         \/*!< Offset:       ITM Component  Identification Register #0 *\/$/;"	m	struct:__anon42
CID1	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t CID1;                         \/*!< Offset:       ITM Component  Identification Register #1 *\/$/;"	m	struct:__anon42
CID2	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t CID2;                         \/*!< Offset:       ITM Component  Identification Register #2 *\/$/;"	m	struct:__anon42
CID3	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t CID3;                         \/*!< Offset:       ITM Component  Identification Register #3 *\/$/;"	m	struct:__anon42
CKGR_MCFR	../libchip/include/SAM3S.h	/^  RoReg CKGR_MCFR;     \/**< \\brief (Pmc Offset: 0x0024) Main Clock Frequency Register *\/$/;"	m	struct:__anon18
CKGR_MCFR_MAINFRDY	../libchip/include/SAM3S.h	3563;"	d
CKGR_MCFR_MAINF_Msk	../libchip/include/SAM3S.h	3562;"	d
CKGR_MCFR_MAINF_Pos	../libchip/include/SAM3S.h	3561;"	d
CKGR_MOR	../libchip/include/SAM3S.h	/^  RwReg CKGR_MOR;      \/**< \\brief (Pmc Offset: 0x0020) Main Oscillator Register *\/$/;"	m	struct:__anon18
CKGR_MOR_CFDEN	../libchip/include/SAM3S.h	3559;"	d
CKGR_MOR_KEY	../libchip/include/SAM3S.h	3557;"	d
CKGR_MOR_KEY_Msk	../libchip/include/SAM3S.h	3556;"	d
CKGR_MOR_KEY_Pos	../libchip/include/SAM3S.h	3555;"	d
CKGR_MOR_MOSCRCEN	../libchip/include/SAM3S.h	3546;"	d
CKGR_MOR_MOSCRCF_12MHZ	../libchip/include/SAM3S.h	3551;"	d
CKGR_MOR_MOSCRCF_4MHZ	../libchip/include/SAM3S.h	3549;"	d
CKGR_MOR_MOSCRCF_8MHZ	../libchip/include/SAM3S.h	3550;"	d
CKGR_MOR_MOSCRCF_Msk	../libchip/include/SAM3S.h	3548;"	d
CKGR_MOR_MOSCRCF_Pos	../libchip/include/SAM3S.h	3547;"	d
CKGR_MOR_MOSCSEL	../libchip/include/SAM3S.h	3558;"	d
CKGR_MOR_MOSCXTBY	../libchip/include/SAM3S.h	3544;"	d
CKGR_MOR_MOSCXTEN	../libchip/include/SAM3S.h	3543;"	d
CKGR_MOR_MOSCXTST	../libchip/include/SAM3S.h	3554;"	d
CKGR_MOR_MOSCXTST_Msk	../libchip/include/SAM3S.h	3553;"	d
CKGR_MOR_MOSCXTST_Pos	../libchip/include/SAM3S.h	3552;"	d
CKGR_MOR_WAITMODE	../libchip/include/SAM3S.h	3545;"	d
CKGR_PLLAR	../libchip/include/SAM3S.h	/^  RwReg CKGR_PLLAR;    \/**< \\brief (Pmc Offset: 0x0028) PLLA Register *\/$/;"	m	struct:__anon18
CKGR_PLLAR_DIVA	../libchip/include/SAM3S.h	3567;"	d
CKGR_PLLAR_DIVA_Msk	../libchip/include/SAM3S.h	3566;"	d
CKGR_PLLAR_DIVA_Pos	../libchip/include/SAM3S.h	3565;"	d
CKGR_PLLAR_MULA	../libchip/include/SAM3S.h	3573;"	d
CKGR_PLLAR_MULA_Msk	../libchip/include/SAM3S.h	3572;"	d
CKGR_PLLAR_MULA_Pos	../libchip/include/SAM3S.h	3571;"	d
CKGR_PLLAR_PLLACOUNT	../libchip/include/SAM3S.h	3570;"	d
CKGR_PLLAR_PLLACOUNT_Msk	../libchip/include/SAM3S.h	3569;"	d
CKGR_PLLAR_PLLACOUNT_Pos	../libchip/include/SAM3S.h	3568;"	d
CKGR_PLLAR_STUCKTO1	../libchip/include/SAM3S.h	3574;"	d
CKGR_PLLBR	../libchip/include/SAM3S.h	/^  RwReg CKGR_PLLBR;    \/**< \\brief (Pmc Offset: 0x002C) PLLB Register *\/$/;"	m	struct:__anon18
CKGR_PLLBR_DIVB	../libchip/include/SAM3S.h	3578;"	d
CKGR_PLLBR_DIVB_Msk	../libchip/include/SAM3S.h	3577;"	d
CKGR_PLLBR_DIVB_Pos	../libchip/include/SAM3S.h	3576;"	d
CKGR_PLLBR_MULB	../libchip/include/SAM3S.h	3584;"	d
CKGR_PLLBR_MULB_Msk	../libchip/include/SAM3S.h	3583;"	d
CKGR_PLLBR_MULB_Pos	../libchip/include/SAM3S.h	3582;"	d
CKGR_PLLBR_PLLBCOUNT	../libchip/include/SAM3S.h	3581;"	d
CKGR_PLLBR_PLLBCOUNT_Msk	../libchip/include/SAM3S.h	3580;"	d
CKGR_PLLBR_PLLBCOUNT_Pos	../libchip/include/SAM3S.h	3579;"	d
CLEAR_CSR	../libusb/source/USBD_HAL.c	116;"	d	file:
CLOCK_TIMEOUT	board/system.c	68;"	d	file:
CPUID	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t CPUID;                        \/*!< Offset: 0x00  CPU ID Base Register                                  *\/$/;"	m	struct:__anon40
CRCCU	../libchip/include/SAM3S.h	7428;"	d
CRCCU_CR	../libchip/include/SAM3S.h	/^  WoReg CRCCU_CR;      \/**< \\brief (Crccu Offset: 0x00000034) CRCCU Control Register *\/$/;"	m	struct:__anon10
CRCCU_CR_RESET	../libchip/include/SAM3S.h	878;"	d
CRCCU_ComputeCrc	../libchip/source/crccu.c	/^extern uint32_t CRCCU_ComputeCrc( Crccu* pCrccu )$/;"	f
CRCCU_Configure	../libchip/source/crccu.c	/^extern void CRCCU_Configure( Crccu* pCrccu, uint32_t dwDscrAddr, uint32_t dwMode )$/;"	f
CRCCU_DMA_DIS	../libchip/include/SAM3S.h	/^  WoReg CRCCU_DMA_DIS; \/**< \\brief (Crccu Offset: 0x0000000C) CRCCU DMA Disable Register *\/$/;"	m	struct:__anon10
CRCCU_DMA_DIS_DMADIS	../libchip/include/SAM3S.h	866;"	d
CRCCU_DMA_EN	../libchip/include/SAM3S.h	/^  WoReg CRCCU_DMA_EN;  \/**< \\brief (Crccu Offset: 0x00000008) CRCCU DMA Enable Register *\/$/;"	m	struct:__anon10
CRCCU_DMA_EN_DMAEN	../libchip/include/SAM3S.h	864;"	d
CRCCU_DMA_IDR	../libchip/include/SAM3S.h	/^  WoReg CRCCU_DMA_IDR; \/**< \\brief (Crccu Offset: 0x00000018) CRCCU DMA Interrupt Disable Register *\/$/;"	m	struct:__anon10
CRCCU_DMA_IDR_DMAIDR	../libchip/include/SAM3S.h	872;"	d
CRCCU_DMA_IER	../libchip/include/SAM3S.h	/^  WoReg CRCCU_DMA_IER; \/**< \\brief (Crccu Offset: 0x00000014) CRCCU DMA Interrupt Enable Register *\/$/;"	m	struct:__anon10
CRCCU_DMA_IER_DMAIER	../libchip/include/SAM3S.h	870;"	d
CRCCU_DMA_IMR	../libchip/include/SAM3S.h	/^  RoReg CRCCU_DMA_IMR; \/**< \\brief (Crccu Offset: 0x0000001C) CRCCU DMA Interrupt Mask Register *\/$/;"	m	struct:__anon10
CRCCU_DMA_IMR_DMAIMR	../libchip/include/SAM3S.h	874;"	d
CRCCU_DMA_ISR	../libchip/include/SAM3S.h	/^  RoReg CRCCU_DMA_ISR; \/**< \\brief (Crccu Offset: 0x00000020) CRCCU DMA Interrupt Status Register *\/$/;"	m	struct:__anon10
CRCCU_DMA_ISR_DMAISR	../libchip/include/SAM3S.h	876;"	d
CRCCU_DMA_SR	../libchip/include/SAM3S.h	/^  RoReg CRCCU_DMA_SR;  \/**< \\brief (Crccu Offset: 0x00000010) CRCCU DMA Status Register *\/$/;"	m	struct:__anon10
CRCCU_DMA_SR_DMASR	../libchip/include/SAM3S.h	868;"	d
CRCCU_DSCR	../libchip/include/SAM3S.h	/^  RwReg CRCCU_DSCR;    \/**< \\brief (Crccu Offset: 0x00000000) CRCCU Descriptor Base Register *\/$/;"	m	struct:__anon10
CRCCU_DSCR_DSCR	../libchip/include/SAM3S.h	862;"	d
CRCCU_DSCR_DSCR_Msk	../libchip/include/SAM3S.h	861;"	d
CRCCU_DSCR_DSCR_Pos	../libchip/include/SAM3S.h	860;"	d
CRCCU_IDR	../libchip/include/SAM3S.h	/^  WoReg CRCCU_IDR;     \/**< \\brief (Crccu Offset: 0x00000044) CRCCU Interrupt Disable Register *\/$/;"	m	struct:__anon10
CRCCU_IDR_ERRIDR	../libchip/include/SAM3S.h	896;"	d
CRCCU_IER	../libchip/include/SAM3S.h	/^  WoReg CRCCU_IER;     \/**< \\brief (Crccu Offset: 0x00000040) CRCCU Interrupt Enable Register *\/$/;"	m	struct:__anon10
CRCCU_IER_ERRIER	../libchip/include/SAM3S.h	894;"	d
CRCCU_IMR	../libchip/include/SAM3S.h	/^  RoReg CRCCU_IMR;     \/**< \\brief (Crccu Offset: 0x00000048) CRCCU Interrupt Mask Register *\/$/;"	m	struct:__anon10
CRCCU_IMR_ERRIMR	../libchip/include/SAM3S.h	898;"	d
CRCCU_IRQn	../libchip/include/SAM3S.h	/^  CRCCU_IRQn           = 32, \/**< 32 SAM3S CRC Calculation Unit (CRCCU) *\/$/;"	e	enum:IRQn
CRCCU_ISR	../libchip/include/SAM3S.h	/^  RoReg CRCCU_ISR;     \/**< \\brief (Crccu Offset: 0x0000004C) CRCCU Interrupt Status Register *\/$/;"	m	struct:__anon10
CRCCU_ISR_ERRISR	../libchip/include/SAM3S.h	900;"	d
CRCCU_IrqHandler	../libchip/source/exceptions.c	/^WEAK void CRCCU_IrqHandler( void )$/;"	f
CRCCU_MR	../libchip/include/SAM3S.h	/^  RwReg CRCCU_MR;      \/**< \\brief (Crccu Offset: 0x00000038) CRCCU Mode Register *\/$/;"	m	struct:__anon10
CRCCU_MR_COMPARE	../libchip/include/SAM3S.h	881;"	d
CRCCU_MR_DIVIDER	../libchip/include/SAM3S.h	889;"	d
CRCCU_MR_DIVIDER_Msk	../libchip/include/SAM3S.h	888;"	d
CRCCU_MR_DIVIDER_Pos	../libchip/include/SAM3S.h	887;"	d
CRCCU_MR_ENABLE	../libchip/include/SAM3S.h	880;"	d
CRCCU_MR_PTYPE_CASTAGNOLI	../libchip/include/SAM3S.h	885;"	d
CRCCU_MR_PTYPE_CCIT16	../libchip/include/SAM3S.h	886;"	d
CRCCU_MR_PTYPE_CCIT8023	../libchip/include/SAM3S.h	884;"	d
CRCCU_MR_PTYPE_Msk	../libchip/include/SAM3S.h	883;"	d
CRCCU_MR_PTYPE_Pos	../libchip/include/SAM3S.h	882;"	d
CRCCU_ResetCrcValue	../libchip/source/crccu.c	/^extern void CRCCU_ResetCrcValue( Crccu* pCrccu )$/;"	f
CRCCU_SR	../libchip/include/SAM3S.h	/^  RoReg CRCCU_SR;      \/**< \\brief (Crccu Offset: 0x0000003C) CRCCU Status Register *\/$/;"	m	struct:__anon10
CRCCU_SR_CRC_Msk	../libchip/include/SAM3S.h	892;"	d
CRCCU_SR_CRC_Pos	../libchip/include/SAM3S.h	891;"	d
CRCCU_TIMEOUT	../libchip/source/crccu.c	71;"	d	file:
CROSS_COMPILE	../libchip/Makefile	/^CROSS_COMPILE = arm-none-eabi-$/;"	m
CROSS_COMPILE	../libusb/Makefile	/^CROSS_COMPILE = arm-none-eabi-$/;"	m
CROSS_COMPILE	Makefile	/^CROSS_COMPILE = arm-none-eabi-$/;"	m
CTRL	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t CTRL;                         \/*!< Offset: 0x00  SysTick Control and Status Register *\/$/;"	m	struct:__anon41
CTRL	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t CTRL;                         \/*!< Offset: 0x04  MPU Control Register                           *\/$/;"	m	struct:__anon45
C_OBJ	../libchip/Makefile	/^C_OBJ = $(filter-out $(C_OBJ_FILTER), $(C_OBJ_TEMP))$/;"	m
C_OBJ	../libusb/Makefile	/^C_OBJ = $(filter-out $(C_OBJ_FILTER), $(C_OBJ_TEMP))$/;"	m
C_OBJECTS	../libchip/Makefile	/^C_OBJECTS = $(addprefix $(PREFIX), $(C_OBJ))$/;"	m
C_OBJECTS	../libusb/Makefile	/^C_OBJECTS = $(addprefix $(PREFIX), $(C_OBJ))$/;"	m
C_OBJECTS	Makefile	/^C_OBJECTS  = $(patsubst %.c, %.o, $(notdir $(C_SRC)))$/;"	m
C_OBJ_FILTER	../libchip/Makefile	/^C_OBJ_FILTER = supc.o hsmci.o hsmci_pdc.o$/;"	m
C_OBJ_FILTER	../libusb/Makefile	/^C_OBJ_FILTER =$/;"	m
C_OBJ_TEMP	../libchip/Makefile	/^C_OBJ_TEMP = $(patsubst %.c, %.o, $(notdir $(C_SRC)))$/;"	m
C_OBJ_TEMP	../libusb/Makefile	/^C_OBJ_TEMP = $(patsubst %.c, %.o, $(notdir $(C_SRC)))$/;"	m
C_SRC	../libchip/Makefile	/^C_SRC  = $(wildcard source\/*.c)$/;"	m
C_SRC	../libusb/Makefile	/^C_SRC = $(wildcard source\/*.c)$/;"	m
CbkBuffFull	../libchip/include/pio_capture.h	/^    void (*CbkBuffFull)( struct _SpioCaptureInit* );$/;"	m	struct:_SpioCaptureInit
CbkDataReady	../libchip/include/pio_capture.h	/^    void (*CbkDataReady)( struct _SpioCaptureInit* );$/;"	m	struct:_SpioCaptureInit
CbkEndReception	../libchip/include/pio_capture.h	/^    void (*CbkEndReception)( struct _SpioCaptureInit* );$/;"	m	struct:_SpioCaptureInit
CbkOverrun	../libchip/include/pio_capture.h	/^    void (*CbkOverrun)( struct _SpioCaptureInit* );$/;"	m	struct:_SpioCaptureInit
Chipid	../libchip/include/SAM3S.h	/^} Chipid;$/;"	t	typeref:struct:__anon9
ComputeLockRange	../libchip/source/flashd.c	/^static void ComputeLockRange( uint32_t dwStart, uint32_t dwEnd, uint32_t *pdwActualStart, uint32_t *pdwActualEnd )$/;"	f	file:
ConfigureUsbClock	board/usb_console.c	/^static void ConfigureUsbClock(void)$/;"	f	file:
CoreDebug	../libchip/cmsis/core_cm3.h	727;"	d
CoreDebug_BASE	../libchip/cmsis/core_cm3.h	717;"	d
CoreDebug_DCRSR_REGSEL_Msk	../libchip/cmsis/core_cm3.h	670;"	d
CoreDebug_DCRSR_REGSEL_Pos	../libchip/cmsis/core_cm3.h	669;"	d
CoreDebug_DCRSR_REGWnR_Msk	../libchip/cmsis/core_cm3.h	667;"	d
CoreDebug_DCRSR_REGWnR_Pos	../libchip/cmsis/core_cm3.h	666;"	d
CoreDebug_DEMCR_MON_EN_Msk	../libchip/cmsis/core_cm3.h	686;"	d
CoreDebug_DEMCR_MON_EN_Pos	../libchip/cmsis/core_cm3.h	685;"	d
CoreDebug_DEMCR_MON_PEND_Msk	../libchip/cmsis/core_cm3.h	683;"	d
CoreDebug_DEMCR_MON_PEND_Pos	../libchip/cmsis/core_cm3.h	682;"	d
CoreDebug_DEMCR_MON_REQ_Msk	../libchip/cmsis/core_cm3.h	677;"	d
CoreDebug_DEMCR_MON_REQ_Pos	../libchip/cmsis/core_cm3.h	676;"	d
CoreDebug_DEMCR_MON_STEP_Msk	../libchip/cmsis/core_cm3.h	680;"	d
CoreDebug_DEMCR_MON_STEP_Pos	../libchip/cmsis/core_cm3.h	679;"	d
CoreDebug_DEMCR_TRCENA_Msk	../libchip/cmsis/core_cm3.h	674;"	d
CoreDebug_DEMCR_TRCENA_Pos	../libchip/cmsis/core_cm3.h	673;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	../libchip/cmsis/core_cm3.h	695;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	../libchip/cmsis/core_cm3.h	694;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	../libchip/cmsis/core_cm3.h	701;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	../libchip/cmsis/core_cm3.h	700;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	../libchip/cmsis/core_cm3.h	710;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	../libchip/cmsis/core_cm3.h	709;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	../libchip/cmsis/core_cm3.h	689;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	../libchip/cmsis/core_cm3.h	688;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	../libchip/cmsis/core_cm3.h	692;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	../libchip/cmsis/core_cm3.h	691;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	../libchip/cmsis/core_cm3.h	707;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	../libchip/cmsis/core_cm3.h	706;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	../libchip/cmsis/core_cm3.h	704;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	../libchip/cmsis/core_cm3.h	703;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	../libchip/cmsis/core_cm3.h	698;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	../libchip/cmsis/core_cm3.h	697;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	../libchip/cmsis/core_cm3.h	663;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	../libchip/cmsis/core_cm3.h	662;"	d
CoreDebug_DHCSR_C_HALT_Msk	../libchip/cmsis/core_cm3.h	660;"	d
CoreDebug_DHCSR_C_HALT_Pos	../libchip/cmsis/core_cm3.h	659;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	../libchip/cmsis/core_cm3.h	654;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	../libchip/cmsis/core_cm3.h	653;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	../libchip/cmsis/core_cm3.h	651;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	../libchip/cmsis/core_cm3.h	650;"	d
CoreDebug_DHCSR_C_STEP_Msk	../libchip/cmsis/core_cm3.h	657;"	d
CoreDebug_DHCSR_C_STEP_Pos	../libchip/cmsis/core_cm3.h	656;"	d
CoreDebug_DHCSR_DBGKEY_Msk	../libchip/cmsis/core_cm3.h	630;"	d
CoreDebug_DHCSR_DBGKEY_Pos	../libchip/cmsis/core_cm3.h	629;"	d
CoreDebug_DHCSR_S_HALT_Msk	../libchip/cmsis/core_cm3.h	645;"	d
CoreDebug_DHCSR_S_HALT_Pos	../libchip/cmsis/core_cm3.h	644;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	../libchip/cmsis/core_cm3.h	639;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	../libchip/cmsis/core_cm3.h	638;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	../libchip/cmsis/core_cm3.h	648;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	../libchip/cmsis/core_cm3.h	647;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	../libchip/cmsis/core_cm3.h	633;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	../libchip/cmsis/core_cm3.h	632;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	../libchip/cmsis/core_cm3.h	636;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	../libchip/cmsis/core_cm3.h	635;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	../libchip/cmsis/core_cm3.h	642;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	../libchip/cmsis/core_cm3.h	641;"	d
CoreDebug_Type	../libchip/cmsis/core_cm3.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon46
CrcDscr	../libchip/include/crccu.h	/^} CrcDscr ;$/;"	t	typeref:struct:__anon38
Crccu	../libchip/include/SAM3S.h	/^} Crccu;$/;"	t	typeref:struct:__anon10
DACC	../libchip/include/SAM3S.h	7425;"	d
DACC_ACR	../libchip/include/SAM3S.h	/^  RwReg DACC_ACR;      \/**< \\brief (Dacc Offset: 0x94) Analog Current Register *\/$/;"	m	struct:__anon11
DACC_ACR_IBCTLCH0	../libchip/include/SAM3S.h	1022;"	d
DACC_ACR_IBCTLCH0_Msk	../libchip/include/SAM3S.h	1021;"	d
DACC_ACR_IBCTLCH0_Pos	../libchip/include/SAM3S.h	1020;"	d
DACC_ACR_IBCTLCH1	../libchip/include/SAM3S.h	1025;"	d
DACC_ACR_IBCTLCH1_Msk	../libchip/include/SAM3S.h	1024;"	d
DACC_ACR_IBCTLCH1_Pos	../libchip/include/SAM3S.h	1023;"	d
DACC_ACR_IBCTLDACCORE	../libchip/include/SAM3S.h	1028;"	d
DACC_ACR_IBCTLDACCORE_Msk	../libchip/include/SAM3S.h	1027;"	d
DACC_ACR_IBCTLDACCORE_Pos	../libchip/include/SAM3S.h	1026;"	d
DACC_CDR	../libchip/include/SAM3S.h	/^  WoReg DACC_CDR;      \/**< \\brief (Dacc Offset: 0x20) Conversion Data Register *\/$/;"	m	struct:__anon11
DACC_CDR_DATA	../libchip/include/SAM3S.h	998;"	d
DACC_CDR_DATA_Msk	../libchip/include/SAM3S.h	997;"	d
DACC_CDR_DATA_Pos	../libchip/include/SAM3S.h	996;"	d
DACC_CHANNEL_0	../libchip/include/dacc.h	61;"	d
DACC_CHANNEL_1	../libchip/include/dacc.h	62;"	d
DACC_CHDR	../libchip/include/SAM3S.h	/^  WoReg DACC_CHDR;     \/**< \\brief (Dacc Offset: 0x14) Channel Disable Register *\/$/;"	m	struct:__anon11
DACC_CHDR_CH0	../libchip/include/SAM3S.h	990;"	d
DACC_CHDR_CH1	../libchip/include/SAM3S.h	991;"	d
DACC_CHER	../libchip/include/SAM3S.h	/^  WoReg DACC_CHER;     \/**< \\brief (Dacc Offset: 0x10) Channel Enable Register *\/$/;"	m	struct:__anon11
DACC_CHER_CH0	../libchip/include/SAM3S.h	987;"	d
DACC_CHER_CH1	../libchip/include/SAM3S.h	988;"	d
DACC_CHSR	../libchip/include/SAM3S.h	/^  RoReg DACC_CHSR;     \/**< \\brief (Dacc Offset: 0x18) Channel Status Register *\/$/;"	m	struct:__anon11
DACC_CHSR_CH0	../libchip/include/SAM3S.h	993;"	d
DACC_CHSR_CH1	../libchip/include/SAM3S.h	994;"	d
DACC_CR	../libchip/include/SAM3S.h	/^  WoReg DACC_CR;       \/**< \\brief (Dacc Offset: 0x00) Control Register *\/$/;"	m	struct:__anon11
DACC_CR_SWRST	../libchip/include/SAM3S.h	944;"	d
DACC_CfgAnalogCtrlReg	../libchip/include/dacc.h	109;"	d
DACC_CfgExtModeReg	../libchip/include/dacc.h	114;"	d
DACC_CfgModeReg	../libchip/include/dacc.h	71;"	d
DACC_DisableChannel	../libchip/include/dacc.h	85;"	d
DACC_DisableIt	../libchip/include/dacc.h	94;"	d
DACC_EnableChannel	../libchip/include/dacc.h	81;"	d
DACC_EnableDataReadyIt	../libchip/include/dacc.h	99;"	d
DACC_EnableIt	../libchip/include/dacc.h	89;"	d
DACC_GetAnalogCtrlReg	../libchip/include/dacc.h	119;"	d
DACC_GetChannelStatus	../libchip/include/dacc.h	103;"	d
DACC_GetInterruptMaskStatus	../libchip/include/dacc.h	105;"	d
DACC_GetLastConvertedData	../libchip/include/dacc.h	107;"	d
DACC_GetModeReg	../libchip/include/dacc.h	75;"	d
DACC_GetStatus	../libchip/include/dacc.h	101;"	d
DACC_IDR	../libchip/include/SAM3S.h	/^  WoReg DACC_IDR;      \/**< \\brief (Dacc Offset: 0x28) Interrupt Disable Register *\/$/;"	m	struct:__anon11
DACC_IDR_ENDTX	../libchip/include/SAM3S.h	1007;"	d
DACC_IDR_EOC	../libchip/include/SAM3S.h	1006;"	d
DACC_IDR_TXBUFE	../libchip/include/SAM3S.h	1008;"	d
DACC_IDR_TXRDY	../libchip/include/SAM3S.h	1005;"	d
DACC_IER	../libchip/include/SAM3S.h	/^  WoReg DACC_IER;      \/**< \\brief (Dacc Offset: 0x24) Interrupt Enable Register *\/$/;"	m	struct:__anon11
DACC_IER_ENDTX	../libchip/include/SAM3S.h	1002;"	d
DACC_IER_EOC	../libchip/include/SAM3S.h	1001;"	d
DACC_IER_TXBUFE	../libchip/include/SAM3S.h	1003;"	d
DACC_IER_TXRDY	../libchip/include/SAM3S.h	1000;"	d
DACC_IMR	../libchip/include/SAM3S.h	/^  RoReg DACC_IMR;      \/**< \\brief (Dacc Offset: 0x2C) Interrupt Mask Register *\/$/;"	m	struct:__anon11
DACC_IMR_ENDTX	../libchip/include/SAM3S.h	1012;"	d
DACC_IMR_EOC	../libchip/include/SAM3S.h	1011;"	d
DACC_IMR_TXBUFE	../libchip/include/SAM3S.h	1013;"	d
DACC_IMR_TXRDY	../libchip/include/SAM3S.h	1010;"	d
DACC_IRQn	../libchip/include/SAM3S.h	/^  DACC_IRQn            = 30, \/**< 30 SAM3S Digital To Analog Converter (DACC) *\/$/;"	e	enum:IRQn
DACC_ISR	../libchip/include/SAM3S.h	/^  RoReg DACC_ISR;      \/**< \\brief (Dacc Offset: 0x30) Interrupt Status Register *\/$/;"	m	struct:__anon11
DACC_ISR_ENDTX	../libchip/include/SAM3S.h	1017;"	d
DACC_ISR_EOC	../libchip/include/SAM3S.h	1016;"	d
DACC_ISR_TXBUFE	../libchip/include/SAM3S.h	1018;"	d
DACC_ISR_TXRDY	../libchip/include/SAM3S.h	1015;"	d
DACC_Initialize	../libchip/source/dacc.c	/^extern void DACC_Initialize( Dacc* pDACC,$/;"	f
DACC_MR	../libchip/include/SAM3S.h	/^  RwReg DACC_MR;       \/**< \\brief (Dacc Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon11
DACC_MR_FASTWKUP	../libchip/include/SAM3S.h	956;"	d
DACC_MR_MAXS	../libchip/include/SAM3S.h	967;"	d
DACC_MR_REFRESH	../libchip/include/SAM3S.h	959;"	d
DACC_MR_REFRESH_Msk	../libchip/include/SAM3S.h	958;"	d
DACC_MR_REFRESH_Pos	../libchip/include/SAM3S.h	957;"	d
DACC_MR_SLEEP	../libchip/include/SAM3S.h	955;"	d
DACC_MR_STARTUP_0	../libchip/include/SAM3S.h	970;"	d
DACC_MR_STARTUP_112	../libchip/include/SAM3S.h	977;"	d
DACC_MR_STARTUP_16	../libchip/include/SAM3S.h	972;"	d
DACC_MR_STARTUP_24	../libchip/include/SAM3S.h	973;"	d
DACC_MR_STARTUP_512	../libchip/include/SAM3S.h	978;"	d
DACC_MR_STARTUP_576	../libchip/include/SAM3S.h	979;"	d
DACC_MR_STARTUP_64	../libchip/include/SAM3S.h	974;"	d
DACC_MR_STARTUP_640	../libchip/include/SAM3S.h	980;"	d
DACC_MR_STARTUP_704	../libchip/include/SAM3S.h	981;"	d
DACC_MR_STARTUP_768	../libchip/include/SAM3S.h	982;"	d
DACC_MR_STARTUP_8	../libchip/include/SAM3S.h	971;"	d
DACC_MR_STARTUP_80	../libchip/include/SAM3S.h	975;"	d
DACC_MR_STARTUP_832	../libchip/include/SAM3S.h	983;"	d
DACC_MR_STARTUP_896	../libchip/include/SAM3S.h	984;"	d
DACC_MR_STARTUP_96	../libchip/include/SAM3S.h	976;"	d
DACC_MR_STARTUP_960	../libchip/include/SAM3S.h	985;"	d
DACC_MR_STARTUP_Msk	../libchip/include/SAM3S.h	969;"	d
DACC_MR_STARTUP_Pos	../libchip/include/SAM3S.h	968;"	d
DACC_MR_TAG	../libchip/include/SAM3S.h	964;"	d
DACC_MR_TAG_DIS	../libchip/include/SAM3S.h	965;"	d
DACC_MR_TAG_EN	../libchip/include/SAM3S.h	966;"	d
DACC_MR_TRGEN	../libchip/include/SAM3S.h	946;"	d
DACC_MR_TRGEN_DIS	../libchip/include/SAM3S.h	947;"	d
DACC_MR_TRGEN_EN	../libchip/include/SAM3S.h	948;"	d
DACC_MR_TRGSEL	../libchip/include/SAM3S.h	951;"	d
DACC_MR_TRGSEL_Msk	../libchip/include/SAM3S.h	950;"	d
DACC_MR_TRGSEL_Pos	../libchip/include/SAM3S.h	949;"	d
DACC_MR_USER_SEL_CHANNEL0	../libchip/include/SAM3S.h	962;"	d
DACC_MR_USER_SEL_CHANNEL1	../libchip/include/SAM3S.h	963;"	d
DACC_MR_USER_SEL_Msk	../libchip/include/SAM3S.h	961;"	d
DACC_MR_USER_SEL_Pos	../libchip/include/SAM3S.h	960;"	d
DACC_MR_WORD	../libchip/include/SAM3S.h	952;"	d
DACC_MR_WORD_HALF	../libchip/include/SAM3S.h	953;"	d
DACC_MR_WORD_WORD	../libchip/include/SAM3S.h	954;"	d
DACC_PTCR	../libchip/include/SAM3S.h	/^  WoReg DACC_PTCR;     \/**< \\brief (Dacc Offset: 0x120) Transfer Control Register *\/$/;"	m	struct:__anon11
DACC_PTCR_RXTDIS	../libchip/include/SAM3S.h	1072;"	d
DACC_PTCR_RXTEN	../libchip/include/SAM3S.h	1071;"	d
DACC_PTCR_TXTDIS	../libchip/include/SAM3S.h	1074;"	d
DACC_PTCR_TXTEN	../libchip/include/SAM3S.h	1073;"	d
DACC_PTSR	../libchip/include/SAM3S.h	/^  RoReg DACC_PTSR;     \/**< \\brief (Dacc Offset: 0x124) Transfer Status Register *\/$/;"	m	struct:__anon11
DACC_PTSR_RXTEN	../libchip/include/SAM3S.h	1076;"	d
DACC_PTSR_TXTEN	../libchip/include/SAM3S.h	1077;"	d
DACC_RCR	../libchip/include/SAM3S.h	/^  RwReg DACC_RCR;      \/**< \\brief (Dacc Offset: 0x104) Receive Counter Register *\/$/;"	m	struct:__anon11
DACC_RCR_RXCTR	../libchip/include/SAM3S.h	1045;"	d
DACC_RCR_RXCTR_Msk	../libchip/include/SAM3S.h	1044;"	d
DACC_RCR_RXCTR_Pos	../libchip/include/SAM3S.h	1043;"	d
DACC_RNCR	../libchip/include/SAM3S.h	/^  RwReg DACC_RNCR;     \/**< \\brief (Dacc Offset: 0x114) Receive Next Counter Register *\/$/;"	m	struct:__anon11
DACC_RNCR_RXNCTR	../libchip/include/SAM3S.h	1061;"	d
DACC_RNCR_RXNCTR_Msk	../libchip/include/SAM3S.h	1060;"	d
DACC_RNCR_RXNCTR_Pos	../libchip/include/SAM3S.h	1059;"	d
DACC_RNPR	../libchip/include/SAM3S.h	/^  RwReg DACC_RNPR;     \/**< \\brief (Dacc Offset: 0x110) Receive Next Pointer Register *\/$/;"	m	struct:__anon11
DACC_RNPR_RXNPTR	../libchip/include/SAM3S.h	1057;"	d
DACC_RNPR_RXNPTR_Msk	../libchip/include/SAM3S.h	1056;"	d
DACC_RNPR_RXNPTR_Pos	../libchip/include/SAM3S.h	1055;"	d
DACC_RPR	../libchip/include/SAM3S.h	/^  RwReg DACC_RPR;      \/**< \\brief (Dacc Offset: 0x100) Receive Pointer Register *\/$/;"	m	struct:__anon11
DACC_RPR_RXPTR	../libchip/include/SAM3S.h	1041;"	d
DACC_RPR_RXPTR_Msk	../libchip/include/SAM3S.h	1040;"	d
DACC_RPR_RXPTR_Pos	../libchip/include/SAM3S.h	1039;"	d
DACC_SetConversionData	../libchip/source/dacc.c	/^extern void DACC_SetConversionData( Dacc* pDACC, uint32_t dwData )$/;"	f
DACC_SoftReset	../libchip/include/dacc.h	79;"	d
DACC_StartConversion	../libchip/include/dacc.h	77;"	d
DACC_TCR	../libchip/include/SAM3S.h	/^  RwReg DACC_TCR;      \/**< \\brief (Dacc Offset: 0x10C) Transmit Counter Register *\/$/;"	m	struct:__anon11
DACC_TCR_TXCTR	../libchip/include/SAM3S.h	1053;"	d
DACC_TCR_TXCTR_Msk	../libchip/include/SAM3S.h	1052;"	d
DACC_TCR_TXCTR_Pos	../libchip/include/SAM3S.h	1051;"	d
DACC_TNCR	../libchip/include/SAM3S.h	/^  RwReg DACC_TNCR;     \/**< \\brief (Dacc Offset: 0x11C) Transmit Next Counter Register *\/$/;"	m	struct:__anon11
DACC_TNCR_TXNCTR	../libchip/include/SAM3S.h	1069;"	d
DACC_TNCR_TXNCTR_Msk	../libchip/include/SAM3S.h	1068;"	d
DACC_TNCR_TXNCTR_Pos	../libchip/include/SAM3S.h	1067;"	d
DACC_TNPR	../libchip/include/SAM3S.h	/^  RwReg DACC_TNPR;     \/**< \\brief (Dacc Offset: 0x118) Transmit Next Pointer Register *\/$/;"	m	struct:__anon11
DACC_TNPR_TXNPTR	../libchip/include/SAM3S.h	1065;"	d
DACC_TNPR_TXNPTR_Msk	../libchip/include/SAM3S.h	1064;"	d
DACC_TNPR_TXNPTR_Pos	../libchip/include/SAM3S.h	1063;"	d
DACC_TPR	../libchip/include/SAM3S.h	/^  RwReg DACC_TPR;      \/**< \\brief (Dacc Offset: 0x108) Transmit Pointer Register *\/$/;"	m	struct:__anon11
DACC_TPR_TXPTR	../libchip/include/SAM3S.h	1049;"	d
DACC_TPR_TXPTR_Msk	../libchip/include/SAM3S.h	1048;"	d
DACC_TPR_TXPTR_Pos	../libchip/include/SAM3S.h	1047;"	d
DACC_WPMR	../libchip/include/SAM3S.h	/^  RwReg DACC_WPMR;     \/**< \\brief (Dacc Offset: 0xE4) Write Protect Mode register *\/$/;"	m	struct:__anon11
DACC_WPMR_WPEN	../libchip/include/SAM3S.h	1030;"	d
DACC_WPMR_WPKEY	../libchip/include/SAM3S.h	1033;"	d
DACC_WPMR_WPKEY_Msk	../libchip/include/SAM3S.h	1032;"	d
DACC_WPMR_WPKEY_Pos	../libchip/include/SAM3S.h	1031;"	d
DACC_WPSR	../libchip/include/SAM3S.h	/^  RoReg DACC_WPSR;     \/**< \\brief (Dacc Offset: 0xE8) Write Protect Status register *\/$/;"	m	struct:__anon11
DACC_WPSR_WPROTADDR_Msk	../libchip/include/SAM3S.h	1037;"	d
DACC_WPSR_WPROTADDR_Pos	../libchip/include/SAM3S.h	1036;"	d
DACC_WPSR_WPROTERR	../libchip/include/SAM3S.h	1035;"	d
DACC_WriteBuffer	../libchip/source/dacc.c	/^extern uint32_t DACC_WriteBuffer( Dacc* pDACC, uint16_t *pwBuffer, uint32_t dwSize )$/;"	f
DAC_IrqHandler	../libchip/source/exceptions.c	/^WEAK void DAC_IrqHandler( void )$/;"	f
DCRDR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t DCRDR;                        \/*!< Offset: 0x08  Debug Core Register Data Register            *\/$/;"	m	struct:__anon46
DCRSR	../libchip/cmsis/core_cm3.h	/^  __O  uint32_t DCRSR;                        \/*!< Offset: 0x04  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon46
DEMCR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t DEMCR;                        \/*!< Offset: 0x0C  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon46
DFR	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t DFR;                          \/*!< Offset: 0x48  Debug Feature Register                                *\/$/;"	m	struct:__anon40
DFSR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t DFSR;                         \/*!< Offset: 0x30  Debug Fault Status Register                           *\/$/;"	m	struct:__anon40
DHCSR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t DHCSR;                        \/*!< Offset: 0x00  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon46
Dacc	../libchip/include/SAM3S.h	/^} Dacc;$/;"	t	typeref:struct:__anon11
DebugMon_Handler	../libchip/source/exceptions.c	/^WEAK void DebugMon_Handler( void )$/;"	f
DebugMonitor_IRQn	../libchip/include/SAM3S.h	/^  DebugMonitor_IRQn     = -4,  \/**< 12 Cortex-M3 Debug Monitor Interrupt     *\/$/;"	e	enum:IRQn
EBI_CS0_ADDR	../libchip/include/SAM3S.h	7699;"	d
EBI_CS1_ADDR	../libchip/include/SAM3S.h	7700;"	d
EBI_CS2_ADDR	../libchip/include/SAM3S.h	7701;"	d
EBI_CS3_ADDR	../libchip/include/SAM3S.h	7702;"	d
EEFC_FCR	../libchip/include/SAM3S.h	/^  WoReg EEFC_FCR; \/**< \\brief (Efc Offset: 0x04) EEFC Flash Command Register *\/$/;"	m	struct:__anon12
EEFC_FCR_FARG	../libchip/include/SAM3S.h	1108;"	d
EEFC_FCR_FARG_Msk	../libchip/include/SAM3S.h	1107;"	d
EEFC_FCR_FARG_Pos	../libchip/include/SAM3S.h	1106;"	d
EEFC_FCR_FCMD	../libchip/include/SAM3S.h	1105;"	d
EEFC_FCR_FCMD_Msk	../libchip/include/SAM3S.h	1104;"	d
EEFC_FCR_FCMD_Pos	../libchip/include/SAM3S.h	1103;"	d
EEFC_FCR_FKEY	../libchip/include/SAM3S.h	1111;"	d
EEFC_FCR_FKEY_Msk	../libchip/include/SAM3S.h	1110;"	d
EEFC_FCR_FKEY_Pos	../libchip/include/SAM3S.h	1109;"	d
EEFC_FMR	../libchip/include/SAM3S.h	/^  RwReg EEFC_FMR; \/**< \\brief (Efc Offset: 0x00) EEFC Flash Mode Register *\/$/;"	m	struct:__anon12
EEFC_FMR_FAM	../libchip/include/SAM3S.h	1101;"	d
EEFC_FMR_FRDY	../libchip/include/SAM3S.h	1097;"	d
EEFC_FMR_FWS	../libchip/include/SAM3S.h	1100;"	d
EEFC_FMR_FWS_Msk	../libchip/include/SAM3S.h	1099;"	d
EEFC_FMR_FWS_Pos	../libchip/include/SAM3S.h	1098;"	d
EEFC_FRR	../libchip/include/SAM3S.h	/^  RoReg EEFC_FRR; \/**< \\brief (Efc Offset: 0x0C) EEFC Flash Result Register *\/$/;"	m	struct:__anon12
EEFC_FRR_FVALUE_Msk	../libchip/include/SAM3S.h	1118;"	d
EEFC_FRR_FVALUE_Pos	../libchip/include/SAM3S.h	1117;"	d
EEFC_FSR	../libchip/include/SAM3S.h	/^  RoReg EEFC_FSR; \/**< \\brief (Efc Offset: 0x08) EEFC Flash Status Register *\/$/;"	m	struct:__anon12
EEFC_FSR_FCMDE	../libchip/include/SAM3S.h	1114;"	d
EEFC_FSR_FLOCKE	../libchip/include/SAM3S.h	1115;"	d
EEFC_FSR_FRDY	../libchip/include/SAM3S.h	1113;"	d
EEFC_IrqHandler	../libchip/source/exceptions.c	/^WEAK void EEFC_IrqHandler( void )$/;"	f
EFC	../libchip/include/SAM3S.h	7437;"	d
EFC_ComputeAddress	../libchip/source/efc.c	/^extern void EFC_ComputeAddress( Efc *efc, uint16_t wPage, uint16_t wOffset, uint32_t *pdwAddress )$/;"	f
EFC_DisableFrdyIt	../libchip/source/efc.c	/^extern void EFC_DisableFrdyIt( Efc* efc )$/;"	f
EFC_EnableFrdyIt	../libchip/source/efc.c	/^extern void EFC_EnableFrdyIt( Efc* efc )$/;"	f
EFC_FCMD_CFB	../libchip/include/efc.h	74;"	d
EFC_FCMD_CLB	../libchip/include/efc.h	71;"	d
EFC_FCMD_EA	../libchip/include/efc.h	69;"	d
EFC_FCMD_EWP	../libchip/include/efc.h	67;"	d
EFC_FCMD_EWPL	../libchip/include/efc.h	68;"	d
EFC_FCMD_GETD	../libchip/include/efc.h	64;"	d
EFC_FCMD_GFB	../libchip/include/efc.h	75;"	d
EFC_FCMD_GLB	../libchip/include/efc.h	72;"	d
EFC_FCMD_SFB	../libchip/include/efc.h	73;"	d
EFC_FCMD_SLB	../libchip/include/efc.h	70;"	d
EFC_FCMD_SPUI	../libchip/include/efc.h	77;"	d
EFC_FCMD_STUI	../libchip/include/efc.h	76;"	d
EFC_FCMD_WP	../libchip/include/efc.h	65;"	d
EFC_FCMD_WPL	../libchip/include/efc.h	66;"	d
EFC_GetResult	../libchip/source/efc.c	/^extern uint32_t EFC_GetResult( Efc* efc )$/;"	f
EFC_GetStatus	../libchip/source/efc.c	/^extern uint32_t EFC_GetStatus( Efc* efc )$/;"	f
EFC_IRQn	../libchip/include/SAM3S.h	/^  EFC_IRQn             =  6, \/**<  6 SAM3S Enhanced Embedded Flash Controller (EFC) *\/$/;"	e	enum:IRQn
EFC_PerformCommand	../libchip/source/efc.c	/^extern uint32_t EFC_PerformCommand( Efc* efc, uint32_t dwCommand, uint32_t dwArgument, uint32_t dwUseIAP )$/;"	f
EFC_SetWaitState	../libchip/source/efc.c	/^extern void EFC_SetWaitState( Efc* efc, uint8_t ucCycles )$/;"	f
EFC_StartCommand	../libchip/source/efc.c	/^extern void EFC_StartCommand( Efc* efc, uint32_t dwCommand, uint32_t dwArgument )$/;"	f
EFC_TranslateAddress	../libchip/source/efc.c	/^extern void EFC_TranslateAddress( Efc** ppEfc, uint32_t dwAddress, uint16_t* pwPage, uint16_t* pwOffset )$/;"	f
EP_READ	board/usb_console.c	32;"	d	file:
EP_WRITE	board/usb_console.c	33;"	d	file:
Efc	../libchip/include/SAM3S.h	/^} Efc;$/;"	t	typeref:struct:__anon12
Endpoint	../libusb/source/USBD_HAL.c	/^} Endpoint;$/;"	t	typeref:struct:__anon5	file:
FLASHD_ClearGPNVM	../libchip/source/flashd.c	/^extern uint32_t FLASHD_ClearGPNVM( uint8_t ucGPNVM )$/;"	f
FLASHD_Erase	../libchip/source/flashd.c	/^extern uint32_t FLASHD_Erase( uint32_t dwAddress )$/;"	f
FLASHD_Initialize	../libchip/source/flashd.c	/^extern void FLASHD_Initialize( uint32_t dwMCk, uint32_t dwUseIAP )$/;"	f
FLASHD_IsGPNVMSet	../libchip/source/flashd.c	/^extern uint32_t FLASHD_IsGPNVMSet( uint8_t ucGPNVM )$/;"	f
FLASHD_IsLocked	../libchip/source/flashd.c	/^extern uint32_t FLASHD_IsLocked( uint32_t start, uint32_t end )$/;"	f
FLASHD_IsSecurityBitSet	../libchip/include/flashd.h	68;"	d
FLASHD_Lock	../libchip/source/flashd.c	/^extern uint32_t FLASHD_Lock( uint32_t start, uint32_t end, uint32_t *pActualStart, uint32_t *pActualEnd )$/;"	f
FLASHD_ReadUniqueID	../libchip/source/flashd.c	/^extern uint32_t FLASHD_ReadUniqueID( uint32_t* pdwUniqueID )$/;"	f
FLASHD_SetGPNVM	../libchip/source/flashd.c	/^extern uint32_t FLASHD_SetGPNVM( uint8_t ucGPNVM )$/;"	f
FLASHD_SetSecurityBit	../libchip/include/flashd.h	70;"	d
FLASHD_Unlock	../libchip/source/flashd.c	/^extern uint32_t FLASHD_Unlock( uint32_t start, uint32_t end, uint32_t *pActualStart, uint32_t *pActualEnd )$/;"	f
FLASHD_Write	../libchip/source/flashd.c	/^extern uint32_t FLASHD_Write( uint32_t dwAddress, const void *pvBuffer, uint32_t dwSize )$/;"	f
FindClockConfiguration	../libchip/source/pwmc.c	/^static uint16_t FindClockConfiguration($/;"	f	file:
GDB	Makefile	/^GDB = $(CROSS_COMPILE)gdb$/;"	m
GPBR	../libchip/include/SAM3S.h	7447;"	d
GetConfiguration	../libusb/source/USBDDriver.c	/^static void GetConfiguration(const USBDDriver *pDriver)$/;"	f	file:
GetDescriptor	../libusb/source/USBDDriver.c	/^static void GetDescriptor($/;"	f	file:
GetDeviceStatus	../libusb/source/USBDDriver.c	/^static void GetDeviceStatus(const USBDDriver *pDriver)$/;"	f	file:
GetEndpointStatus	../libusb/source/USBDDriver.c	/^static void GetEndpointStatus(uint8_t bEndpoint)$/;"	f	file:
GetInterface	../libusb/source/USBDDriver.c	/^static void GetInterface($/;"	f	file:
GetTickCount	board/timetick.c	/^extern uint32_t GetTickCount( void )$/;"	f
Gpbr	../libchip/include/SAM3S.h	/^} Gpbr;$/;"	t	typeref:struct:__anon13
HFSR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t HFSR;                         \/*!< Offset: 0x2C  Hard Fault Status Register                            *\/$/;"	m	struct:__anon40
HIDDKeyboardDriverDescriptors_INTERRUPTIN	../libusb/include/USBD_Config.h	238;"	d
HIDDKeyboardDriverDescriptors_INTERRUPTIN_POLLING	../libusb/include/USBD_Config.h	240;"	d
HIDDKeyboardDriverDescriptors_INTERRUPTOUT	../libusb/include/USBD_Config.h	242;"	d
HIDDKeyboardDriverDescriptors_INTERRUPTOUT_POLLING	../libusb/include/USBD_Config.h	244;"	d
HIDDMouseDriverDescriptors_INTERRUPTIN	../libusb/include/USBD_Config.h	261;"	d
HIDDMouseDriverDescriptors_INTERRUPTIN_POLLING	../libusb/include/USBD_Config.h	263;"	d
HIDDTransferDriverDescriptors_INTERRUPTIN	../libusb/include/USBD_Config.h	282;"	d
HIDDTransferDriverDescriptors_INTERRUPTIN_POLLING	../libusb/include/USBD_Config.h	284;"	d
HIDDTransferDriverDescriptors_INTERRUPTOUT	../libusb/include/USBD_Config.h	286;"	d
HIDDTransferDriverDescriptors_INTERRUPTOUT_POLLING	../libusb/include/USBD_Config.h	288;"	d
HSMCI	../libchip/include/SAM3S.h	7404;"	d
HSMCID_H	../libchip/include/hsmci.h	86;"	d
HSMCI_ARGR	../libchip/include/SAM3S.h	/^  RwReg HSMCI_ARGR;      \/**< \\brief (Hsmci Offset: 0x10) Argument Register *\/$/;"	m	struct:__anon14
HSMCI_ARGR_ARG	../libchip/include/SAM3S.h	1271;"	d
HSMCI_ARGR_ARG_Msk	../libchip/include/SAM3S.h	1270;"	d
HSMCI_ARGR_ARG_Pos	../libchip/include/SAM3S.h	1269;"	d
HSMCI_BLKR	../libchip/include/SAM3S.h	/^  RwReg HSMCI_BLKR;      \/**< \\brief (Hsmci Offset: 0x18) Block Register *\/$/;"	m	struct:__anon14
HSMCI_BLKR_BCNT_BLOCK	../libchip/include/SAM3S.h	1327;"	d
HSMCI_BLKR_BCNT_BYTE	../libchip/include/SAM3S.h	1326;"	d
HSMCI_BLKR_BCNT_MULTIPLE	../libchip/include/SAM3S.h	1325;"	d
HSMCI_BLKR_BCNT_Msk	../libchip/include/SAM3S.h	1324;"	d
HSMCI_BLKR_BCNT_Pos	../libchip/include/SAM3S.h	1323;"	d
HSMCI_BLKR_BLKLEN	../libchip/include/SAM3S.h	1330;"	d
HSMCI_BLKR_BLKLEN_Msk	../libchip/include/SAM3S.h	1329;"	d
HSMCI_BLKR_BLKLEN_Pos	../libchip/include/SAM3S.h	1328;"	d
HSMCI_CFG	../libchip/include/SAM3S.h	/^  RwReg HSMCI_CFG;       \/**< \\brief (Hsmci Offset: 0x54) Configuration Register *\/$/;"	m	struct:__anon14
HSMCI_CFG_FERRCTRL	../libchip/include/SAM3S.h	1469;"	d
HSMCI_CFG_FIFOMODE	../libchip/include/SAM3S.h	1468;"	d
HSMCI_CFG_HSMODE	../libchip/include/SAM3S.h	1470;"	d
HSMCI_CFG_LSYNC	../libchip/include/SAM3S.h	1471;"	d
HSMCI_CMDR	../libchip/include/SAM3S.h	/^  WoReg HSMCI_CMDR;      \/**< \\brief (Hsmci Offset: 0x14) Command Register *\/$/;"	m	struct:__anon14
HSMCI_CMDR_ATACS	../libchip/include/SAM3S.h	1318;"	d
HSMCI_CMDR_ATACS_COMPLETION	../libchip/include/SAM3S.h	1320;"	d
HSMCI_CMDR_ATACS_NORMAL	../libchip/include/SAM3S.h	1319;"	d
HSMCI_CMDR_BOOT_ACK	../libchip/include/SAM3S.h	1321;"	d
HSMCI_CMDR_CMDNB	../libchip/include/SAM3S.h	1275;"	d
HSMCI_CMDR_CMDNB_Msk	../libchip/include/SAM3S.h	1274;"	d
HSMCI_CMDR_CMDNB_Pos	../libchip/include/SAM3S.h	1273;"	d
HSMCI_CMDR_IOSPCMD_Msk	../libchip/include/SAM3S.h	1314;"	d
HSMCI_CMDR_IOSPCMD_Pos	../libchip/include/SAM3S.h	1313;"	d
HSMCI_CMDR_IOSPCMD_RESUME	../libchip/include/SAM3S.h	1317;"	d
HSMCI_CMDR_IOSPCMD_STD	../libchip/include/SAM3S.h	1315;"	d
HSMCI_CMDR_IOSPCMD_SUSPEND	../libchip/include/SAM3S.h	1316;"	d
HSMCI_CMDR_MAXLAT	../libchip/include/SAM3S.h	1295;"	d
HSMCI_CMDR_MAXLAT_5	../libchip/include/SAM3S.h	1296;"	d
HSMCI_CMDR_MAXLAT_64	../libchip/include/SAM3S.h	1297;"	d
HSMCI_CMDR_OPDCMD	../libchip/include/SAM3S.h	1292;"	d
HSMCI_CMDR_OPDCMD_OPENDRAIN	../libchip/include/SAM3S.h	1294;"	d
HSMCI_CMDR_OPDCMD_PUSHPULL	../libchip/include/SAM3S.h	1293;"	d
HSMCI_CMDR_RSPTYP_136_BIT	../libchip/include/SAM3S.h	1280;"	d
HSMCI_CMDR_RSPTYP_48_BIT	../libchip/include/SAM3S.h	1279;"	d
HSMCI_CMDR_RSPTYP_Msk	../libchip/include/SAM3S.h	1277;"	d
HSMCI_CMDR_RSPTYP_NORESP	../libchip/include/SAM3S.h	1278;"	d
HSMCI_CMDR_RSPTYP_Pos	../libchip/include/SAM3S.h	1276;"	d
HSMCI_CMDR_RSPTYP_R1B	../libchip/include/SAM3S.h	1281;"	d
HSMCI_CMDR_SPCMD_BOR	../libchip/include/SAM3S.h	1290;"	d
HSMCI_CMDR_SPCMD_CE_ATA	../libchip/include/SAM3S.h	1287;"	d
HSMCI_CMDR_SPCMD_EBO	../libchip/include/SAM3S.h	1291;"	d
HSMCI_CMDR_SPCMD_INIT	../libchip/include/SAM3S.h	1285;"	d
HSMCI_CMDR_SPCMD_IT_CMD	../libchip/include/SAM3S.h	1288;"	d
HSMCI_CMDR_SPCMD_IT_RESP	../libchip/include/SAM3S.h	1289;"	d
HSMCI_CMDR_SPCMD_Msk	../libchip/include/SAM3S.h	1283;"	d
HSMCI_CMDR_SPCMD_Pos	../libchip/include/SAM3S.h	1282;"	d
HSMCI_CMDR_SPCMD_STD	../libchip/include/SAM3S.h	1284;"	d
HSMCI_CMDR_SPCMD_SYNC	../libchip/include/SAM3S.h	1286;"	d
HSMCI_CMDR_TRCMD_Msk	../libchip/include/SAM3S.h	1299;"	d
HSMCI_CMDR_TRCMD_NO_DATA	../libchip/include/SAM3S.h	1300;"	d
HSMCI_CMDR_TRCMD_Pos	../libchip/include/SAM3S.h	1298;"	d
HSMCI_CMDR_TRCMD_START_DATA	../libchip/include/SAM3S.h	1301;"	d
HSMCI_CMDR_TRCMD_STOP_DATA	../libchip/include/SAM3S.h	1302;"	d
HSMCI_CMDR_TRDIR	../libchip/include/SAM3S.h	1303;"	d
HSMCI_CMDR_TRDIR_READ	../libchip/include/SAM3S.h	1305;"	d
HSMCI_CMDR_TRDIR_WRITE	../libchip/include/SAM3S.h	1304;"	d
HSMCI_CMDR_TRTYP_BLOCK	../libchip/include/SAM3S.h	1312;"	d
HSMCI_CMDR_TRTYP_BYTE	../libchip/include/SAM3S.h	1311;"	d
HSMCI_CMDR_TRTYP_MULTIPLE	../libchip/include/SAM3S.h	1309;"	d
HSMCI_CMDR_TRTYP_Msk	../libchip/include/SAM3S.h	1307;"	d
HSMCI_CMDR_TRTYP_Pos	../libchip/include/SAM3S.h	1306;"	d
HSMCI_CMDR_TRTYP_SINGLE	../libchip/include/SAM3S.h	1308;"	d
HSMCI_CMDR_TRTYP_STREAM	../libchip/include/SAM3S.h	1310;"	d
HSMCI_CR	../libchip/include/SAM3S.h	/^  WoReg HSMCI_CR;        \/**< \\brief (Hsmci Offset: 0x00) Control Register *\/$/;"	m	struct:__anon14
HSMCI_CR_MCIDIS	../libchip/include/SAM3S.h	1223;"	d
HSMCI_CR_MCIEN	../libchip/include/SAM3S.h	1222;"	d
HSMCI_CR_PWSDIS	../libchip/include/SAM3S.h	1225;"	d
HSMCI_CR_PWSEN	../libchip/include/SAM3S.h	1224;"	d
HSMCI_CR_SWRST	../libchip/include/SAM3S.h	1226;"	d
HSMCI_CSTOR	../libchip/include/SAM3S.h	/^  RwReg HSMCI_CSTOR;     \/**< \\brief (Hsmci Offset: 0x1C) Completion Signal Timeout Register *\/$/;"	m	struct:__anon14
HSMCI_CSTOR_CSTOCYC	../libchip/include/SAM3S.h	1334;"	d
HSMCI_CSTOR_CSTOCYC_Msk	../libchip/include/SAM3S.h	1333;"	d
HSMCI_CSTOR_CSTOCYC_Pos	../libchip/include/SAM3S.h	1332;"	d
HSMCI_CSTOR_CSTOMUL_1	../libchip/include/SAM3S.h	1337;"	d
HSMCI_CSTOR_CSTOMUL_1024	../libchip/include/SAM3S.h	1341;"	d
HSMCI_CSTOR_CSTOMUL_1048576	../libchip/include/SAM3S.h	1344;"	d
HSMCI_CSTOR_CSTOMUL_128	../libchip/include/SAM3S.h	1339;"	d
HSMCI_CSTOR_CSTOMUL_16	../libchip/include/SAM3S.h	1338;"	d
HSMCI_CSTOR_CSTOMUL_256	../libchip/include/SAM3S.h	1340;"	d
HSMCI_CSTOR_CSTOMUL_4096	../libchip/include/SAM3S.h	1342;"	d
HSMCI_CSTOR_CSTOMUL_65536	../libchip/include/SAM3S.h	1343;"	d
HSMCI_CSTOR_CSTOMUL_Msk	../libchip/include/SAM3S.h	1336;"	d
HSMCI_CSTOR_CSTOMUL_Pos	../libchip/include/SAM3S.h	1335;"	d
HSMCI_DTOR	../libchip/include/SAM3S.h	/^  RwReg HSMCI_DTOR;      \/**< \\brief (Hsmci Offset: 0x08) Data Timeout Register *\/$/;"	m	struct:__anon14
HSMCI_DTOR_DTOCYC	../libchip/include/SAM3S.h	1245;"	d
HSMCI_DTOR_DTOCYC_Msk	../libchip/include/SAM3S.h	1244;"	d
HSMCI_DTOR_DTOCYC_Pos	../libchip/include/SAM3S.h	1243;"	d
HSMCI_DTOR_DTOMUL_1	../libchip/include/SAM3S.h	1248;"	d
HSMCI_DTOR_DTOMUL_1024	../libchip/include/SAM3S.h	1252;"	d
HSMCI_DTOR_DTOMUL_1048576	../libchip/include/SAM3S.h	1255;"	d
HSMCI_DTOR_DTOMUL_128	../libchip/include/SAM3S.h	1250;"	d
HSMCI_DTOR_DTOMUL_16	../libchip/include/SAM3S.h	1249;"	d
HSMCI_DTOR_DTOMUL_256	../libchip/include/SAM3S.h	1251;"	d
HSMCI_DTOR_DTOMUL_4096	../libchip/include/SAM3S.h	1253;"	d
HSMCI_DTOR_DTOMUL_65536	../libchip/include/SAM3S.h	1254;"	d
HSMCI_DTOR_DTOMUL_Msk	../libchip/include/SAM3S.h	1247;"	d
HSMCI_DTOR_DTOMUL_Pos	../libchip/include/SAM3S.h	1246;"	d
HSMCI_FIFO	../libchip/include/SAM3S.h	/^  RwReg HSMCI_FIFO[256]; \/**< \\brief (Hsmci Offset: 0x200) FIFO Memory Aperture0 *\/$/;"	m	struct:__anon14
HSMCI_FIFO_DATA	../libchip/include/SAM3S.h	1529;"	d
HSMCI_FIFO_DATA_Msk	../libchip/include/SAM3S.h	1528;"	d
HSMCI_FIFO_DATA_Pos	../libchip/include/SAM3S.h	1527;"	d
HSMCI_IDR	../libchip/include/SAM3S.h	/^  WoReg HSMCI_IDR;       \/**< \\brief (Hsmci Offset: 0x48) Interrupt Disable Register *\/$/;"	m	struct:__anon14
HSMCI_IDR_ACKRCV	../libchip/include/SAM3S.h	1435;"	d
HSMCI_IDR_ACKRCVE	../libchip/include/SAM3S.h	1436;"	d
HSMCI_IDR_BLKE	../libchip/include/SAM3S.h	1415;"	d
HSMCI_IDR_CMDRDY	../libchip/include/SAM3S.h	1412;"	d
HSMCI_IDR_CSRCV	../libchip/include/SAM3S.h	1422;"	d
HSMCI_IDR_CSTOE	../libchip/include/SAM3S.h	1432;"	d
HSMCI_IDR_DCRCE	../libchip/include/SAM3S.h	1430;"	d
HSMCI_IDR_DTIP	../libchip/include/SAM3S.h	1416;"	d
HSMCI_IDR_DTOE	../libchip/include/SAM3S.h	1431;"	d
HSMCI_IDR_ENDRX	../libchip/include/SAM3S.h	1418;"	d
HSMCI_IDR_ENDTX	../libchip/include/SAM3S.h	1419;"	d
HSMCI_IDR_FIFOEMPTY	../libchip/include/SAM3S.h	1433;"	d
HSMCI_IDR_NOTBUSY	../libchip/include/SAM3S.h	1417;"	d
HSMCI_IDR_OVRE	../libchip/include/SAM3S.h	1437;"	d
HSMCI_IDR_RCRCE	../libchip/include/SAM3S.h	1427;"	d
HSMCI_IDR_RDIRE	../libchip/include/SAM3S.h	1426;"	d
HSMCI_IDR_RENDE	../libchip/include/SAM3S.h	1428;"	d
HSMCI_IDR_RINDE	../libchip/include/SAM3S.h	1425;"	d
HSMCI_IDR_RTOE	../libchip/include/SAM3S.h	1429;"	d
HSMCI_IDR_RXBUFF	../libchip/include/SAM3S.h	1423;"	d
HSMCI_IDR_RXRDY	../libchip/include/SAM3S.h	1413;"	d
HSMCI_IDR_SDIOIRQA	../libchip/include/SAM3S.h	1420;"	d
HSMCI_IDR_SDIOWAIT	../libchip/include/SAM3S.h	1421;"	d
HSMCI_IDR_TXBUFE	../libchip/include/SAM3S.h	1424;"	d
HSMCI_IDR_TXRDY	../libchip/include/SAM3S.h	1414;"	d
HSMCI_IDR_UNRE	../libchip/include/SAM3S.h	1438;"	d
HSMCI_IDR_XFRDONE	../libchip/include/SAM3S.h	1434;"	d
HSMCI_IER	../libchip/include/SAM3S.h	/^  WoReg HSMCI_IER;       \/**< \\brief (Hsmci Offset: 0x44) Interrupt Enable Register *\/$/;"	m	struct:__anon14
HSMCI_IER_ACKRCV	../libchip/include/SAM3S.h	1407;"	d
HSMCI_IER_ACKRCVE	../libchip/include/SAM3S.h	1408;"	d
HSMCI_IER_BLKE	../libchip/include/SAM3S.h	1387;"	d
HSMCI_IER_CMDRDY	../libchip/include/SAM3S.h	1384;"	d
HSMCI_IER_CSRCV	../libchip/include/SAM3S.h	1394;"	d
HSMCI_IER_CSTOE	../libchip/include/SAM3S.h	1404;"	d
HSMCI_IER_DCRCE	../libchip/include/SAM3S.h	1402;"	d
HSMCI_IER_DTIP	../libchip/include/SAM3S.h	1388;"	d
HSMCI_IER_DTOE	../libchip/include/SAM3S.h	1403;"	d
HSMCI_IER_ENDRX	../libchip/include/SAM3S.h	1390;"	d
HSMCI_IER_ENDTX	../libchip/include/SAM3S.h	1391;"	d
HSMCI_IER_FIFOEMPTY	../libchip/include/SAM3S.h	1405;"	d
HSMCI_IER_NOTBUSY	../libchip/include/SAM3S.h	1389;"	d
HSMCI_IER_OVRE	../libchip/include/SAM3S.h	1409;"	d
HSMCI_IER_RCRCE	../libchip/include/SAM3S.h	1399;"	d
HSMCI_IER_RDIRE	../libchip/include/SAM3S.h	1398;"	d
HSMCI_IER_RENDE	../libchip/include/SAM3S.h	1400;"	d
HSMCI_IER_RINDE	../libchip/include/SAM3S.h	1397;"	d
HSMCI_IER_RTOE	../libchip/include/SAM3S.h	1401;"	d
HSMCI_IER_RXBUFF	../libchip/include/SAM3S.h	1395;"	d
HSMCI_IER_RXRDY	../libchip/include/SAM3S.h	1385;"	d
HSMCI_IER_SDIOIRQA	../libchip/include/SAM3S.h	1392;"	d
HSMCI_IER_SDIOWAIT	../libchip/include/SAM3S.h	1393;"	d
HSMCI_IER_TXBUFE	../libchip/include/SAM3S.h	1396;"	d
HSMCI_IER_TXRDY	../libchip/include/SAM3S.h	1386;"	d
HSMCI_IER_UNRE	../libchip/include/SAM3S.h	1410;"	d
HSMCI_IER_XFRDONE	../libchip/include/SAM3S.h	1406;"	d
HSMCI_IMR	../libchip/include/SAM3S.h	/^  RoReg HSMCI_IMR;       \/**< \\brief (Hsmci Offset: 0x4C) Interrupt Mask Register *\/$/;"	m	struct:__anon14
HSMCI_IMR_ACKRCV	../libchip/include/SAM3S.h	1463;"	d
HSMCI_IMR_ACKRCVE	../libchip/include/SAM3S.h	1464;"	d
HSMCI_IMR_BLKE	../libchip/include/SAM3S.h	1443;"	d
HSMCI_IMR_CMDRDY	../libchip/include/SAM3S.h	1440;"	d
HSMCI_IMR_CSRCV	../libchip/include/SAM3S.h	1450;"	d
HSMCI_IMR_CSTOE	../libchip/include/SAM3S.h	1460;"	d
HSMCI_IMR_DCRCE	../libchip/include/SAM3S.h	1458;"	d
HSMCI_IMR_DTIP	../libchip/include/SAM3S.h	1444;"	d
HSMCI_IMR_DTOE	../libchip/include/SAM3S.h	1459;"	d
HSMCI_IMR_ENDRX	../libchip/include/SAM3S.h	1446;"	d
HSMCI_IMR_ENDTX	../libchip/include/SAM3S.h	1447;"	d
HSMCI_IMR_FIFOEMPTY	../libchip/include/SAM3S.h	1461;"	d
HSMCI_IMR_NOTBUSY	../libchip/include/SAM3S.h	1445;"	d
HSMCI_IMR_OVRE	../libchip/include/SAM3S.h	1465;"	d
HSMCI_IMR_RCRCE	../libchip/include/SAM3S.h	1455;"	d
HSMCI_IMR_RDIRE	../libchip/include/SAM3S.h	1454;"	d
HSMCI_IMR_RENDE	../libchip/include/SAM3S.h	1456;"	d
HSMCI_IMR_RINDE	../libchip/include/SAM3S.h	1453;"	d
HSMCI_IMR_RTOE	../libchip/include/SAM3S.h	1457;"	d
HSMCI_IMR_RXBUFF	../libchip/include/SAM3S.h	1451;"	d
HSMCI_IMR_RXRDY	../libchip/include/SAM3S.h	1441;"	d
HSMCI_IMR_SDIOIRQA	../libchip/include/SAM3S.h	1448;"	d
HSMCI_IMR_SDIOWAIT	../libchip/include/SAM3S.h	1449;"	d
HSMCI_IMR_TXBUFE	../libchip/include/SAM3S.h	1452;"	d
HSMCI_IMR_TXRDY	../libchip/include/SAM3S.h	1442;"	d
HSMCI_IMR_UNRE	../libchip/include/SAM3S.h	1466;"	d
HSMCI_IMR_XFRDONE	../libchip/include/SAM3S.h	1462;"	d
HSMCI_IRQn	../libchip/include/SAM3S.h	/^  HSMCI_IRQn           = 18, \/**< 18 SAM3S Multimedia Card Interface (HSMCI) *\/$/;"	e	enum:IRQn
HSMCI_MR	../libchip/include/SAM3S.h	/^  RwReg HSMCI_MR;        \/**< \\brief (Hsmci Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon14
HSMCI_MR_BLKLEN	../libchip/include/SAM3S.h	1241;"	d
HSMCI_MR_BLKLEN_Msk	../libchip/include/SAM3S.h	1240;"	d
HSMCI_MR_BLKLEN_Pos	../libchip/include/SAM3S.h	1239;"	d
HSMCI_MR_CLKDIV	../libchip/include/SAM3S.h	1230;"	d
HSMCI_MR_CLKDIV_Msk	../libchip/include/SAM3S.h	1229;"	d
HSMCI_MR_CLKDIV_Pos	../libchip/include/SAM3S.h	1228;"	d
HSMCI_MR_FBYTE	../libchip/include/SAM3S.h	1236;"	d
HSMCI_MR_PADV	../libchip/include/SAM3S.h	1237;"	d
HSMCI_MR_PDCMODE	../libchip/include/SAM3S.h	1238;"	d
HSMCI_MR_PWSDIV	../libchip/include/SAM3S.h	1233;"	d
HSMCI_MR_PWSDIV_Msk	../libchip/include/SAM3S.h	1232;"	d
HSMCI_MR_PWSDIV_Pos	../libchip/include/SAM3S.h	1231;"	d
HSMCI_MR_RDPROOF	../libchip/include/SAM3S.h	1234;"	d
HSMCI_MR_WRPROOF	../libchip/include/SAM3S.h	1235;"	d
HSMCI_PTCR	../libchip/include/SAM3S.h	/^  WoReg HSMCI_PTCR;      \/**< \\brief (Hsmci Offset: 0x120) Transfer Control Register *\/$/;"	m	struct:__anon14
HSMCI_PTCR_RXTDIS	../libchip/include/SAM3S.h	1520;"	d
HSMCI_PTCR_RXTEN	../libchip/include/SAM3S.h	1519;"	d
HSMCI_PTCR_TXTDIS	../libchip/include/SAM3S.h	1522;"	d
HSMCI_PTCR_TXTEN	../libchip/include/SAM3S.h	1521;"	d
HSMCI_PTSR	../libchip/include/SAM3S.h	/^  RoReg HSMCI_PTSR;      \/**< \\brief (Hsmci Offset: 0x124) Transfer Status Register *\/$/;"	m	struct:__anon14
HSMCI_PTSR_RXTEN	../libchip/include/SAM3S.h	1524;"	d
HSMCI_PTSR_TXTEN	../libchip/include/SAM3S.h	1525;"	d
HSMCI_RCR	../libchip/include/SAM3S.h	/^  RwReg HSMCI_RCR;       \/**< \\brief (Hsmci Offset: 0x104) Receive Counter Register *\/$/;"	m	struct:__anon14
HSMCI_RCR_RXCTR	../libchip/include/SAM3S.h	1493;"	d
HSMCI_RCR_RXCTR_Msk	../libchip/include/SAM3S.h	1492;"	d
HSMCI_RCR_RXCTR_Pos	../libchip/include/SAM3S.h	1491;"	d
HSMCI_RDR	../libchip/include/SAM3S.h	/^  RoReg HSMCI_RDR;       \/**< \\brief (Hsmci Offset: 0x30) Receive Data Register *\/$/;"	m	struct:__anon14
HSMCI_RDR_DATA_Msk	../libchip/include/SAM3S.h	1350;"	d
HSMCI_RDR_DATA_Pos	../libchip/include/SAM3S.h	1349;"	d
HSMCI_RNCR	../libchip/include/SAM3S.h	/^  RwReg HSMCI_RNCR;      \/**< \\brief (Hsmci Offset: 0x114) Receive Next Counter Register *\/$/;"	m	struct:__anon14
HSMCI_RNCR_RXNCTR	../libchip/include/SAM3S.h	1509;"	d
HSMCI_RNCR_RXNCTR_Msk	../libchip/include/SAM3S.h	1508;"	d
HSMCI_RNCR_RXNCTR_Pos	../libchip/include/SAM3S.h	1507;"	d
HSMCI_RNPR	../libchip/include/SAM3S.h	/^  RwReg HSMCI_RNPR;      \/**< \\brief (Hsmci Offset: 0x110) Receive Next Pointer Register *\/$/;"	m	struct:__anon14
HSMCI_RNPR_RXNPTR	../libchip/include/SAM3S.h	1505;"	d
HSMCI_RNPR_RXNPTR_Msk	../libchip/include/SAM3S.h	1504;"	d
HSMCI_RNPR_RXNPTR_Pos	../libchip/include/SAM3S.h	1503;"	d
HSMCI_RPR	../libchip/include/SAM3S.h	/^  RwReg HSMCI_RPR;       \/**< \\brief (Hsmci Offset: 0x100) Receive Pointer Register *\/$/;"	m	struct:__anon14
HSMCI_RPR_RXPTR	../libchip/include/SAM3S.h	1489;"	d
HSMCI_RPR_RXPTR_Msk	../libchip/include/SAM3S.h	1488;"	d
HSMCI_RPR_RXPTR_Pos	../libchip/include/SAM3S.h	1487;"	d
HSMCI_RSPR	../libchip/include/SAM3S.h	/^  RoReg HSMCI_RSPR[4];   \/**< \\brief (Hsmci Offset: 0x20) Response Register *\/$/;"	m	struct:__anon14
HSMCI_RSPR_RSP_Msk	../libchip/include/SAM3S.h	1347;"	d
HSMCI_RSPR_RSP_Pos	../libchip/include/SAM3S.h	1346;"	d
HSMCI_SDCR	../libchip/include/SAM3S.h	/^  RwReg HSMCI_SDCR;      \/**< \\brief (Hsmci Offset: 0x0C) SD\/SDIO Card Register *\/$/;"	m	struct:__anon14
HSMCI_SDCR_SDCBUS_1	../libchip/include/SAM3S.h	1265;"	d
HSMCI_SDCR_SDCBUS_4	../libchip/include/SAM3S.h	1266;"	d
HSMCI_SDCR_SDCBUS_8	../libchip/include/SAM3S.h	1267;"	d
HSMCI_SDCR_SDCBUS_Msk	../libchip/include/SAM3S.h	1264;"	d
HSMCI_SDCR_SDCBUS_Pos	../libchip/include/SAM3S.h	1263;"	d
HSMCI_SDCR_SDCSEL_Msk	../libchip/include/SAM3S.h	1258;"	d
HSMCI_SDCR_SDCSEL_Pos	../libchip/include/SAM3S.h	1257;"	d
HSMCI_SDCR_SDCSEL_SLOTA	../libchip/include/SAM3S.h	1259;"	d
HSMCI_SDCR_SDCSEL_SLOTB	../libchip/include/SAM3S.h	1260;"	d
HSMCI_SDCR_SDCSEL_SLOTC	../libchip/include/SAM3S.h	1261;"	d
HSMCI_SDCR_SDCSEL_SLOTD	../libchip/include/SAM3S.h	1262;"	d
HSMCI_SR	../libchip/include/SAM3S.h	/^  RoReg HSMCI_SR;        \/**< \\brief (Hsmci Offset: 0x40) Status Register *\/$/;"	m	struct:__anon14
HSMCI_SR_ACKRCV	../libchip/include/SAM3S.h	1379;"	d
HSMCI_SR_ACKRCVE	../libchip/include/SAM3S.h	1380;"	d
HSMCI_SR_BLKE	../libchip/include/SAM3S.h	1359;"	d
HSMCI_SR_CMDRDY	../libchip/include/SAM3S.h	1356;"	d
HSMCI_SR_CSRCV	../libchip/include/SAM3S.h	1366;"	d
HSMCI_SR_CSTOE	../libchip/include/SAM3S.h	1376;"	d
HSMCI_SR_DCRCE	../libchip/include/SAM3S.h	1374;"	d
HSMCI_SR_DTIP	../libchip/include/SAM3S.h	1360;"	d
HSMCI_SR_DTOE	../libchip/include/SAM3S.h	1375;"	d
HSMCI_SR_ENDRX	../libchip/include/SAM3S.h	1362;"	d
HSMCI_SR_ENDTX	../libchip/include/SAM3S.h	1363;"	d
HSMCI_SR_FIFOEMPTY	../libchip/include/SAM3S.h	1377;"	d
HSMCI_SR_NOTBUSY	../libchip/include/SAM3S.h	1361;"	d
HSMCI_SR_OVRE	../libchip/include/SAM3S.h	1381;"	d
HSMCI_SR_RCRCE	../libchip/include/SAM3S.h	1371;"	d
HSMCI_SR_RDIRE	../libchip/include/SAM3S.h	1370;"	d
HSMCI_SR_RENDE	../libchip/include/SAM3S.h	1372;"	d
HSMCI_SR_RINDE	../libchip/include/SAM3S.h	1369;"	d
HSMCI_SR_RTOE	../libchip/include/SAM3S.h	1373;"	d
HSMCI_SR_RXBUFF	../libchip/include/SAM3S.h	1367;"	d
HSMCI_SR_RXRDY	../libchip/include/SAM3S.h	1357;"	d
HSMCI_SR_SDIOIRQA	../libchip/include/SAM3S.h	1364;"	d
HSMCI_SR_SDIOWAIT	../libchip/include/SAM3S.h	1365;"	d
HSMCI_SR_TXBUFE	../libchip/include/SAM3S.h	1368;"	d
HSMCI_SR_TXRDY	../libchip/include/SAM3S.h	1358;"	d
HSMCI_SR_UNRE	../libchip/include/SAM3S.h	1382;"	d
HSMCI_SR_XFRDONE	../libchip/include/SAM3S.h	1378;"	d
HSMCI_TCR	../libchip/include/SAM3S.h	/^  RwReg HSMCI_TCR;       \/**< \\brief (Hsmci Offset: 0x10C) Transmit Counter Register *\/$/;"	m	struct:__anon14
HSMCI_TCR_TXCTR	../libchip/include/SAM3S.h	1501;"	d
HSMCI_TCR_TXCTR_Msk	../libchip/include/SAM3S.h	1500;"	d
HSMCI_TCR_TXCTR_Pos	../libchip/include/SAM3S.h	1499;"	d
HSMCI_TDR	../libchip/include/SAM3S.h	/^  WoReg HSMCI_TDR;       \/**< \\brief (Hsmci Offset: 0x34) Transmit Data Register *\/$/;"	m	struct:__anon14
HSMCI_TDR_DATA	../libchip/include/SAM3S.h	1354;"	d
HSMCI_TDR_DATA_Msk	../libchip/include/SAM3S.h	1353;"	d
HSMCI_TDR_DATA_Pos	../libchip/include/SAM3S.h	1352;"	d
HSMCI_TNCR	../libchip/include/SAM3S.h	/^  RwReg HSMCI_TNCR;      \/**< \\brief (Hsmci Offset: 0x11C) Transmit Next Counter Register *\/$/;"	m	struct:__anon14
HSMCI_TNCR_TXNCTR	../libchip/include/SAM3S.h	1517;"	d
HSMCI_TNCR_TXNCTR_Msk	../libchip/include/SAM3S.h	1516;"	d
HSMCI_TNCR_TXNCTR_Pos	../libchip/include/SAM3S.h	1515;"	d
HSMCI_TNPR	../libchip/include/SAM3S.h	/^  RwReg HSMCI_TNPR;      \/**< \\brief (Hsmci Offset: 0x118) Transmit Next Pointer Register *\/$/;"	m	struct:__anon14
HSMCI_TNPR_TXNPTR	../libchip/include/SAM3S.h	1513;"	d
HSMCI_TNPR_TXNPTR_Msk	../libchip/include/SAM3S.h	1512;"	d
HSMCI_TNPR_TXNPTR_Pos	../libchip/include/SAM3S.h	1511;"	d
HSMCI_TPR	../libchip/include/SAM3S.h	/^  RwReg HSMCI_TPR;       \/**< \\brief (Hsmci Offset: 0x108) Transmit Pointer Register *\/$/;"	m	struct:__anon14
HSMCI_TPR_TXPTR	../libchip/include/SAM3S.h	1497;"	d
HSMCI_TPR_TXPTR_Msk	../libchip/include/SAM3S.h	1496;"	d
HSMCI_TPR_TXPTR_Pos	../libchip/include/SAM3S.h	1495;"	d
HSMCI_WPMR	../libchip/include/SAM3S.h	/^  RwReg HSMCI_WPMR;      \/**< \\brief (Hsmci Offset: 0xE4) Write Protection Mode Register *\/$/;"	m	struct:__anon14
HSMCI_WPMR_WP_EN	../libchip/include/SAM3S.h	1473;"	d
HSMCI_WPMR_WP_KEY	../libchip/include/SAM3S.h	1476;"	d
HSMCI_WPMR_WP_KEY_Msk	../libchip/include/SAM3S.h	1475;"	d
HSMCI_WPMR_WP_KEY_Pos	../libchip/include/SAM3S.h	1474;"	d
HSMCI_WPSR	../libchip/include/SAM3S.h	/^  RoReg HSMCI_WPSR;      \/**< \\brief (Hsmci Offset: 0xE8) Write Protection Status Register *\/$/;"	m	struct:__anon14
HSMCI_WPSR_WP_VSRC_Msk	../libchip/include/SAM3S.h	1485;"	d
HSMCI_WPSR_WP_VSRC_Pos	../libchip/include/SAM3S.h	1484;"	d
HSMCI_WPSR_WP_VS_BOTH	../libchip/include/SAM3S.h	1483;"	d
HSMCI_WPSR_WP_VS_Msk	../libchip/include/SAM3S.h	1479;"	d
HSMCI_WPSR_WP_VS_NONE	../libchip/include/SAM3S.h	1480;"	d
HSMCI_WPSR_WP_VS_Pos	../libchip/include/SAM3S.h	1478;"	d
HSMCI_WPSR_WP_VS_RESET	../libchip/include/SAM3S.h	1482;"	d
HSMCI_WPSR_WP_VS_WRITE	../libchip/include/SAM3S.h	1481;"	d
HardFault_Handler	../libchip/source/exceptions.c	/^WEAK void HardFault_Handler( void )$/;"	f
Hsmci	../libchip/include/SAM3S.h	/^} Hsmci;$/;"	t	typeref:struct:__anon14
IABR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t IABR[8];                      \/*!< Offset: 0x200  Interrupt Active bit Register           *\/$/;"	m	struct:__anon39
ICER	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t ICER[8];                      \/*!< Offset: 0x080  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon39
ICPR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t ICPR[8];                      \/*!< Offset: 0x180  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon39
ICSR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t ICSR;                         \/*!< Offset: 0x04  Interrupt Control State Register                      *\/$/;"	m	struct:__anon40
ICTR	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t ICTR;                         \/*!< Offset: 0x04  Interrupt Control Type Register *\/$/;"	m	struct:__anon44
ID_ACC	../libchip/include/SAM3S.h	7394;"	d
ID_ADC	../libchip/include/SAM3S.h	7390;"	d
ID_CRCCU	../libchip/include/SAM3S.h	7393;"	d
ID_DACC	../libchip/include/SAM3S.h	7391;"	d
ID_EFC	../libchip/include/SAM3S.h	7370;"	d
ID_HSMCI	../libchip/include/SAM3S.h	7379;"	d
ID_PIOA	../libchip/include/SAM3S.h	7374;"	d
ID_PIOB	../libchip/include/SAM3S.h	7375;"	d
ID_PIOC	../libchip/include/SAM3S.h	7376;"	d
ID_PMC	../libchip/include/SAM3S.h	7369;"	d
ID_PWM	../libchip/include/SAM3S.h	7392;"	d
ID_RSTC	../libchip/include/SAM3S.h	7365;"	d
ID_RTC	../libchip/include/SAM3S.h	7366;"	d
ID_RTT	../libchip/include/SAM3S.h	7367;"	d
ID_SMC	../libchip/include/SAM3S.h	7373;"	d
ID_SPI	../libchip/include/SAM3S.h	7382;"	d
ID_SSC	../libchip/include/SAM3S.h	7383;"	d
ID_SUPC	../libchip/include/SAM3S.h	7364;"	d
ID_TC0	../libchip/include/SAM3S.h	7384;"	d
ID_TC1	../libchip/include/SAM3S.h	7385;"	d
ID_TC2	../libchip/include/SAM3S.h	7386;"	d
ID_TC3	../libchip/include/SAM3S.h	7387;"	d
ID_TC4	../libchip/include/SAM3S.h	7388;"	d
ID_TC5	../libchip/include/SAM3S.h	7389;"	d
ID_TWI0	../libchip/include/SAM3S.h	7380;"	d
ID_TWI1	../libchip/include/SAM3S.h	7381;"	d
ID_UART0	../libchip/include/SAM3S.h	7371;"	d
ID_UART1	../libchip/include/SAM3S.h	7372;"	d
ID_UDP	../libchip/include/SAM3S.h	7395;"	d
ID_USART0	../libchip/include/SAM3S.h	7377;"	d
ID_USART1	../libchip/include/SAM3S.h	7378;"	d
ID_WDT	../libchip/include/SAM3S.h	7368;"	d
IFLASH_ADDR	../libchip/include/SAM3S.h	7696;"	d
IFLASH_LOCK_REGION_SIZE	../libchip/include/SAM3S.h	7707;"	d
IFLASH_LOCK_REGION_SIZE	../libchip/include/SAM3S.h	7714;"	d
IFLASH_LOCK_REGION_SIZE	../libchip/include/SAM3S.h	7721;"	d
IFLASH_NB_OF_LOCK_BITS	../libchip/include/SAM3S.h	7709;"	d
IFLASH_NB_OF_LOCK_BITS	../libchip/include/SAM3S.h	7716;"	d
IFLASH_NB_OF_LOCK_BITS	../libchip/include/SAM3S.h	7723;"	d
IFLASH_NB_OF_PAGES	../libchip/include/SAM3S.h	7708;"	d
IFLASH_NB_OF_PAGES	../libchip/include/SAM3S.h	7715;"	d
IFLASH_NB_OF_PAGES	../libchip/include/SAM3S.h	7722;"	d
IFLASH_PAGE_SIZE	../libchip/include/SAM3S.h	7706;"	d
IFLASH_PAGE_SIZE	../libchip/include/SAM3S.h	7713;"	d
IFLASH_PAGE_SIZE	../libchip/include/SAM3S.h	7720;"	d
IFLASH_SIZE	../libchip/include/SAM3S.h	7705;"	d
IFLASH_SIZE	../libchip/include/SAM3S.h	7712;"	d
IFLASH_SIZE	../libchip/include/SAM3S.h	7719;"	d
IMCR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t IMCR;                         \/*!< Offset:       ITM Integration Mode Control Register     *\/$/;"	m	struct:__anon42
INCLUDES	../libchip/Makefile	/^INCLUDES = -I. -Iinclude -Icmsis$/;"	m
INCLUDES	../libusb/Makefile	/^INCLUDES = -Iinclude -I..\/libchip$/;"	m
INCLUDES	Makefile	/^INCLUDES  = -Iboard$/;"	m
IP	../libchip/cmsis/core_cm3.h	/^  __IO uint8_t  IP[240];                      \/*!< Offset: 0x300  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon39
IRAM_ADDR	../libchip/include/SAM3S.h	7698;"	d
IRAM_SIZE	../libchip/include/SAM3S.h	7710;"	d
IRAM_SIZE	../libchip/include/SAM3S.h	7717;"	d
IRAM_SIZE	../libchip/include/SAM3S.h	7724;"	d
IROM_ADDR	../libchip/include/SAM3S.h	7697;"	d
IRQn	../libchip/include/SAM3S.h	/^typedef enum IRQn$/;"	g
IRQn_Type	../libchip/include/SAM3S.h	/^} IRQn_Type;$/;"	t	typeref:enum:IRQn
IRR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t IRR;                          \/*!< Offset:       ITM Integration Read Register             *\/$/;"	m	struct:__anon42
ISAR	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t ISAR[5];                      \/*!< Offset: 0x60  ISA Feature Register                                  *\/$/;"	m	struct:__anon40
ISER	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t ISER[8];                      \/*!< Offset: 0x000  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon39
ISPR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t ISPR[8];                      \/*!< Offset: 0x100  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon39
ISR_Vbus	board/usb_console.c	/^static void ISR_Vbus(const Pin *pPin)$/;"	f	file:
ITM	../libchip/cmsis/core_cm3.h	726;"	d
ITM_BASE	../libchip/cmsis/core_cm3.h	716;"	d
ITM_CheckChar	../libchip/cmsis/core_cm3.h	/^static __INLINE int ITM_CheckChar (void) {$/;"	f
ITM_IMCR_INTEGRATION_Msk	../libchip/cmsis/core_cm3.h	485;"	d
ITM_IMCR_INTEGRATION_Pos	../libchip/cmsis/core_cm3.h	484;"	d
ITM_IRR_ATREADYM_Msk	../libchip/cmsis/core_cm3.h	481;"	d
ITM_IRR_ATREADYM_Pos	../libchip/cmsis/core_cm3.h	480;"	d
ITM_IWR_ATVALIDM_Msk	../libchip/cmsis/core_cm3.h	477;"	d
ITM_IWR_ATVALIDM_Pos	../libchip/cmsis/core_cm3.h	476;"	d
ITM_LSR_Access_Msk	../libchip/cmsis/core_cm3.h	492;"	d
ITM_LSR_Access_Pos	../libchip/cmsis/core_cm3.h	491;"	d
ITM_LSR_ByteAcc_Msk	../libchip/cmsis/core_cm3.h	489;"	d
ITM_LSR_ByteAcc_Pos	../libchip/cmsis/core_cm3.h	488;"	d
ITM_LSR_Present_Msk	../libchip/cmsis/core_cm3.h	495;"	d
ITM_LSR_Present_Pos	../libchip/cmsis/core_cm3.h	494;"	d
ITM_RXBUFFER_EMPTY	../libchip/cmsis/core_cm3.h	1743;"	d
ITM_ReceiveChar	../libchip/cmsis/core_cm3.h	/^static __INLINE int ITM_ReceiveChar (void) {$/;"	f
ITM_SendChar	../libchip/cmsis/core_cm3.h	/^static __INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f
ITM_TCR_ATBID_Msk	../libchip/cmsis/core_cm3.h	455;"	d
ITM_TCR_ATBID_Pos	../libchip/cmsis/core_cm3.h	454;"	d
ITM_TCR_BUSY_Msk	../libchip/cmsis/core_cm3.h	452;"	d
ITM_TCR_BUSY_Pos	../libchip/cmsis/core_cm3.h	451;"	d
ITM_TCR_DWTENA_Msk	../libchip/cmsis/core_cm3.h	464;"	d
ITM_TCR_DWTENA_Pos	../libchip/cmsis/core_cm3.h	463;"	d
ITM_TCR_ITMENA_Msk	../libchip/cmsis/core_cm3.h	473;"	d
ITM_TCR_ITMENA_Pos	../libchip/cmsis/core_cm3.h	472;"	d
ITM_TCR_SWOENA_Msk	../libchip/cmsis/core_cm3.h	461;"	d
ITM_TCR_SWOENA_Pos	../libchip/cmsis/core_cm3.h	460;"	d
ITM_TCR_SYNCENA_Msk	../libchip/cmsis/core_cm3.h	467;"	d
ITM_TCR_SYNCENA_Pos	../libchip/cmsis/core_cm3.h	466;"	d
ITM_TCR_TSENA_Msk	../libchip/cmsis/core_cm3.h	470;"	d
ITM_TCR_TSENA_Pos	../libchip/cmsis/core_cm3.h	469;"	d
ITM_TCR_TSPrescale_Msk	../libchip/cmsis/core_cm3.h	458;"	d
ITM_TCR_TSPrescale_Pos	../libchip/cmsis/core_cm3.h	457;"	d
ITM_TPR_PRIVMASK_Msk	../libchip/cmsis/core_cm3.h	448;"	d
ITM_TPR_PRIVMASK_Pos	../libchip/cmsis/core_cm3.h	447;"	d
ITM_Type	../libchip/cmsis/core_cm3.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon42
IWR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t IWR;                          \/*!< Offset:       ITM Integration Write Register            *\/$/;"	m	struct:__anon42
IntFunc	../libchip/include/exceptions.h	/^typedef void( *IntFunc )( void ) ;$/;"	t
InterruptSource	../libchip/source/pio_it.c	/^} InterruptSource ;$/;"	t	typeref:struct:_InterruptSource	file:
InterruptType	../libchip/cmsis/core_cm3.h	722;"	d
InterruptType_ACTLR_DISDEFWBUF_Msk	../libchip/cmsis/core_cm3.h	523;"	d
InterruptType_ACTLR_DISDEFWBUF_Pos	../libchip/cmsis/core_cm3.h	522;"	d
InterruptType_ACTLR_DISFOLD_Msk	../libchip/cmsis/core_cm3.h	520;"	d
InterruptType_ACTLR_DISFOLD_Pos	../libchip/cmsis/core_cm3.h	519;"	d
InterruptType_ACTLR_DISMCYCINT_Msk	../libchip/cmsis/core_cm3.h	526;"	d
InterruptType_ACTLR_DISMCYCINT_Pos	../libchip/cmsis/core_cm3.h	525;"	d
InterruptType_ICTR_INTLINESNUM_Msk	../libchip/cmsis/core_cm3.h	516;"	d
InterruptType_ICTR_INTLINESNUM_Pos	../libchip/cmsis/core_cm3.h	515;"	d
InterruptType_Type	../libchip/cmsis/core_cm3.h	/^} InterruptType_Type;$/;"	t	typeref:struct:__anon44
IrqHandlerNotUsed	../libchip/source/exceptions.c	/^void IrqHandlerNotUsed( void )$/;"	f
LAR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t LAR;                          \/*!< Offset:       ITM Lock Access Register                  *\/$/;"	m	struct:__anon42
LD	../libchip/Makefile	/^LD = $(CROSS_COMPILE)ld$/;"	m
LD	../libusb/Makefile	/^LD = $(CROSS_COMPILE)ld$/;"	m
LD	Makefile	/^LD = $(CROSS_COMPILE)ld$/;"	m
LEDS_NUM	board/board.h	29;"	d
LED_blink	board/led.c	/^void LED_blink(uint8_t led, uint32_t num)$/;"	f
LED_blinking	board/led.c	/^uint8_t LED_blinking(uint8_t led)$/;"	f
LED_blinkstop	board/led.c	/^void LED_blinkstop(uint8_t led)$/;"	f
LED_blinkwait	board/led.c	/^void LED_blinkwait(uint8_t led, uint32_t num)$/;"	f
LED_clr	board/led.c	/^void LED_clr(uint8_t led)$/;"	f
LED_get	board/led.c	/^uint8_t LED_get(uint8_t led)$/;"	f
LED_set	board/led.c	/^void LED_set(uint8_t led)$/;"	f
LED_tgl	board/led.c	/^void LED_tgl(uint8_t led)$/;"	f
LEDs_configure	board/led.c	/^void LEDs_configure()$/;"	f
LIB	../libchip/Makefile	/^LIB=$(BIN)\/$(LIBNAME)_$(CHIP)_dbg.a$/;"	m
LIB	../libchip/Makefile	/^LIB=$(BIN)\/$(LIBNAME)_$(CHIP)_rel.a$/;"	m
LIB	../libusb/Makefile	/^LIB=$(BIN)\/$(LIBNAME)_$(SERIE)_dbg.a$/;"	m
LIB	../libusb/Makefile	/^LIB=$(BIN)\/$(LIBNAME)_$(SERIE)_rel.a$/;"	m
LIBNAME	../libchip/Makefile	/^LIBNAME=libchip$/;"	m
LIBNAME	../libusb/Makefile	/^LIBNAME=libusb$/;"	m
LIBPATHS	Makefile	/^LIBPATHS = ..\/libusb\/lib ..\/libchip\/lib$/;"	m
LIBS	Makefile	/^LIBS = $(USBLIB) $(CHIPLIB)$/;"	m
LOAD	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t LOAD;                         \/*!< Offset: 0x04  SysTick Reload Value Register       *\/$/;"	m	struct:__anon41
LSR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t LSR;                          \/*!< Offset:       ITM Lock Status Register                  *\/$/;"	m	struct:__anon42
MASK_STATUS0	../libchip/source/pmc.c	42;"	d	file:
MASK_STATUS1	../libchip/source/pmc.c	43;"	d	file:
MATRIX	../libchip/include/SAM3S.h	7430;"	d
MATRIX_MCFG	../libchip/include/SAM3S.h	/^  RwReg MATRIX_MCFG[4]; \/**< \\brief (Matrix Offset: 0x0000) Master Configuration Register *\/$/;"	m	struct:__anon15
MATRIX_MCFG_ULBT	../libchip/include/SAM3S.h	1568;"	d
MATRIX_MCFG_ULBT_Msk	../libchip/include/SAM3S.h	1567;"	d
MATRIX_MCFG_ULBT_Pos	../libchip/include/SAM3S.h	1566;"	d
MATRIX_PRAS0	../libchip/include/SAM3S.h	/^  RwReg MATRIX_PRAS0;   \/**< \\brief (Matrix Offset: 0x0080) Priority Register A for Slave 0 *\/$/;"	m	struct:__anon15
MATRIX_PRAS0_M0PR	../libchip/include/SAM3S.h	1585;"	d
MATRIX_PRAS0_M0PR_Msk	../libchip/include/SAM3S.h	1584;"	d
MATRIX_PRAS0_M0PR_Pos	../libchip/include/SAM3S.h	1583;"	d
MATRIX_PRAS0_M1PR	../libchip/include/SAM3S.h	1588;"	d
MATRIX_PRAS0_M1PR_Msk	../libchip/include/SAM3S.h	1587;"	d
MATRIX_PRAS0_M1PR_Pos	../libchip/include/SAM3S.h	1586;"	d
MATRIX_PRAS0_M2PR	../libchip/include/SAM3S.h	1591;"	d
MATRIX_PRAS0_M2PR_Msk	../libchip/include/SAM3S.h	1590;"	d
MATRIX_PRAS0_M2PR_Pos	../libchip/include/SAM3S.h	1589;"	d
MATRIX_PRAS0_M3PR	../libchip/include/SAM3S.h	1594;"	d
MATRIX_PRAS0_M3PR_Msk	../libchip/include/SAM3S.h	1593;"	d
MATRIX_PRAS0_M3PR_Pos	../libchip/include/SAM3S.h	1592;"	d
MATRIX_PRAS0_M4PR	../libchip/include/SAM3S.h	1597;"	d
MATRIX_PRAS0_M4PR_Msk	../libchip/include/SAM3S.h	1596;"	d
MATRIX_PRAS0_M4PR_Pos	../libchip/include/SAM3S.h	1595;"	d
MATRIX_PRAS1	../libchip/include/SAM3S.h	/^  RwReg MATRIX_PRAS1;   \/**< \\brief (Matrix Offset: 0x0088) Priority Register A for Slave 1 *\/$/;"	m	struct:__anon15
MATRIX_PRAS1_M0PR	../libchip/include/SAM3S.h	1601;"	d
MATRIX_PRAS1_M0PR_Msk	../libchip/include/SAM3S.h	1600;"	d
MATRIX_PRAS1_M0PR_Pos	../libchip/include/SAM3S.h	1599;"	d
MATRIX_PRAS1_M1PR	../libchip/include/SAM3S.h	1604;"	d
MATRIX_PRAS1_M1PR_Msk	../libchip/include/SAM3S.h	1603;"	d
MATRIX_PRAS1_M1PR_Pos	../libchip/include/SAM3S.h	1602;"	d
MATRIX_PRAS1_M2PR	../libchip/include/SAM3S.h	1607;"	d
MATRIX_PRAS1_M2PR_Msk	../libchip/include/SAM3S.h	1606;"	d
MATRIX_PRAS1_M2PR_Pos	../libchip/include/SAM3S.h	1605;"	d
MATRIX_PRAS1_M3PR	../libchip/include/SAM3S.h	1610;"	d
MATRIX_PRAS1_M3PR_Msk	../libchip/include/SAM3S.h	1609;"	d
MATRIX_PRAS1_M3PR_Pos	../libchip/include/SAM3S.h	1608;"	d
MATRIX_PRAS1_M4PR	../libchip/include/SAM3S.h	1613;"	d
MATRIX_PRAS1_M4PR_Msk	../libchip/include/SAM3S.h	1612;"	d
MATRIX_PRAS1_M4PR_Pos	../libchip/include/SAM3S.h	1611;"	d
MATRIX_PRAS2	../libchip/include/SAM3S.h	/^  RwReg MATRIX_PRAS2;   \/**< \\brief (Matrix Offset: 0x0090) Priority Register A for Slave 2 *\/$/;"	m	struct:__anon15
MATRIX_PRAS2_M0PR	../libchip/include/SAM3S.h	1617;"	d
MATRIX_PRAS2_M0PR_Msk	../libchip/include/SAM3S.h	1616;"	d
MATRIX_PRAS2_M0PR_Pos	../libchip/include/SAM3S.h	1615;"	d
MATRIX_PRAS2_M1PR	../libchip/include/SAM3S.h	1620;"	d
MATRIX_PRAS2_M1PR_Msk	../libchip/include/SAM3S.h	1619;"	d
MATRIX_PRAS2_M1PR_Pos	../libchip/include/SAM3S.h	1618;"	d
MATRIX_PRAS2_M2PR	../libchip/include/SAM3S.h	1623;"	d
MATRIX_PRAS2_M2PR_Msk	../libchip/include/SAM3S.h	1622;"	d
MATRIX_PRAS2_M2PR_Pos	../libchip/include/SAM3S.h	1621;"	d
MATRIX_PRAS2_M3PR	../libchip/include/SAM3S.h	1626;"	d
MATRIX_PRAS2_M3PR_Msk	../libchip/include/SAM3S.h	1625;"	d
MATRIX_PRAS2_M3PR_Pos	../libchip/include/SAM3S.h	1624;"	d
MATRIX_PRAS2_M4PR	../libchip/include/SAM3S.h	1629;"	d
MATRIX_PRAS2_M4PR_Msk	../libchip/include/SAM3S.h	1628;"	d
MATRIX_PRAS2_M4PR_Pos	../libchip/include/SAM3S.h	1627;"	d
MATRIX_PRAS3	../libchip/include/SAM3S.h	/^  RwReg MATRIX_PRAS3;   \/**< \\brief (Matrix Offset: 0x0098) Priority Register A for Slave 3 *\/$/;"	m	struct:__anon15
MATRIX_PRAS3_M0PR	../libchip/include/SAM3S.h	1633;"	d
MATRIX_PRAS3_M0PR_Msk	../libchip/include/SAM3S.h	1632;"	d
MATRIX_PRAS3_M0PR_Pos	../libchip/include/SAM3S.h	1631;"	d
MATRIX_PRAS3_M1PR	../libchip/include/SAM3S.h	1636;"	d
MATRIX_PRAS3_M1PR_Msk	../libchip/include/SAM3S.h	1635;"	d
MATRIX_PRAS3_M1PR_Pos	../libchip/include/SAM3S.h	1634;"	d
MATRIX_PRAS3_M2PR	../libchip/include/SAM3S.h	1639;"	d
MATRIX_PRAS3_M2PR_Msk	../libchip/include/SAM3S.h	1638;"	d
MATRIX_PRAS3_M2PR_Pos	../libchip/include/SAM3S.h	1637;"	d
MATRIX_PRAS3_M3PR	../libchip/include/SAM3S.h	1642;"	d
MATRIX_PRAS3_M3PR_Msk	../libchip/include/SAM3S.h	1641;"	d
MATRIX_PRAS3_M3PR_Pos	../libchip/include/SAM3S.h	1640;"	d
MATRIX_PRAS3_M4PR	../libchip/include/SAM3S.h	1645;"	d
MATRIX_PRAS3_M4PR_Msk	../libchip/include/SAM3S.h	1644;"	d
MATRIX_PRAS3_M4PR_Pos	../libchip/include/SAM3S.h	1643;"	d
MATRIX_PRAS4	../libchip/include/SAM3S.h	/^  RwReg MATRIX_PRAS4;   \/**< \\brief (Matrix Offset: 0x00A0) Priority Register A for Slave 4 *\/$/;"	m	struct:__anon15
MATRIX_PRAS4_M0PR	../libchip/include/SAM3S.h	1649;"	d
MATRIX_PRAS4_M0PR_Msk	../libchip/include/SAM3S.h	1648;"	d
MATRIX_PRAS4_M0PR_Pos	../libchip/include/SAM3S.h	1647;"	d
MATRIX_PRAS4_M1PR	../libchip/include/SAM3S.h	1652;"	d
MATRIX_PRAS4_M1PR_Msk	../libchip/include/SAM3S.h	1651;"	d
MATRIX_PRAS4_M1PR_Pos	../libchip/include/SAM3S.h	1650;"	d
MATRIX_PRAS4_M2PR	../libchip/include/SAM3S.h	1655;"	d
MATRIX_PRAS4_M2PR_Msk	../libchip/include/SAM3S.h	1654;"	d
MATRIX_PRAS4_M2PR_Pos	../libchip/include/SAM3S.h	1653;"	d
MATRIX_PRAS4_M3PR	../libchip/include/SAM3S.h	1658;"	d
MATRIX_PRAS4_M3PR_Msk	../libchip/include/SAM3S.h	1657;"	d
MATRIX_PRAS4_M3PR_Pos	../libchip/include/SAM3S.h	1656;"	d
MATRIX_PRAS4_M4PR	../libchip/include/SAM3S.h	1661;"	d
MATRIX_PRAS4_M4PR_Msk	../libchip/include/SAM3S.h	1660;"	d
MATRIX_PRAS4_M4PR_Pos	../libchip/include/SAM3S.h	1659;"	d
MATRIX_SCFG	../libchip/include/SAM3S.h	/^  RwReg MATRIX_SCFG[5]; \/**< \\brief (Matrix Offset: 0x0040) Slave Configuration Register *\/$/;"	m	struct:__anon15
MATRIX_SCFG_ARBT	../libchip/include/SAM3S.h	1581;"	d
MATRIX_SCFG_ARBT_Msk	../libchip/include/SAM3S.h	1580;"	d
MATRIX_SCFG_ARBT_Pos	../libchip/include/SAM3S.h	1579;"	d
MATRIX_SCFG_DEFMSTR_TYPE	../libchip/include/SAM3S.h	1575;"	d
MATRIX_SCFG_DEFMSTR_TYPE_Msk	../libchip/include/SAM3S.h	1574;"	d
MATRIX_SCFG_DEFMSTR_TYPE_Pos	../libchip/include/SAM3S.h	1573;"	d
MATRIX_SCFG_FIXED_DEFMSTR	../libchip/include/SAM3S.h	1578;"	d
MATRIX_SCFG_FIXED_DEFMSTR_Msk	../libchip/include/SAM3S.h	1577;"	d
MATRIX_SCFG_FIXED_DEFMSTR_Pos	../libchip/include/SAM3S.h	1576;"	d
MATRIX_SCFG_SLOT_CYCLE	../libchip/include/SAM3S.h	1572;"	d
MATRIX_SCFG_SLOT_CYCLE_Msk	../libchip/include/SAM3S.h	1571;"	d
MATRIX_SCFG_SLOT_CYCLE_Pos	../libchip/include/SAM3S.h	1570;"	d
MATRIX_WPMR	../libchip/include/SAM3S.h	/^  RwReg MATRIX_WPMR;    \/**< \\brief (Matrix Offset: 0x1E4) Write Protect Mode Register *\/$/;"	m	struct:__anon15
MATRIX_WPMR_WPEN	../libchip/include/SAM3S.h	1676;"	d
MATRIX_WPMR_WPKEY	../libchip/include/SAM3S.h	1679;"	d
MATRIX_WPMR_WPKEY_Msk	../libchip/include/SAM3S.h	1678;"	d
MATRIX_WPMR_WPKEY_Pos	../libchip/include/SAM3S.h	1677;"	d
MATRIX_WPSR	../libchip/include/SAM3S.h	/^  RoReg MATRIX_WPSR;    \/**< \\brief (Matrix Offset: 0x1E8) Write Protect Status Register *\/$/;"	m	struct:__anon15
MATRIX_WPSR_WPVS	../libchip/include/SAM3S.h	1681;"	d
MATRIX_WPSR_WPVSRC_Msk	../libchip/include/SAM3S.h	1683;"	d
MATRIX_WPSR_WPVSRC_Pos	../libchip/include/SAM3S.h	1682;"	d
MAX_INTERRUPT_SOURCES	../libchip/source/pio_it.c	49;"	d	file:
MBL_FULL	../libusb/source/USBD_HAL.c	138;"	d	file:
MBL_NULL	../libusb/source/USBD_HAL.c	140;"	d	file:
MBL_NbBuffer	../libusb/source/USBD_HAL.c	135;"	d	file:
MCI_Disable	../libchip/source/hsmci.c	/^void  MCI_Disable(Hsmci *pMciHw)$/;"	f
MCI_Disable	../libchip/source/hsmci_pdc.c	/^void  MCI_Disable(Hsmci *pMciHw)$/;"	f
MCI_Enable	../libchip/source/hsmci.c	/^void  MCI_Enable(Hsmci *pMciHw)$/;"	f
MCI_Enable	../libchip/source/hsmci_pdc.c	/^void  MCI_Enable(Hsmci *pMciHw)$/;"	f
MCI_EnableHsMode	../libchip/source/hsmci.c	/^uint8_t MCI_EnableHsMode(Mcid* pMci, uint8_t hsEnable)$/;"	f
MCI_EnableHsMode	../libchip/source/hsmci_pdc.c	/^uint8_t MCI_EnableHsMode(Mcid* pMci, uint8_t hsEnable)$/;"	f
MCI_INITIAL_SPEED	../libchip/include/hsmci.h	122;"	d
MCI_Init	../libchip/source/hsmci.c	/^void MCI_Init( Mcid *pMci, Hsmci *pMciHw, uint8_t mciId, uint32_t dwMCk )$/;"	f
MCI_Init	../libchip/source/hsmci_pdc.c	/^void MCI_Init( Mcid *pMci, Hsmci *pMciHw, uint8_t mciId, uint32_t dwMCk )$/;"	f
MCI_IrqHandler	../libchip/source/exceptions.c	/^WEAK void MCI_IrqHandler( void )$/;"	f
MCI_NO_TRANSFER	../libchip/include/hsmci.h	109;"	d
MCI_READ	../libchip/include/hsmci.h	115;"	d
MCI_RESET	../libchip/source/hsmci.c	51;"	d	file:
MCI_RESET	../libchip/source/hsmci_pdc.c	50;"	d	file:
MCI_Reset	../libchip/source/hsmci_pdc.c	/^void MCI_Reset(Mcid *pMci, uint8_t keepSettings)$/;"	f
MCI_START_READ	../libchip/include/hsmci.h	111;"	d
MCI_START_WRITE	../libchip/include/hsmci.h	113;"	d
MCI_STOP_TRANSFER	../libchip/include/hsmci.h	119;"	d
MCI_SetBusWidth	../libchip/source/hsmci.c	/^uint32_t MCI_SetBusWidth(Mcid*pMci, uint32_t busWidth)$/;"	f
MCI_SetBusWidth	../libchip/source/hsmci_pdc.c	/^uint32_t MCI_SetBusWidth(Mcid*pMci, uint32_t busWidth)$/;"	f
MCI_SetSpeed	../libchip/source/hsmci.c	/^uint32_t MCI_SetSpeed( Mcid* pMci, uint32_t mciSpeed, uint32_t mck )$/;"	f
MCI_SetSpeed	../libchip/source/hsmci_pdc.c	/^uint32_t MCI_SetSpeed( Mcid* pMci, uint32_t mciSpeed, uint32_t mck )$/;"	f
MCI_WRITE	../libchip/include/hsmci.h	117;"	d
MEMORIES	Makefile	/^MEMORIES = flash #sram$/;"	m
MIN	board/usb_device_descriptor.c	70;"	d	file:
MMFAR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t MMFAR;                        \/*!< Offset: 0x34  Mem Manage Address Register                           *\/$/;"	m	struct:__anon40
MMFR	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t MMFR[4];                      \/*!< Offset: 0x50  Memory Model Feature Register                         *\/$/;"	m	struct:__anon40
MPU	../libchip/cmsis/core_cm3.h	731;"	d
MPU_BASE	../libchip/cmsis/core_cm3.h	730;"	d
MPU_CTRL_ENABLE_Msk	../libchip/cmsis/core_cm3.h	568;"	d
MPU_CTRL_ENABLE_Pos	../libchip/cmsis/core_cm3.h	567;"	d
MPU_CTRL_HFNMIENA_Msk	../libchip/cmsis/core_cm3.h	565;"	d
MPU_CTRL_HFNMIENA_Pos	../libchip/cmsis/core_cm3.h	564;"	d
MPU_CTRL_PRIVDEFENA_Msk	../libchip/cmsis/core_cm3.h	562;"	d
MPU_CTRL_PRIVDEFENA_Pos	../libchip/cmsis/core_cm3.h	561;"	d
MPU_RASR_AP_Msk	../libchip/cmsis/core_cm3.h	589;"	d
MPU_RASR_AP_Pos	../libchip/cmsis/core_cm3.h	588;"	d
MPU_RASR_B_Msk	../libchip/cmsis/core_cm3.h	601;"	d
MPU_RASR_B_Pos	../libchip/cmsis/core_cm3.h	600;"	d
MPU_RASR_C_Msk	../libchip/cmsis/core_cm3.h	598;"	d
MPU_RASR_C_Pos	../libchip/cmsis/core_cm3.h	597;"	d
MPU_RASR_ENA_Msk	../libchip/cmsis/core_cm3.h	610;"	d
MPU_RASR_ENA_Pos	../libchip/cmsis/core_cm3.h	609;"	d
MPU_RASR_SIZE_Msk	../libchip/cmsis/core_cm3.h	607;"	d
MPU_RASR_SIZE_Pos	../libchip/cmsis/core_cm3.h	606;"	d
MPU_RASR_SRD_Msk	../libchip/cmsis/core_cm3.h	604;"	d
MPU_RASR_SRD_Pos	../libchip/cmsis/core_cm3.h	603;"	d
MPU_RASR_S_Msk	../libchip/cmsis/core_cm3.h	595;"	d
MPU_RASR_S_Pos	../libchip/cmsis/core_cm3.h	594;"	d
MPU_RASR_TEX_Msk	../libchip/cmsis/core_cm3.h	592;"	d
MPU_RASR_TEX_Pos	../libchip/cmsis/core_cm3.h	591;"	d
MPU_RASR_XN_Msk	../libchip/cmsis/core_cm3.h	586;"	d
MPU_RASR_XN_Pos	../libchip/cmsis/core_cm3.h	585;"	d
MPU_RBAR_ADDR_Msk	../libchip/cmsis/core_cm3.h	576;"	d
MPU_RBAR_ADDR_Pos	../libchip/cmsis/core_cm3.h	575;"	d
MPU_RBAR_REGION_Msk	../libchip/cmsis/core_cm3.h	582;"	d
MPU_RBAR_REGION_Pos	../libchip/cmsis/core_cm3.h	581;"	d
MPU_RBAR_VALID_Msk	../libchip/cmsis/core_cm3.h	579;"	d
MPU_RBAR_VALID_Pos	../libchip/cmsis/core_cm3.h	578;"	d
MPU_RNR_REGION_Msk	../libchip/cmsis/core_cm3.h	572;"	d
MPU_RNR_REGION_Pos	../libchip/cmsis/core_cm3.h	571;"	d
MPU_TYPE_DREGION_Msk	../libchip/cmsis/core_cm3.h	555;"	d
MPU_TYPE_DREGION_Pos	../libchip/cmsis/core_cm3.h	554;"	d
MPU_TYPE_IREGION_Msk	../libchip/cmsis/core_cm3.h	552;"	d
MPU_TYPE_IREGION_Pos	../libchip/cmsis/core_cm3.h	551;"	d
MPU_TYPE_SEPARATE_Msk	../libchip/cmsis/core_cm3.h	558;"	d
MPU_TYPE_SEPARATE_Pos	../libchip/cmsis/core_cm3.h	557;"	d
MPU_Type	../libchip/cmsis/core_cm3.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon45
MSDDriverDescriptors_BULKIN	../libusb/include/USBD_Config.h	99;"	d
MSDDriverDescriptors_BULKOUT	../libusb/include/USBD_Config.h	97;"	d
Matrix	../libchip/include/SAM3S.h	/^} Matrix;$/;"	t	typeref:struct:__anon15
MblTransfer	../libusb/source/USBD_HAL.c	/^} MblTransfer;$/;"	t	typeref:struct:__anon4	file:
MblTransferCallback	../libusb/include/USBD.h	/^typedef void (*MblTransferCallback)(void *pArg,$/;"	t
MciCmd	../libchip/include/hsmci.h	/^} MciCmd;$/;"	t	typeref:struct:_MciCmd
Mcid	../libchip/include/hsmci.h	/^} Mcid;$/;"	t	typeref:struct:__anon37
MemManage_Handler	../libchip/source/exceptions.c	/^WEAK void MemManage_Handler( void )$/;"	f
MemoryManagement_IRQn	../libchip/include/SAM3S.h	/^  MemoryManagement_IRQn = -12, \/**<  4 Cortex-M3 Memory Management Interrupt *\/$/;"	e	enum:IRQn
NM	Makefile	/^NM = $(CROSS_COMPILE)nm$/;"	m
NMI_Handler	../libchip/source/exceptions.c	/^WEAK void NMI_Handler( void )$/;"	f
NO_INIT	../libchip/chip.h	28;"	d
NO_INIT	../libchip/chip.h	30;"	d
NO_INIT	../libchip/chip.h	32;"	d
NO_INIT	../libusb/include/USBD.h	74;"	d
NO_INIT	../libusb/include/USBD.h	76;"	d
NO_INIT	../libusb/include/USBD.h	78;"	d
NVIC	../libchip/cmsis/core_cm3.h	725;"	d
NVIC_BASE	../libchip/cmsis/core_cm3.h	719;"	d
NVIC_ClearPendingIRQ	../libchip/cmsis/core_cm3.h	/^static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DecodePriority	../libchip/cmsis/core_cm3.h	/^static __INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f
NVIC_DisableIRQ	../libchip/cmsis/core_cm3.h	/^static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	../libchip/cmsis/core_cm3.h	/^static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EncodePriority	../libchip/cmsis/core_cm3.h	/^static __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f
NVIC_GetActive	../libchip/cmsis/core_cm3.h	/^static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	../libchip/cmsis/core_cm3.h	/^static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	../libchip/cmsis/core_cm3.h	/^static __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_GetPriorityGrouping	../libchip/cmsis/core_cm3.h	/^static __INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f
NVIC_SetPendingIRQ	../libchip/cmsis/core_cm3.h	/^static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	../libchip/cmsis/core_cm3.h	/^static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SetPriorityGrouping	../libchip/cmsis/core_cm3.h	/^static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f
NVIC_SystemReset	../libchip/cmsis/core_cm3.h	/^static __INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	../libchip/cmsis/core_cm3.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon39
NonMaskableInt_IRQn	../libchip/include/SAM3S.h	/^  NonMaskableInt_IRQn   = -14, \/**<  2 Non Maskable Interrupt                *\/$/;"	e	enum:IRQn
OBJ	../libchip/Makefile	/^OBJ = build$/;"	m
OBJ	../libusb/Makefile	/^OBJ = build$/;"	m
OBJ	Makefile	/^OBJ = $(BUILD)\/obj$/;"	m
OBJCOPY	../libchip/Makefile	/^OBJCOPY = $(CROSS_COMPILE)objcopy$/;"	m
OBJCOPY	../libusb/Makefile	/^OBJCOPY = $(CROSS_COMPILE)objcopy$/;"	m
OBJCOPY	Makefile	/^OBJCOPY = $(CROSS_COMPILE)objcopy$/;"	m
OOCD	Makefile	/^OOCD = openocd$/;"	m
OOCDCFG	Makefile	/^OOCDCFG = "..\/openocd.cfg"$/;"	m
OOCDFLAGS	Makefile	/^OOCDFLAGS = -f $(OOCDCFG) -c init$/;"	m
OPTIMIZATION	../libchip/Makefile	/^OPTIMIZATION = -O0 -D DEBUG$/;"	m
OPTIMIZATION	../libchip/Makefile	/^OPTIMIZATION = -Os$/;"	m
OPTIMIZATION	../libusb/Makefile	/^OPTIMIZATION = -O0 -D DEBUG$/;"	m
OPTIMIZATION	../libusb/Makefile	/^OPTIMIZATION = -Os$/;"	m
OPTIMIZATION	Makefile	/^OPTIMIZATION = -O0 -DDEBUG$/;"	m
OUTPUT	Makefile	/^OUTPUT := $(BIN)\/$(OUTPUT)$/;"	m
OUTPUT	Makefile	/^OUTPUT = project$/;"	m
PDC_ADC	../libchip/include/SAM3S.h	7424;"	d
PDC_DACC	../libchip/include/SAM3S.h	7426;"	d
PDC_HSMCI	../libchip/include/SAM3S.h	7405;"	d
PDC_PIOA	../libchip/include/SAM3S.h	7439;"	d
PDC_PWM	../libchip/include/SAM3S.h	7417;"	d
PDC_SPI	../libchip/include/SAM3S.h	7409;"	d
PDC_SSC	../libchip/include/SAM3S.h	7407;"	d
PDC_TWI0	../libchip/include/SAM3S.h	7413;"	d
PDC_TWI1	../libchip/include/SAM3S.h	7415;"	d
PDC_UART0	../libchip/include/SAM3S.h	7433;"	d
PDC_UART1	../libchip/include/SAM3S.h	7436;"	d
PDC_USART0	../libchip/include/SAM3S.h	7419;"	d
PDC_USART1	../libchip/include/SAM3S.h	7421;"	d
PERIPH_PTCR	../libchip/include/SAM3S.h	/^  WoReg PERIPH_PTCR;   \/**< \\brief (Pdc Offset: 0x120) Transfer Control Register *\/$/;"	m	struct:__anon16
PERIPH_PTCR_RXTDIS	../libchip/include/SAM3S.h	1743;"	d
PERIPH_PTCR_RXTEN	../libchip/include/SAM3S.h	1742;"	d
PERIPH_PTCR_TXTDIS	../libchip/include/SAM3S.h	1745;"	d
PERIPH_PTCR_TXTEN	../libchip/include/SAM3S.h	1744;"	d
PERIPH_PTSR	../libchip/include/SAM3S.h	/^  RoReg PERIPH_PTSR;   \/**< \\brief (Pdc Offset: 0x124) Transfer Status Register *\/$/;"	m	struct:__anon16
PERIPH_PTSR_RXTEN	../libchip/include/SAM3S.h	1747;"	d
PERIPH_PTSR_TXTEN	../libchip/include/SAM3S.h	1748;"	d
PERIPH_RCR	../libchip/include/SAM3S.h	/^  RwReg PERIPH_RCR;    \/**< \\brief (Pdc Offset: 0x104) Receive Counter Register *\/$/;"	m	struct:__anon16
PERIPH_RCR_RXCTR	../libchip/include/SAM3S.h	1716;"	d
PERIPH_RCR_RXCTR_Msk	../libchip/include/SAM3S.h	1715;"	d
PERIPH_RCR_RXCTR_Pos	../libchip/include/SAM3S.h	1714;"	d
PERIPH_RNCR	../libchip/include/SAM3S.h	/^  RwReg PERIPH_RNCR;   \/**< \\brief (Pdc Offset: 0x114) Receive Next Counter Register *\/$/;"	m	struct:__anon16
PERIPH_RNCR_RXNCTR	../libchip/include/SAM3S.h	1732;"	d
PERIPH_RNCR_RXNCTR_Msk	../libchip/include/SAM3S.h	1731;"	d
PERIPH_RNCR_RXNCTR_Pos	../libchip/include/SAM3S.h	1730;"	d
PERIPH_RNPR	../libchip/include/SAM3S.h	/^  RwReg PERIPH_RNPR;   \/**< \\brief (Pdc Offset: 0x110) Receive Next Pointer Register *\/$/;"	m	struct:__anon16
PERIPH_RNPR_RXNPTR	../libchip/include/SAM3S.h	1728;"	d
PERIPH_RNPR_RXNPTR_Msk	../libchip/include/SAM3S.h	1727;"	d
PERIPH_RNPR_RXNPTR_Pos	../libchip/include/SAM3S.h	1726;"	d
PERIPH_RPR	../libchip/include/SAM3S.h	/^  RwReg PERIPH_RPR;    \/**< \\brief (Pdc Offset: 0x100) Receive Pointer Register *\/$/;"	m	struct:__anon16
PERIPH_RPR_RXPTR	../libchip/include/SAM3S.h	1712;"	d
PERIPH_RPR_RXPTR_Msk	../libchip/include/SAM3S.h	1711;"	d
PERIPH_RPR_RXPTR_Pos	../libchip/include/SAM3S.h	1710;"	d
PERIPH_TCR	../libchip/include/SAM3S.h	/^  RwReg PERIPH_TCR;    \/**< \\brief (Pdc Offset: 0x10C) Transmit Counter Register *\/$/;"	m	struct:__anon16
PERIPH_TCR_TXCTR	../libchip/include/SAM3S.h	1724;"	d
PERIPH_TCR_TXCTR_Msk	../libchip/include/SAM3S.h	1723;"	d
PERIPH_TCR_TXCTR_Pos	../libchip/include/SAM3S.h	1722;"	d
PERIPH_TNCR	../libchip/include/SAM3S.h	/^  RwReg PERIPH_TNCR;   \/**< \\brief (Pdc Offset: 0x11C) Transmit Next Counter Register *\/$/;"	m	struct:__anon16
PERIPH_TNCR_TXNCTR	../libchip/include/SAM3S.h	1740;"	d
PERIPH_TNCR_TXNCTR_Msk	../libchip/include/SAM3S.h	1739;"	d
PERIPH_TNCR_TXNCTR_Pos	../libchip/include/SAM3S.h	1738;"	d
PERIPH_TNPR	../libchip/include/SAM3S.h	/^  RwReg PERIPH_TNPR;   \/**< \\brief (Pdc Offset: 0x118) Transmit Next Pointer Register *\/$/;"	m	struct:__anon16
PERIPH_TNPR_TXNPTR	../libchip/include/SAM3S.h	1736;"	d
PERIPH_TNPR_TXNPTR_Msk	../libchip/include/SAM3S.h	1735;"	d
PERIPH_TNPR_TXNPTR_Pos	../libchip/include/SAM3S.h	1734;"	d
PERIPH_TPR	../libchip/include/SAM3S.h	/^  RwReg PERIPH_TPR;    \/**< \\brief (Pdc Offset: 0x108) Transmit Pointer Register *\/$/;"	m	struct:__anon16
PERIPH_TPR_TXPTR	../libchip/include/SAM3S.h	1720;"	d
PERIPH_TPR_TXPTR_Msk	../libchip/include/SAM3S.h	1719;"	d
PERIPH_TPR_TXPTR_Pos	../libchip/include/SAM3S.h	1718;"	d
PFR	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t PFR[2];                       \/*!< Offset: 0x40  Processor Feature Register                            *\/$/;"	m	struct:__anon40
PID0	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t PID0;                         \/*!< Offset:       ITM Peripheral Identification Register #0 *\/$/;"	m	struct:__anon42
PID1	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t PID1;                         \/*!< Offset:       ITM Peripheral Identification Register #1 *\/$/;"	m	struct:__anon42
PID2	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t PID2;                         \/*!< Offset:       ITM Peripheral Identification Register #2 *\/$/;"	m	struct:__anon42
PID3	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t PID3;                         \/*!< Offset:       ITM Peripheral Identification Register #3 *\/$/;"	m	struct:__anon42
PID4	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t PID4;                         \/*!< Offset:       ITM Peripheral Identification Register #4 *\/$/;"	m	struct:__anon42
PID5	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t PID5;                         \/*!< Offset:       ITM Peripheral Identification Register #5 *\/$/;"	m	struct:__anon42
PID6	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t PID6;                         \/*!< Offset:       ITM Peripheral Identification Register #6 *\/$/;"	m	struct:__anon42
PID7	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t PID7;                         \/*!< Offset:       ITM Peripheral Identification Register #7 *\/$/;"	m	struct:__anon42
PINS_LEDS	board/board.h	33;"	d
PINS_UART	board/board.h	43;"	d
PIN_ALARM	board/board.h	28;"	d
PIN_STATUS	board/board.h	27;"	d
PIN_USB_VBUS	board/board.h	40;"	d
PIOA	../libchip/include/SAM3S.h	7438;"	d
PIOA_IRQn	../libchip/include/SAM3S.h	/^  PIOA_IRQn            = 11, \/**< 11 SAM3S Parallel I\/O Controller A (PIOA) *\/$/;"	e	enum:IRQn
PIOA_IrqHandler	../libchip/source/exceptions.c	/^WEAK void PIOA_IrqHandler( void )$/;"	f
PIOA_IrqHandler	../libchip/source/pio_it.c	/^extern void PIOA_IrqHandler( void )$/;"	f
PIOB	../libchip/include/SAM3S.h	7440;"	d
PIOB_IRQn	../libchip/include/SAM3S.h	/^  PIOB_IRQn            = 12, \/**< 12 SAM3S Parallel I\/O Controller B (PIOB) *\/$/;"	e	enum:IRQn
PIOB_IrqHandler	../libchip/source/exceptions.c	/^WEAK void PIOB_IrqHandler( void )$/;"	f
PIOB_IrqHandler	../libchip/source/pio_it.c	/^extern void PIOB_IrqHandler( void )$/;"	f
PIOC	../libchip/include/SAM3S.h	7441;"	d
PIOC_IRQn	../libchip/include/SAM3S.h	/^  PIOC_IRQn            = 13, \/**< 13 SAM3S Parallel I\/O Controller C (PIOC) *\/$/;"	e	enum:IRQn
PIOC_IrqHandler	../libchip/source/exceptions.c	/^WEAK void PIOC_IrqHandler( void )$/;"	f
PIOC_IrqHandler	../libchip/source/pio_it.c	/^extern void PIOC_IrqHandler( void )$/;"	f
PIO_ABCDSR	../libchip/include/SAM3S.h	/^  RwReg PIO_ABCDSR[2];  \/**< \\brief (Pio Offset: 0x0070) Peripheral Select Register *\/$/;"	m	struct:__anon17
PIO_ABCDSR_P0	../libchip/include/SAM3S.h	2599;"	d
PIO_ABCDSR_P1	../libchip/include/SAM3S.h	2600;"	d
PIO_ABCDSR_P10	../libchip/include/SAM3S.h	2609;"	d
PIO_ABCDSR_P11	../libchip/include/SAM3S.h	2610;"	d
PIO_ABCDSR_P12	../libchip/include/SAM3S.h	2611;"	d
PIO_ABCDSR_P13	../libchip/include/SAM3S.h	2612;"	d
PIO_ABCDSR_P14	../libchip/include/SAM3S.h	2613;"	d
PIO_ABCDSR_P15	../libchip/include/SAM3S.h	2614;"	d
PIO_ABCDSR_P16	../libchip/include/SAM3S.h	2615;"	d
PIO_ABCDSR_P17	../libchip/include/SAM3S.h	2616;"	d
PIO_ABCDSR_P18	../libchip/include/SAM3S.h	2617;"	d
PIO_ABCDSR_P19	../libchip/include/SAM3S.h	2618;"	d
PIO_ABCDSR_P2	../libchip/include/SAM3S.h	2601;"	d
PIO_ABCDSR_P20	../libchip/include/SAM3S.h	2619;"	d
PIO_ABCDSR_P21	../libchip/include/SAM3S.h	2620;"	d
PIO_ABCDSR_P22	../libchip/include/SAM3S.h	2621;"	d
PIO_ABCDSR_P23	../libchip/include/SAM3S.h	2622;"	d
PIO_ABCDSR_P24	../libchip/include/SAM3S.h	2623;"	d
PIO_ABCDSR_P25	../libchip/include/SAM3S.h	2624;"	d
PIO_ABCDSR_P26	../libchip/include/SAM3S.h	2625;"	d
PIO_ABCDSR_P27	../libchip/include/SAM3S.h	2626;"	d
PIO_ABCDSR_P28	../libchip/include/SAM3S.h	2627;"	d
PIO_ABCDSR_P29	../libchip/include/SAM3S.h	2628;"	d
PIO_ABCDSR_P3	../libchip/include/SAM3S.h	2602;"	d
PIO_ABCDSR_P30	../libchip/include/SAM3S.h	2629;"	d
PIO_ABCDSR_P31	../libchip/include/SAM3S.h	2630;"	d
PIO_ABCDSR_P4	../libchip/include/SAM3S.h	2603;"	d
PIO_ABCDSR_P5	../libchip/include/SAM3S.h	2604;"	d
PIO_ABCDSR_P6	../libchip/include/SAM3S.h	2605;"	d
PIO_ABCDSR_P7	../libchip/include/SAM3S.h	2606;"	d
PIO_ABCDSR_P8	../libchip/include/SAM3S.h	2607;"	d
PIO_ABCDSR_P9	../libchip/include/SAM3S.h	2608;"	d
PIO_AIMDR	../libchip/include/SAM3S.h	/^  WoReg PIO_AIMDR;      \/**< \\brief (Pio Offset: 0x00B4) Additional Interrupt Modes Disables Register *\/$/;"	m	struct:__anon17
PIO_AIMDR_P0	../libchip/include/SAM3S.h	2977;"	d
PIO_AIMDR_P1	../libchip/include/SAM3S.h	2978;"	d
PIO_AIMDR_P10	../libchip/include/SAM3S.h	2987;"	d
PIO_AIMDR_P11	../libchip/include/SAM3S.h	2988;"	d
PIO_AIMDR_P12	../libchip/include/SAM3S.h	2989;"	d
PIO_AIMDR_P13	../libchip/include/SAM3S.h	2990;"	d
PIO_AIMDR_P14	../libchip/include/SAM3S.h	2991;"	d
PIO_AIMDR_P15	../libchip/include/SAM3S.h	2992;"	d
PIO_AIMDR_P16	../libchip/include/SAM3S.h	2993;"	d
PIO_AIMDR_P17	../libchip/include/SAM3S.h	2994;"	d
PIO_AIMDR_P18	../libchip/include/SAM3S.h	2995;"	d
PIO_AIMDR_P19	../libchip/include/SAM3S.h	2996;"	d
PIO_AIMDR_P2	../libchip/include/SAM3S.h	2979;"	d
PIO_AIMDR_P20	../libchip/include/SAM3S.h	2997;"	d
PIO_AIMDR_P21	../libchip/include/SAM3S.h	2998;"	d
PIO_AIMDR_P22	../libchip/include/SAM3S.h	2999;"	d
PIO_AIMDR_P23	../libchip/include/SAM3S.h	3000;"	d
PIO_AIMDR_P24	../libchip/include/SAM3S.h	3001;"	d
PIO_AIMDR_P25	../libchip/include/SAM3S.h	3002;"	d
PIO_AIMDR_P26	../libchip/include/SAM3S.h	3003;"	d
PIO_AIMDR_P27	../libchip/include/SAM3S.h	3004;"	d
PIO_AIMDR_P28	../libchip/include/SAM3S.h	3005;"	d
PIO_AIMDR_P29	../libchip/include/SAM3S.h	3006;"	d
PIO_AIMDR_P3	../libchip/include/SAM3S.h	2980;"	d
PIO_AIMDR_P30	../libchip/include/SAM3S.h	3007;"	d
PIO_AIMDR_P31	../libchip/include/SAM3S.h	3008;"	d
PIO_AIMDR_P4	../libchip/include/SAM3S.h	2981;"	d
PIO_AIMDR_P5	../libchip/include/SAM3S.h	2982;"	d
PIO_AIMDR_P6	../libchip/include/SAM3S.h	2983;"	d
PIO_AIMDR_P7	../libchip/include/SAM3S.h	2984;"	d
PIO_AIMDR_P8	../libchip/include/SAM3S.h	2985;"	d
PIO_AIMDR_P9	../libchip/include/SAM3S.h	2986;"	d
PIO_AIMER	../libchip/include/SAM3S.h	/^  WoReg PIO_AIMER;      \/**< \\brief (Pio Offset: 0x00B0) Additional Interrupt Modes Enable Register *\/$/;"	m	struct:__anon17
PIO_AIMER_P0	../libchip/include/SAM3S.h	2944;"	d
PIO_AIMER_P1	../libchip/include/SAM3S.h	2945;"	d
PIO_AIMER_P10	../libchip/include/SAM3S.h	2954;"	d
PIO_AIMER_P11	../libchip/include/SAM3S.h	2955;"	d
PIO_AIMER_P12	../libchip/include/SAM3S.h	2956;"	d
PIO_AIMER_P13	../libchip/include/SAM3S.h	2957;"	d
PIO_AIMER_P14	../libchip/include/SAM3S.h	2958;"	d
PIO_AIMER_P15	../libchip/include/SAM3S.h	2959;"	d
PIO_AIMER_P16	../libchip/include/SAM3S.h	2960;"	d
PIO_AIMER_P17	../libchip/include/SAM3S.h	2961;"	d
PIO_AIMER_P18	../libchip/include/SAM3S.h	2962;"	d
PIO_AIMER_P19	../libchip/include/SAM3S.h	2963;"	d
PIO_AIMER_P2	../libchip/include/SAM3S.h	2946;"	d
PIO_AIMER_P20	../libchip/include/SAM3S.h	2964;"	d
PIO_AIMER_P21	../libchip/include/SAM3S.h	2965;"	d
PIO_AIMER_P22	../libchip/include/SAM3S.h	2966;"	d
PIO_AIMER_P23	../libchip/include/SAM3S.h	2967;"	d
PIO_AIMER_P24	../libchip/include/SAM3S.h	2968;"	d
PIO_AIMER_P25	../libchip/include/SAM3S.h	2969;"	d
PIO_AIMER_P26	../libchip/include/SAM3S.h	2970;"	d
PIO_AIMER_P27	../libchip/include/SAM3S.h	2971;"	d
PIO_AIMER_P28	../libchip/include/SAM3S.h	2972;"	d
PIO_AIMER_P29	../libchip/include/SAM3S.h	2973;"	d
PIO_AIMER_P3	../libchip/include/SAM3S.h	2947;"	d
PIO_AIMER_P30	../libchip/include/SAM3S.h	2974;"	d
PIO_AIMER_P31	../libchip/include/SAM3S.h	2975;"	d
PIO_AIMER_P4	../libchip/include/SAM3S.h	2948;"	d
PIO_AIMER_P5	../libchip/include/SAM3S.h	2949;"	d
PIO_AIMER_P6	../libchip/include/SAM3S.h	2950;"	d
PIO_AIMER_P7	../libchip/include/SAM3S.h	2951;"	d
PIO_AIMER_P8	../libchip/include/SAM3S.h	2952;"	d
PIO_AIMER_P9	../libchip/include/SAM3S.h	2953;"	d
PIO_AIMMR	../libchip/include/SAM3S.h	/^  RoReg PIO_AIMMR;      \/**< \\brief (Pio Offset: 0x00B8) Additional Interrupt Modes Mask Register *\/$/;"	m	struct:__anon17
PIO_AIMMR_P0	../libchip/include/SAM3S.h	3010;"	d
PIO_AIMMR_P1	../libchip/include/SAM3S.h	3011;"	d
PIO_AIMMR_P10	../libchip/include/SAM3S.h	3020;"	d
PIO_AIMMR_P11	../libchip/include/SAM3S.h	3021;"	d
PIO_AIMMR_P12	../libchip/include/SAM3S.h	3022;"	d
PIO_AIMMR_P13	../libchip/include/SAM3S.h	3023;"	d
PIO_AIMMR_P14	../libchip/include/SAM3S.h	3024;"	d
PIO_AIMMR_P15	../libchip/include/SAM3S.h	3025;"	d
PIO_AIMMR_P16	../libchip/include/SAM3S.h	3026;"	d
PIO_AIMMR_P17	../libchip/include/SAM3S.h	3027;"	d
PIO_AIMMR_P18	../libchip/include/SAM3S.h	3028;"	d
PIO_AIMMR_P19	../libchip/include/SAM3S.h	3029;"	d
PIO_AIMMR_P2	../libchip/include/SAM3S.h	3012;"	d
PIO_AIMMR_P20	../libchip/include/SAM3S.h	3030;"	d
PIO_AIMMR_P21	../libchip/include/SAM3S.h	3031;"	d
PIO_AIMMR_P22	../libchip/include/SAM3S.h	3032;"	d
PIO_AIMMR_P23	../libchip/include/SAM3S.h	3033;"	d
PIO_AIMMR_P24	../libchip/include/SAM3S.h	3034;"	d
PIO_AIMMR_P25	../libchip/include/SAM3S.h	3035;"	d
PIO_AIMMR_P26	../libchip/include/SAM3S.h	3036;"	d
PIO_AIMMR_P27	../libchip/include/SAM3S.h	3037;"	d
PIO_AIMMR_P28	../libchip/include/SAM3S.h	3038;"	d
PIO_AIMMR_P29	../libchip/include/SAM3S.h	3039;"	d
PIO_AIMMR_P3	../libchip/include/SAM3S.h	3013;"	d
PIO_AIMMR_P30	../libchip/include/SAM3S.h	3040;"	d
PIO_AIMMR_P31	../libchip/include/SAM3S.h	3041;"	d
PIO_AIMMR_P4	../libchip/include/SAM3S.h	3014;"	d
PIO_AIMMR_P5	../libchip/include/SAM3S.h	3015;"	d
PIO_AIMMR_P6	../libchip/include/SAM3S.h	3016;"	d
PIO_AIMMR_P7	../libchip/include/SAM3S.h	3017;"	d
PIO_AIMMR_P8	../libchip/include/SAM3S.h	3018;"	d
PIO_AIMMR_P9	../libchip/include/SAM3S.h	3019;"	d
PIO_CAPTURE_H	../libchip/include/pio_capture.h	56;"	d
PIO_CODR	../libchip/include/SAM3S.h	/^  WoReg PIO_CODR;       \/**< \\brief (Pio Offset: 0x0034) Clear Output Data Register *\/$/;"	m	struct:__anon17
PIO_CODR_P0	../libchip/include/SAM3S.h	2170;"	d
PIO_CODR_P1	../libchip/include/SAM3S.h	2171;"	d
PIO_CODR_P10	../libchip/include/SAM3S.h	2180;"	d
PIO_CODR_P11	../libchip/include/SAM3S.h	2181;"	d
PIO_CODR_P12	../libchip/include/SAM3S.h	2182;"	d
PIO_CODR_P13	../libchip/include/SAM3S.h	2183;"	d
PIO_CODR_P14	../libchip/include/SAM3S.h	2184;"	d
PIO_CODR_P15	../libchip/include/SAM3S.h	2185;"	d
PIO_CODR_P16	../libchip/include/SAM3S.h	2186;"	d
PIO_CODR_P17	../libchip/include/SAM3S.h	2187;"	d
PIO_CODR_P18	../libchip/include/SAM3S.h	2188;"	d
PIO_CODR_P19	../libchip/include/SAM3S.h	2189;"	d
PIO_CODR_P2	../libchip/include/SAM3S.h	2172;"	d
PIO_CODR_P20	../libchip/include/SAM3S.h	2190;"	d
PIO_CODR_P21	../libchip/include/SAM3S.h	2191;"	d
PIO_CODR_P22	../libchip/include/SAM3S.h	2192;"	d
PIO_CODR_P23	../libchip/include/SAM3S.h	2193;"	d
PIO_CODR_P24	../libchip/include/SAM3S.h	2194;"	d
PIO_CODR_P25	../libchip/include/SAM3S.h	2195;"	d
PIO_CODR_P26	../libchip/include/SAM3S.h	2196;"	d
PIO_CODR_P27	../libchip/include/SAM3S.h	2197;"	d
PIO_CODR_P28	../libchip/include/SAM3S.h	2198;"	d
PIO_CODR_P29	../libchip/include/SAM3S.h	2199;"	d
PIO_CODR_P3	../libchip/include/SAM3S.h	2173;"	d
PIO_CODR_P30	../libchip/include/SAM3S.h	2200;"	d
PIO_CODR_P31	../libchip/include/SAM3S.h	2201;"	d
PIO_CODR_P4	../libchip/include/SAM3S.h	2174;"	d
PIO_CODR_P5	../libchip/include/SAM3S.h	2175;"	d
PIO_CODR_P6	../libchip/include/SAM3S.h	2176;"	d
PIO_CODR_P7	../libchip/include/SAM3S.h	2177;"	d
PIO_CODR_P8	../libchip/include/SAM3S.h	2178;"	d
PIO_CODR_P9	../libchip/include/SAM3S.h	2179;"	d
PIO_CaptureDisable	../libchip/source/pio_capture.c	/^void PIO_CaptureDisable( void )$/;"	f
PIO_CaptureDisableIt	../libchip/source/pio_capture.c	/^void PIO_CaptureDisableIt( uint32_t itToDisable )$/;"	f
PIO_CaptureEnable	../libchip/source/pio_capture.c	/^void PIO_CaptureEnable( void )$/;"	f
PIO_CaptureEnableIt	../libchip/source/pio_capture.c	/^void PIO_CaptureEnableIt( uint32_t itToEnable )$/;"	f
PIO_CaptureHandler	../libchip/source/pio_capture.c	/^extern void PIO_CaptureHandler( void )$/;"	f
PIO_CaptureInit	../libchip/source/pio_capture.c	/^void PIO_CaptureInit( SpioCaptureInit *pInit )$/;"	f
PIO_Clear	../libchip/source/pio.c	/^void PIO_Clear(const Pin *pin)$/;"	f
PIO_Configure	../libchip/source/pio.c	/^uint8_t PIO_Configure( const Pin *list, uint32_t size )$/;"	f
PIO_ConfigureIt	../libchip/source/pio_it.c	/^extern void PIO_ConfigureIt( const Pin *pPin, void (*handler)( const Pin* ) )$/;"	f
PIO_DEBOUNCE	../libchip/include/pio.h	107;"	d
PIO_DEFAULT	../libchip/include/pio.h	98;"	d
PIO_DEGLITCH	../libchip/include/pio.h	102;"	d
PIO_DisableIt	../libchip/source/pio_it.c	/^extern void PIO_DisableIt( const Pin *pPin )$/;"	f
PIO_ELSR	../libchip/include/SAM3S.h	/^  RoReg PIO_ELSR;       \/**< \\brief (Pio Offset: 0x00C8) Edge\/Level Status Register *\/$/;"	m	struct:__anon17
PIO_ELSR_P0	../libchip/include/SAM3S.h	3109;"	d
PIO_ELSR_P1	../libchip/include/SAM3S.h	3110;"	d
PIO_ELSR_P10	../libchip/include/SAM3S.h	3119;"	d
PIO_ELSR_P11	../libchip/include/SAM3S.h	3120;"	d
PIO_ELSR_P12	../libchip/include/SAM3S.h	3121;"	d
PIO_ELSR_P13	../libchip/include/SAM3S.h	3122;"	d
PIO_ELSR_P14	../libchip/include/SAM3S.h	3123;"	d
PIO_ELSR_P15	../libchip/include/SAM3S.h	3124;"	d
PIO_ELSR_P16	../libchip/include/SAM3S.h	3125;"	d
PIO_ELSR_P17	../libchip/include/SAM3S.h	3126;"	d
PIO_ELSR_P18	../libchip/include/SAM3S.h	3127;"	d
PIO_ELSR_P19	../libchip/include/SAM3S.h	3128;"	d
PIO_ELSR_P2	../libchip/include/SAM3S.h	3111;"	d
PIO_ELSR_P20	../libchip/include/SAM3S.h	3129;"	d
PIO_ELSR_P21	../libchip/include/SAM3S.h	3130;"	d
PIO_ELSR_P22	../libchip/include/SAM3S.h	3131;"	d
PIO_ELSR_P23	../libchip/include/SAM3S.h	3132;"	d
PIO_ELSR_P24	../libchip/include/SAM3S.h	3133;"	d
PIO_ELSR_P25	../libchip/include/SAM3S.h	3134;"	d
PIO_ELSR_P26	../libchip/include/SAM3S.h	3135;"	d
PIO_ELSR_P27	../libchip/include/SAM3S.h	3136;"	d
PIO_ELSR_P28	../libchip/include/SAM3S.h	3137;"	d
PIO_ELSR_P29	../libchip/include/SAM3S.h	3138;"	d
PIO_ELSR_P3	../libchip/include/SAM3S.h	3112;"	d
PIO_ELSR_P30	../libchip/include/SAM3S.h	3139;"	d
PIO_ELSR_P31	../libchip/include/SAM3S.h	3140;"	d
PIO_ELSR_P4	../libchip/include/SAM3S.h	3113;"	d
PIO_ELSR_P5	../libchip/include/SAM3S.h	3114;"	d
PIO_ELSR_P6	../libchip/include/SAM3S.h	3115;"	d
PIO_ELSR_P7	../libchip/include/SAM3S.h	3116;"	d
PIO_ELSR_P8	../libchip/include/SAM3S.h	3117;"	d
PIO_ELSR_P9	../libchip/include/SAM3S.h	3118;"	d
PIO_ESR	../libchip/include/SAM3S.h	/^  WoReg PIO_ESR;        \/**< \\brief (Pio Offset: 0x00C0) Edge Select Register *\/$/;"	m	struct:__anon17
PIO_ESR_P0	../libchip/include/SAM3S.h	3043;"	d
PIO_ESR_P1	../libchip/include/SAM3S.h	3044;"	d
PIO_ESR_P10	../libchip/include/SAM3S.h	3053;"	d
PIO_ESR_P11	../libchip/include/SAM3S.h	3054;"	d
PIO_ESR_P12	../libchip/include/SAM3S.h	3055;"	d
PIO_ESR_P13	../libchip/include/SAM3S.h	3056;"	d
PIO_ESR_P14	../libchip/include/SAM3S.h	3057;"	d
PIO_ESR_P15	../libchip/include/SAM3S.h	3058;"	d
PIO_ESR_P16	../libchip/include/SAM3S.h	3059;"	d
PIO_ESR_P17	../libchip/include/SAM3S.h	3060;"	d
PIO_ESR_P18	../libchip/include/SAM3S.h	3061;"	d
PIO_ESR_P19	../libchip/include/SAM3S.h	3062;"	d
PIO_ESR_P2	../libchip/include/SAM3S.h	3045;"	d
PIO_ESR_P20	../libchip/include/SAM3S.h	3063;"	d
PIO_ESR_P21	../libchip/include/SAM3S.h	3064;"	d
PIO_ESR_P22	../libchip/include/SAM3S.h	3065;"	d
PIO_ESR_P23	../libchip/include/SAM3S.h	3066;"	d
PIO_ESR_P24	../libchip/include/SAM3S.h	3067;"	d
PIO_ESR_P25	../libchip/include/SAM3S.h	3068;"	d
PIO_ESR_P26	../libchip/include/SAM3S.h	3069;"	d
PIO_ESR_P27	../libchip/include/SAM3S.h	3070;"	d
PIO_ESR_P28	../libchip/include/SAM3S.h	3071;"	d
PIO_ESR_P29	../libchip/include/SAM3S.h	3072;"	d
PIO_ESR_P3	../libchip/include/SAM3S.h	3046;"	d
PIO_ESR_P30	../libchip/include/SAM3S.h	3073;"	d
PIO_ESR_P31	../libchip/include/SAM3S.h	3074;"	d
PIO_ESR_P4	../libchip/include/SAM3S.h	3047;"	d
PIO_ESR_P5	../libchip/include/SAM3S.h	3048;"	d
PIO_ESR_P6	../libchip/include/SAM3S.h	3049;"	d
PIO_ESR_P7	../libchip/include/SAM3S.h	3050;"	d
PIO_ESR_P8	../libchip/include/SAM3S.h	3051;"	d
PIO_ESR_P9	../libchip/include/SAM3S.h	3052;"	d
PIO_EnableIt	../libchip/source/pio_it.c	/^extern void PIO_EnableIt( const Pin *pPin )$/;"	f
PIO_FELLSR	../libchip/include/SAM3S.h	/^  WoReg PIO_FELLSR;     \/**< \\brief (Pio Offset: 0x00D0) Falling Edge\/Low Level Select Register *\/$/;"	m	struct:__anon17
PIO_FELLSR_P0	../libchip/include/SAM3S.h	3142;"	d
PIO_FELLSR_P1	../libchip/include/SAM3S.h	3143;"	d
PIO_FELLSR_P10	../libchip/include/SAM3S.h	3152;"	d
PIO_FELLSR_P11	../libchip/include/SAM3S.h	3153;"	d
PIO_FELLSR_P12	../libchip/include/SAM3S.h	3154;"	d
PIO_FELLSR_P13	../libchip/include/SAM3S.h	3155;"	d
PIO_FELLSR_P14	../libchip/include/SAM3S.h	3156;"	d
PIO_FELLSR_P15	../libchip/include/SAM3S.h	3157;"	d
PIO_FELLSR_P16	../libchip/include/SAM3S.h	3158;"	d
PIO_FELLSR_P17	../libchip/include/SAM3S.h	3159;"	d
PIO_FELLSR_P18	../libchip/include/SAM3S.h	3160;"	d
PIO_FELLSR_P19	../libchip/include/SAM3S.h	3161;"	d
PIO_FELLSR_P2	../libchip/include/SAM3S.h	3144;"	d
PIO_FELLSR_P20	../libchip/include/SAM3S.h	3162;"	d
PIO_FELLSR_P21	../libchip/include/SAM3S.h	3163;"	d
PIO_FELLSR_P22	../libchip/include/SAM3S.h	3164;"	d
PIO_FELLSR_P23	../libchip/include/SAM3S.h	3165;"	d
PIO_FELLSR_P24	../libchip/include/SAM3S.h	3166;"	d
PIO_FELLSR_P25	../libchip/include/SAM3S.h	3167;"	d
PIO_FELLSR_P26	../libchip/include/SAM3S.h	3168;"	d
PIO_FELLSR_P27	../libchip/include/SAM3S.h	3169;"	d
PIO_FELLSR_P28	../libchip/include/SAM3S.h	3170;"	d
PIO_FELLSR_P29	../libchip/include/SAM3S.h	3171;"	d
PIO_FELLSR_P3	../libchip/include/SAM3S.h	3145;"	d
PIO_FELLSR_P30	../libchip/include/SAM3S.h	3172;"	d
PIO_FELLSR_P31	../libchip/include/SAM3S.h	3173;"	d
PIO_FELLSR_P4	../libchip/include/SAM3S.h	3146;"	d
PIO_FELLSR_P5	../libchip/include/SAM3S.h	3147;"	d
PIO_FELLSR_P6	../libchip/include/SAM3S.h	3148;"	d
PIO_FELLSR_P7	../libchip/include/SAM3S.h	3149;"	d
PIO_FELLSR_P8	../libchip/include/SAM3S.h	3150;"	d
PIO_FELLSR_P9	../libchip/include/SAM3S.h	3151;"	d
PIO_FRLHSR	../libchip/include/SAM3S.h	/^  RoReg PIO_FRLHSR;     \/**< \\brief (Pio Offset: 0x00D8) Fall\/Rise - Low\/High Status Register *\/$/;"	m	struct:__anon17
PIO_FRLHSR_P0	../libchip/include/SAM3S.h	3208;"	d
PIO_FRLHSR_P1	../libchip/include/SAM3S.h	3209;"	d
PIO_FRLHSR_P10	../libchip/include/SAM3S.h	3218;"	d
PIO_FRLHSR_P11	../libchip/include/SAM3S.h	3219;"	d
PIO_FRLHSR_P12	../libchip/include/SAM3S.h	3220;"	d
PIO_FRLHSR_P13	../libchip/include/SAM3S.h	3221;"	d
PIO_FRLHSR_P14	../libchip/include/SAM3S.h	3222;"	d
PIO_FRLHSR_P15	../libchip/include/SAM3S.h	3223;"	d
PIO_FRLHSR_P16	../libchip/include/SAM3S.h	3224;"	d
PIO_FRLHSR_P17	../libchip/include/SAM3S.h	3225;"	d
PIO_FRLHSR_P18	../libchip/include/SAM3S.h	3226;"	d
PIO_FRLHSR_P19	../libchip/include/SAM3S.h	3227;"	d
PIO_FRLHSR_P2	../libchip/include/SAM3S.h	3210;"	d
PIO_FRLHSR_P20	../libchip/include/SAM3S.h	3228;"	d
PIO_FRLHSR_P21	../libchip/include/SAM3S.h	3229;"	d
PIO_FRLHSR_P22	../libchip/include/SAM3S.h	3230;"	d
PIO_FRLHSR_P23	../libchip/include/SAM3S.h	3231;"	d
PIO_FRLHSR_P24	../libchip/include/SAM3S.h	3232;"	d
PIO_FRLHSR_P25	../libchip/include/SAM3S.h	3233;"	d
PIO_FRLHSR_P26	../libchip/include/SAM3S.h	3234;"	d
PIO_FRLHSR_P27	../libchip/include/SAM3S.h	3235;"	d
PIO_FRLHSR_P28	../libchip/include/SAM3S.h	3236;"	d
PIO_FRLHSR_P29	../libchip/include/SAM3S.h	3237;"	d
PIO_FRLHSR_P3	../libchip/include/SAM3S.h	3211;"	d
PIO_FRLHSR_P30	../libchip/include/SAM3S.h	3238;"	d
PIO_FRLHSR_P31	../libchip/include/SAM3S.h	3239;"	d
PIO_FRLHSR_P4	../libchip/include/SAM3S.h	3212;"	d
PIO_FRLHSR_P5	../libchip/include/SAM3S.h	3213;"	d
PIO_FRLHSR_P6	../libchip/include/SAM3S.h	3214;"	d
PIO_FRLHSR_P7	../libchip/include/SAM3S.h	3215;"	d
PIO_FRLHSR_P8	../libchip/include/SAM3S.h	3216;"	d
PIO_FRLHSR_P9	../libchip/include/SAM3S.h	3217;"	d
PIO_Get	../libchip/source/pio.c	/^unsigned char PIO_Get( const Pin *pin )$/;"	f
PIO_GetOutputDataStatus	../libchip/source/pio.c	/^unsigned char PIO_GetOutputDataStatus(const Pin *pin)$/;"	f
PIO_IDR	../libchip/include/SAM3S.h	/^  WoReg PIO_IDR;        \/**< \\brief (Pio Offset: 0x0044) Interrupt Disable Register *\/$/;"	m	struct:__anon17
PIO_IDR_P0	../libchip/include/SAM3S.h	2302;"	d
PIO_IDR_P1	../libchip/include/SAM3S.h	2303;"	d
PIO_IDR_P10	../libchip/include/SAM3S.h	2312;"	d
PIO_IDR_P11	../libchip/include/SAM3S.h	2313;"	d
PIO_IDR_P12	../libchip/include/SAM3S.h	2314;"	d
PIO_IDR_P13	../libchip/include/SAM3S.h	2315;"	d
PIO_IDR_P14	../libchip/include/SAM3S.h	2316;"	d
PIO_IDR_P15	../libchip/include/SAM3S.h	2317;"	d
PIO_IDR_P16	../libchip/include/SAM3S.h	2318;"	d
PIO_IDR_P17	../libchip/include/SAM3S.h	2319;"	d
PIO_IDR_P18	../libchip/include/SAM3S.h	2320;"	d
PIO_IDR_P19	../libchip/include/SAM3S.h	2321;"	d
PIO_IDR_P2	../libchip/include/SAM3S.h	2304;"	d
PIO_IDR_P20	../libchip/include/SAM3S.h	2322;"	d
PIO_IDR_P21	../libchip/include/SAM3S.h	2323;"	d
PIO_IDR_P22	../libchip/include/SAM3S.h	2324;"	d
PIO_IDR_P23	../libchip/include/SAM3S.h	2325;"	d
PIO_IDR_P24	../libchip/include/SAM3S.h	2326;"	d
PIO_IDR_P25	../libchip/include/SAM3S.h	2327;"	d
PIO_IDR_P26	../libchip/include/SAM3S.h	2328;"	d
PIO_IDR_P27	../libchip/include/SAM3S.h	2329;"	d
PIO_IDR_P28	../libchip/include/SAM3S.h	2330;"	d
PIO_IDR_P29	../libchip/include/SAM3S.h	2331;"	d
PIO_IDR_P3	../libchip/include/SAM3S.h	2305;"	d
PIO_IDR_P30	../libchip/include/SAM3S.h	2332;"	d
PIO_IDR_P31	../libchip/include/SAM3S.h	2333;"	d
PIO_IDR_P4	../libchip/include/SAM3S.h	2306;"	d
PIO_IDR_P5	../libchip/include/SAM3S.h	2307;"	d
PIO_IDR_P6	../libchip/include/SAM3S.h	2308;"	d
PIO_IDR_P7	../libchip/include/SAM3S.h	2309;"	d
PIO_IDR_P8	../libchip/include/SAM3S.h	2310;"	d
PIO_IDR_P9	../libchip/include/SAM3S.h	2311;"	d
PIO_IER	../libchip/include/SAM3S.h	/^  WoReg PIO_IER;        \/**< \\brief (Pio Offset: 0x0040) Interrupt Enable Register *\/$/;"	m	struct:__anon17
PIO_IER_P0	../libchip/include/SAM3S.h	2269;"	d
PIO_IER_P1	../libchip/include/SAM3S.h	2270;"	d
PIO_IER_P10	../libchip/include/SAM3S.h	2279;"	d
PIO_IER_P11	../libchip/include/SAM3S.h	2280;"	d
PIO_IER_P12	../libchip/include/SAM3S.h	2281;"	d
PIO_IER_P13	../libchip/include/SAM3S.h	2282;"	d
PIO_IER_P14	../libchip/include/SAM3S.h	2283;"	d
PIO_IER_P15	../libchip/include/SAM3S.h	2284;"	d
PIO_IER_P16	../libchip/include/SAM3S.h	2285;"	d
PIO_IER_P17	../libchip/include/SAM3S.h	2286;"	d
PIO_IER_P18	../libchip/include/SAM3S.h	2287;"	d
PIO_IER_P19	../libchip/include/SAM3S.h	2288;"	d
PIO_IER_P2	../libchip/include/SAM3S.h	2271;"	d
PIO_IER_P20	../libchip/include/SAM3S.h	2289;"	d
PIO_IER_P21	../libchip/include/SAM3S.h	2290;"	d
PIO_IER_P22	../libchip/include/SAM3S.h	2291;"	d
PIO_IER_P23	../libchip/include/SAM3S.h	2292;"	d
PIO_IER_P24	../libchip/include/SAM3S.h	2293;"	d
PIO_IER_P25	../libchip/include/SAM3S.h	2294;"	d
PIO_IER_P26	../libchip/include/SAM3S.h	2295;"	d
PIO_IER_P27	../libchip/include/SAM3S.h	2296;"	d
PIO_IER_P28	../libchip/include/SAM3S.h	2297;"	d
PIO_IER_P29	../libchip/include/SAM3S.h	2298;"	d
PIO_IER_P3	../libchip/include/SAM3S.h	2272;"	d
PIO_IER_P30	../libchip/include/SAM3S.h	2299;"	d
PIO_IER_P31	../libchip/include/SAM3S.h	2300;"	d
PIO_IER_P4	../libchip/include/SAM3S.h	2273;"	d
PIO_IER_P5	../libchip/include/SAM3S.h	2274;"	d
PIO_IER_P6	../libchip/include/SAM3S.h	2275;"	d
PIO_IER_P7	../libchip/include/SAM3S.h	2276;"	d
PIO_IER_P8	../libchip/include/SAM3S.h	2277;"	d
PIO_IER_P9	../libchip/include/SAM3S.h	2278;"	d
PIO_IFDR	../libchip/include/SAM3S.h	/^  WoReg PIO_IFDR;       \/**< \\brief (Pio Offset: 0x0024) Glitch Input Filter Disable Register *\/$/;"	m	struct:__anon17
PIO_IFDR_P0	../libchip/include/SAM3S.h	2071;"	d
PIO_IFDR_P1	../libchip/include/SAM3S.h	2072;"	d
PIO_IFDR_P10	../libchip/include/SAM3S.h	2081;"	d
PIO_IFDR_P11	../libchip/include/SAM3S.h	2082;"	d
PIO_IFDR_P12	../libchip/include/SAM3S.h	2083;"	d
PIO_IFDR_P13	../libchip/include/SAM3S.h	2084;"	d
PIO_IFDR_P14	../libchip/include/SAM3S.h	2085;"	d
PIO_IFDR_P15	../libchip/include/SAM3S.h	2086;"	d
PIO_IFDR_P16	../libchip/include/SAM3S.h	2087;"	d
PIO_IFDR_P17	../libchip/include/SAM3S.h	2088;"	d
PIO_IFDR_P18	../libchip/include/SAM3S.h	2089;"	d
PIO_IFDR_P19	../libchip/include/SAM3S.h	2090;"	d
PIO_IFDR_P2	../libchip/include/SAM3S.h	2073;"	d
PIO_IFDR_P20	../libchip/include/SAM3S.h	2091;"	d
PIO_IFDR_P21	../libchip/include/SAM3S.h	2092;"	d
PIO_IFDR_P22	../libchip/include/SAM3S.h	2093;"	d
PIO_IFDR_P23	../libchip/include/SAM3S.h	2094;"	d
PIO_IFDR_P24	../libchip/include/SAM3S.h	2095;"	d
PIO_IFDR_P25	../libchip/include/SAM3S.h	2096;"	d
PIO_IFDR_P26	../libchip/include/SAM3S.h	2097;"	d
PIO_IFDR_P27	../libchip/include/SAM3S.h	2098;"	d
PIO_IFDR_P28	../libchip/include/SAM3S.h	2099;"	d
PIO_IFDR_P29	../libchip/include/SAM3S.h	2100;"	d
PIO_IFDR_P3	../libchip/include/SAM3S.h	2074;"	d
PIO_IFDR_P30	../libchip/include/SAM3S.h	2101;"	d
PIO_IFDR_P31	../libchip/include/SAM3S.h	2102;"	d
PIO_IFDR_P4	../libchip/include/SAM3S.h	2075;"	d
PIO_IFDR_P5	../libchip/include/SAM3S.h	2076;"	d
PIO_IFDR_P6	../libchip/include/SAM3S.h	2077;"	d
PIO_IFDR_P7	../libchip/include/SAM3S.h	2078;"	d
PIO_IFDR_P8	../libchip/include/SAM3S.h	2079;"	d
PIO_IFDR_P9	../libchip/include/SAM3S.h	2080;"	d
PIO_IFER	../libchip/include/SAM3S.h	/^  WoReg PIO_IFER;       \/**< \\brief (Pio Offset: 0x0020) Glitch Input Filter Enable Register *\/$/;"	m	struct:__anon17
PIO_IFER_P0	../libchip/include/SAM3S.h	2038;"	d
PIO_IFER_P1	../libchip/include/SAM3S.h	2039;"	d
PIO_IFER_P10	../libchip/include/SAM3S.h	2048;"	d
PIO_IFER_P11	../libchip/include/SAM3S.h	2049;"	d
PIO_IFER_P12	../libchip/include/SAM3S.h	2050;"	d
PIO_IFER_P13	../libchip/include/SAM3S.h	2051;"	d
PIO_IFER_P14	../libchip/include/SAM3S.h	2052;"	d
PIO_IFER_P15	../libchip/include/SAM3S.h	2053;"	d
PIO_IFER_P16	../libchip/include/SAM3S.h	2054;"	d
PIO_IFER_P17	../libchip/include/SAM3S.h	2055;"	d
PIO_IFER_P18	../libchip/include/SAM3S.h	2056;"	d
PIO_IFER_P19	../libchip/include/SAM3S.h	2057;"	d
PIO_IFER_P2	../libchip/include/SAM3S.h	2040;"	d
PIO_IFER_P20	../libchip/include/SAM3S.h	2058;"	d
PIO_IFER_P21	../libchip/include/SAM3S.h	2059;"	d
PIO_IFER_P22	../libchip/include/SAM3S.h	2060;"	d
PIO_IFER_P23	../libchip/include/SAM3S.h	2061;"	d
PIO_IFER_P24	../libchip/include/SAM3S.h	2062;"	d
PIO_IFER_P25	../libchip/include/SAM3S.h	2063;"	d
PIO_IFER_P26	../libchip/include/SAM3S.h	2064;"	d
PIO_IFER_P27	../libchip/include/SAM3S.h	2065;"	d
PIO_IFER_P28	../libchip/include/SAM3S.h	2066;"	d
PIO_IFER_P29	../libchip/include/SAM3S.h	2067;"	d
PIO_IFER_P3	../libchip/include/SAM3S.h	2041;"	d
PIO_IFER_P30	../libchip/include/SAM3S.h	2068;"	d
PIO_IFER_P31	../libchip/include/SAM3S.h	2069;"	d
PIO_IFER_P4	../libchip/include/SAM3S.h	2042;"	d
PIO_IFER_P5	../libchip/include/SAM3S.h	2043;"	d
PIO_IFER_P6	../libchip/include/SAM3S.h	2044;"	d
PIO_IFER_P7	../libchip/include/SAM3S.h	2045;"	d
PIO_IFER_P8	../libchip/include/SAM3S.h	2046;"	d
PIO_IFER_P9	../libchip/include/SAM3S.h	2047;"	d
PIO_IFSCDR	../libchip/include/SAM3S.h	/^  WoReg PIO_IFSCDR;     \/**< \\brief (Pio Offset: 0x0080) Input Filter Slow Clock Disable Register *\/$/;"	m	struct:__anon17
PIO_IFSCDR_P0	../libchip/include/SAM3S.h	2632;"	d
PIO_IFSCDR_P1	../libchip/include/SAM3S.h	2633;"	d
PIO_IFSCDR_P10	../libchip/include/SAM3S.h	2642;"	d
PIO_IFSCDR_P11	../libchip/include/SAM3S.h	2643;"	d
PIO_IFSCDR_P12	../libchip/include/SAM3S.h	2644;"	d
PIO_IFSCDR_P13	../libchip/include/SAM3S.h	2645;"	d
PIO_IFSCDR_P14	../libchip/include/SAM3S.h	2646;"	d
PIO_IFSCDR_P15	../libchip/include/SAM3S.h	2647;"	d
PIO_IFSCDR_P16	../libchip/include/SAM3S.h	2648;"	d
PIO_IFSCDR_P17	../libchip/include/SAM3S.h	2649;"	d
PIO_IFSCDR_P18	../libchip/include/SAM3S.h	2650;"	d
PIO_IFSCDR_P19	../libchip/include/SAM3S.h	2651;"	d
PIO_IFSCDR_P2	../libchip/include/SAM3S.h	2634;"	d
PIO_IFSCDR_P20	../libchip/include/SAM3S.h	2652;"	d
PIO_IFSCDR_P21	../libchip/include/SAM3S.h	2653;"	d
PIO_IFSCDR_P22	../libchip/include/SAM3S.h	2654;"	d
PIO_IFSCDR_P23	../libchip/include/SAM3S.h	2655;"	d
PIO_IFSCDR_P24	../libchip/include/SAM3S.h	2656;"	d
PIO_IFSCDR_P25	../libchip/include/SAM3S.h	2657;"	d
PIO_IFSCDR_P26	../libchip/include/SAM3S.h	2658;"	d
PIO_IFSCDR_P27	../libchip/include/SAM3S.h	2659;"	d
PIO_IFSCDR_P28	../libchip/include/SAM3S.h	2660;"	d
PIO_IFSCDR_P29	../libchip/include/SAM3S.h	2661;"	d
PIO_IFSCDR_P3	../libchip/include/SAM3S.h	2635;"	d
PIO_IFSCDR_P30	../libchip/include/SAM3S.h	2662;"	d
PIO_IFSCDR_P31	../libchip/include/SAM3S.h	2663;"	d
PIO_IFSCDR_P4	../libchip/include/SAM3S.h	2636;"	d
PIO_IFSCDR_P5	../libchip/include/SAM3S.h	2637;"	d
PIO_IFSCDR_P6	../libchip/include/SAM3S.h	2638;"	d
PIO_IFSCDR_P7	../libchip/include/SAM3S.h	2639;"	d
PIO_IFSCDR_P8	../libchip/include/SAM3S.h	2640;"	d
PIO_IFSCDR_P9	../libchip/include/SAM3S.h	2641;"	d
PIO_IFSCER	../libchip/include/SAM3S.h	/^  WoReg PIO_IFSCER;     \/**< \\brief (Pio Offset: 0x0084) Input Filter Slow Clock Enable Register *\/$/;"	m	struct:__anon17
PIO_IFSCER_P0	../libchip/include/SAM3S.h	2665;"	d
PIO_IFSCER_P1	../libchip/include/SAM3S.h	2666;"	d
PIO_IFSCER_P10	../libchip/include/SAM3S.h	2675;"	d
PIO_IFSCER_P11	../libchip/include/SAM3S.h	2676;"	d
PIO_IFSCER_P12	../libchip/include/SAM3S.h	2677;"	d
PIO_IFSCER_P13	../libchip/include/SAM3S.h	2678;"	d
PIO_IFSCER_P14	../libchip/include/SAM3S.h	2679;"	d
PIO_IFSCER_P15	../libchip/include/SAM3S.h	2680;"	d
PIO_IFSCER_P16	../libchip/include/SAM3S.h	2681;"	d
PIO_IFSCER_P17	../libchip/include/SAM3S.h	2682;"	d
PIO_IFSCER_P18	../libchip/include/SAM3S.h	2683;"	d
PIO_IFSCER_P19	../libchip/include/SAM3S.h	2684;"	d
PIO_IFSCER_P2	../libchip/include/SAM3S.h	2667;"	d
PIO_IFSCER_P20	../libchip/include/SAM3S.h	2685;"	d
PIO_IFSCER_P21	../libchip/include/SAM3S.h	2686;"	d
PIO_IFSCER_P22	../libchip/include/SAM3S.h	2687;"	d
PIO_IFSCER_P23	../libchip/include/SAM3S.h	2688;"	d
PIO_IFSCER_P24	../libchip/include/SAM3S.h	2689;"	d
PIO_IFSCER_P25	../libchip/include/SAM3S.h	2690;"	d
PIO_IFSCER_P26	../libchip/include/SAM3S.h	2691;"	d
PIO_IFSCER_P27	../libchip/include/SAM3S.h	2692;"	d
PIO_IFSCER_P28	../libchip/include/SAM3S.h	2693;"	d
PIO_IFSCER_P29	../libchip/include/SAM3S.h	2694;"	d
PIO_IFSCER_P3	../libchip/include/SAM3S.h	2668;"	d
PIO_IFSCER_P30	../libchip/include/SAM3S.h	2695;"	d
PIO_IFSCER_P31	../libchip/include/SAM3S.h	2696;"	d
PIO_IFSCER_P4	../libchip/include/SAM3S.h	2669;"	d
PIO_IFSCER_P5	../libchip/include/SAM3S.h	2670;"	d
PIO_IFSCER_P6	../libchip/include/SAM3S.h	2671;"	d
PIO_IFSCER_P7	../libchip/include/SAM3S.h	2672;"	d
PIO_IFSCER_P8	../libchip/include/SAM3S.h	2673;"	d
PIO_IFSCER_P9	../libchip/include/SAM3S.h	2674;"	d
PIO_IFSCSR	../libchip/include/SAM3S.h	/^  RoReg PIO_IFSCSR;     \/**< \\brief (Pio Offset: 0x0088) Input Filter Slow Clock Status Register *\/$/;"	m	struct:__anon17
PIO_IFSCSR_P0	../libchip/include/SAM3S.h	2698;"	d
PIO_IFSCSR_P1	../libchip/include/SAM3S.h	2699;"	d
PIO_IFSCSR_P10	../libchip/include/SAM3S.h	2708;"	d
PIO_IFSCSR_P11	../libchip/include/SAM3S.h	2709;"	d
PIO_IFSCSR_P12	../libchip/include/SAM3S.h	2710;"	d
PIO_IFSCSR_P13	../libchip/include/SAM3S.h	2711;"	d
PIO_IFSCSR_P14	../libchip/include/SAM3S.h	2712;"	d
PIO_IFSCSR_P15	../libchip/include/SAM3S.h	2713;"	d
PIO_IFSCSR_P16	../libchip/include/SAM3S.h	2714;"	d
PIO_IFSCSR_P17	../libchip/include/SAM3S.h	2715;"	d
PIO_IFSCSR_P18	../libchip/include/SAM3S.h	2716;"	d
PIO_IFSCSR_P19	../libchip/include/SAM3S.h	2717;"	d
PIO_IFSCSR_P2	../libchip/include/SAM3S.h	2700;"	d
PIO_IFSCSR_P20	../libchip/include/SAM3S.h	2718;"	d
PIO_IFSCSR_P21	../libchip/include/SAM3S.h	2719;"	d
PIO_IFSCSR_P22	../libchip/include/SAM3S.h	2720;"	d
PIO_IFSCSR_P23	../libchip/include/SAM3S.h	2721;"	d
PIO_IFSCSR_P24	../libchip/include/SAM3S.h	2722;"	d
PIO_IFSCSR_P25	../libchip/include/SAM3S.h	2723;"	d
PIO_IFSCSR_P26	../libchip/include/SAM3S.h	2724;"	d
PIO_IFSCSR_P27	../libchip/include/SAM3S.h	2725;"	d
PIO_IFSCSR_P28	../libchip/include/SAM3S.h	2726;"	d
PIO_IFSCSR_P29	../libchip/include/SAM3S.h	2727;"	d
PIO_IFSCSR_P3	../libchip/include/SAM3S.h	2701;"	d
PIO_IFSCSR_P30	../libchip/include/SAM3S.h	2728;"	d
PIO_IFSCSR_P31	../libchip/include/SAM3S.h	2729;"	d
PIO_IFSCSR_P4	../libchip/include/SAM3S.h	2702;"	d
PIO_IFSCSR_P5	../libchip/include/SAM3S.h	2703;"	d
PIO_IFSCSR_P6	../libchip/include/SAM3S.h	2704;"	d
PIO_IFSCSR_P7	../libchip/include/SAM3S.h	2705;"	d
PIO_IFSCSR_P8	../libchip/include/SAM3S.h	2706;"	d
PIO_IFSCSR_P9	../libchip/include/SAM3S.h	2707;"	d
PIO_IFSR	../libchip/include/SAM3S.h	/^  RoReg PIO_IFSR;       \/**< \\brief (Pio Offset: 0x0028) Glitch Input Filter Status Register *\/$/;"	m	struct:__anon17
PIO_IFSR_P0	../libchip/include/SAM3S.h	2104;"	d
PIO_IFSR_P1	../libchip/include/SAM3S.h	2105;"	d
PIO_IFSR_P10	../libchip/include/SAM3S.h	2114;"	d
PIO_IFSR_P11	../libchip/include/SAM3S.h	2115;"	d
PIO_IFSR_P12	../libchip/include/SAM3S.h	2116;"	d
PIO_IFSR_P13	../libchip/include/SAM3S.h	2117;"	d
PIO_IFSR_P14	../libchip/include/SAM3S.h	2118;"	d
PIO_IFSR_P15	../libchip/include/SAM3S.h	2119;"	d
PIO_IFSR_P16	../libchip/include/SAM3S.h	2120;"	d
PIO_IFSR_P17	../libchip/include/SAM3S.h	2121;"	d
PIO_IFSR_P18	../libchip/include/SAM3S.h	2122;"	d
PIO_IFSR_P19	../libchip/include/SAM3S.h	2123;"	d
PIO_IFSR_P2	../libchip/include/SAM3S.h	2106;"	d
PIO_IFSR_P20	../libchip/include/SAM3S.h	2124;"	d
PIO_IFSR_P21	../libchip/include/SAM3S.h	2125;"	d
PIO_IFSR_P22	../libchip/include/SAM3S.h	2126;"	d
PIO_IFSR_P23	../libchip/include/SAM3S.h	2127;"	d
PIO_IFSR_P24	../libchip/include/SAM3S.h	2128;"	d
PIO_IFSR_P25	../libchip/include/SAM3S.h	2129;"	d
PIO_IFSR_P26	../libchip/include/SAM3S.h	2130;"	d
PIO_IFSR_P27	../libchip/include/SAM3S.h	2131;"	d
PIO_IFSR_P28	../libchip/include/SAM3S.h	2132;"	d
PIO_IFSR_P29	../libchip/include/SAM3S.h	2133;"	d
PIO_IFSR_P3	../libchip/include/SAM3S.h	2107;"	d
PIO_IFSR_P30	../libchip/include/SAM3S.h	2134;"	d
PIO_IFSR_P31	../libchip/include/SAM3S.h	2135;"	d
PIO_IFSR_P4	../libchip/include/SAM3S.h	2108;"	d
PIO_IFSR_P5	../libchip/include/SAM3S.h	2109;"	d
PIO_IFSR_P6	../libchip/include/SAM3S.h	2110;"	d
PIO_IFSR_P7	../libchip/include/SAM3S.h	2111;"	d
PIO_IFSR_P8	../libchip/include/SAM3S.h	2112;"	d
PIO_IFSR_P9	../libchip/include/SAM3S.h	2113;"	d
PIO_IMR	../libchip/include/SAM3S.h	/^  RoReg PIO_IMR;        \/**< \\brief (Pio Offset: 0x0048) Interrupt Mask Register *\/$/;"	m	struct:__anon17
PIO_IMR_P0	../libchip/include/SAM3S.h	2335;"	d
PIO_IMR_P1	../libchip/include/SAM3S.h	2336;"	d
PIO_IMR_P10	../libchip/include/SAM3S.h	2345;"	d
PIO_IMR_P11	../libchip/include/SAM3S.h	2346;"	d
PIO_IMR_P12	../libchip/include/SAM3S.h	2347;"	d
PIO_IMR_P13	../libchip/include/SAM3S.h	2348;"	d
PIO_IMR_P14	../libchip/include/SAM3S.h	2349;"	d
PIO_IMR_P15	../libchip/include/SAM3S.h	2350;"	d
PIO_IMR_P16	../libchip/include/SAM3S.h	2351;"	d
PIO_IMR_P17	../libchip/include/SAM3S.h	2352;"	d
PIO_IMR_P18	../libchip/include/SAM3S.h	2353;"	d
PIO_IMR_P19	../libchip/include/SAM3S.h	2354;"	d
PIO_IMR_P2	../libchip/include/SAM3S.h	2337;"	d
PIO_IMR_P20	../libchip/include/SAM3S.h	2355;"	d
PIO_IMR_P21	../libchip/include/SAM3S.h	2356;"	d
PIO_IMR_P22	../libchip/include/SAM3S.h	2357;"	d
PIO_IMR_P23	../libchip/include/SAM3S.h	2358;"	d
PIO_IMR_P24	../libchip/include/SAM3S.h	2359;"	d
PIO_IMR_P25	../libchip/include/SAM3S.h	2360;"	d
PIO_IMR_P26	../libchip/include/SAM3S.h	2361;"	d
PIO_IMR_P27	../libchip/include/SAM3S.h	2362;"	d
PIO_IMR_P28	../libchip/include/SAM3S.h	2363;"	d
PIO_IMR_P29	../libchip/include/SAM3S.h	2364;"	d
PIO_IMR_P3	../libchip/include/SAM3S.h	2338;"	d
PIO_IMR_P30	../libchip/include/SAM3S.h	2365;"	d
PIO_IMR_P31	../libchip/include/SAM3S.h	2366;"	d
PIO_IMR_P4	../libchip/include/SAM3S.h	2339;"	d
PIO_IMR_P5	../libchip/include/SAM3S.h	2340;"	d
PIO_IMR_P6	../libchip/include/SAM3S.h	2341;"	d
PIO_IMR_P7	../libchip/include/SAM3S.h	2342;"	d
PIO_IMR_P8	../libchip/include/SAM3S.h	2343;"	d
PIO_IMR_P9	../libchip/include/SAM3S.h	2344;"	d
PIO_INPUT	../libchip/include/pio.h	91;"	d
PIO_ISR	../libchip/include/SAM3S.h	/^  RoReg PIO_ISR;        \/**< \\brief (Pio Offset: 0x004C) Interrupt Status Register *\/$/;"	m	struct:__anon17
PIO_ISR_P0	../libchip/include/SAM3S.h	2368;"	d
PIO_ISR_P1	../libchip/include/SAM3S.h	2369;"	d
PIO_ISR_P10	../libchip/include/SAM3S.h	2378;"	d
PIO_ISR_P11	../libchip/include/SAM3S.h	2379;"	d
PIO_ISR_P12	../libchip/include/SAM3S.h	2380;"	d
PIO_ISR_P13	../libchip/include/SAM3S.h	2381;"	d
PIO_ISR_P14	../libchip/include/SAM3S.h	2382;"	d
PIO_ISR_P15	../libchip/include/SAM3S.h	2383;"	d
PIO_ISR_P16	../libchip/include/SAM3S.h	2384;"	d
PIO_ISR_P17	../libchip/include/SAM3S.h	2385;"	d
PIO_ISR_P18	../libchip/include/SAM3S.h	2386;"	d
PIO_ISR_P19	../libchip/include/SAM3S.h	2387;"	d
PIO_ISR_P2	../libchip/include/SAM3S.h	2370;"	d
PIO_ISR_P20	../libchip/include/SAM3S.h	2388;"	d
PIO_ISR_P21	../libchip/include/SAM3S.h	2389;"	d
PIO_ISR_P22	../libchip/include/SAM3S.h	2390;"	d
PIO_ISR_P23	../libchip/include/SAM3S.h	2391;"	d
PIO_ISR_P24	../libchip/include/SAM3S.h	2392;"	d
PIO_ISR_P25	../libchip/include/SAM3S.h	2393;"	d
PIO_ISR_P26	../libchip/include/SAM3S.h	2394;"	d
PIO_ISR_P27	../libchip/include/SAM3S.h	2395;"	d
PIO_ISR_P28	../libchip/include/SAM3S.h	2396;"	d
PIO_ISR_P29	../libchip/include/SAM3S.h	2397;"	d
PIO_ISR_P3	../libchip/include/SAM3S.h	2371;"	d
PIO_ISR_P30	../libchip/include/SAM3S.h	2398;"	d
PIO_ISR_P31	../libchip/include/SAM3S.h	2399;"	d
PIO_ISR_P4	../libchip/include/SAM3S.h	2372;"	d
PIO_ISR_P5	../libchip/include/SAM3S.h	2373;"	d
PIO_ISR_P6	../libchip/include/SAM3S.h	2374;"	d
PIO_ISR_P7	../libchip/include/SAM3S.h	2375;"	d
PIO_ISR_P8	../libchip/include/SAM3S.h	2376;"	d
PIO_ISR_P9	../libchip/include/SAM3S.h	2377;"	d
PIO_IT_AIME	../libchip/include/pio.h	110;"	d
PIO_IT_EDGE	../libchip/include/pio.h	115;"	d
PIO_IT_FALL_EDGE	../libchip/include/pio.h	122;"	d
PIO_IT_HIGH_LEVEL	../libchip/include/pio.h	120;"	d
PIO_IT_LOW_LEVEL	../libchip/include/pio.h	118;"	d
PIO_IT_RE_OR_HL	../libchip/include/pio.h	113;"	d
PIO_IT_RISE_EDGE	../libchip/include/pio.h	124;"	d
PIO_InitializeInterrupts	../libchip/source/pio_it.c	/^extern void PIO_InitializeInterrupts( uint32_t dwPriority )$/;"	f
PIO_LISTSIZE	../libchip/include/pio.h	140;"	d
PIO_LOCKSR	../libchip/include/SAM3S.h	/^  RoReg PIO_LOCKSR;     \/**< \\brief (Pio Offset: 0x00E0) Lock Status *\/$/;"	m	struct:__anon17
PIO_LOCKSR_P0	../libchip/include/SAM3S.h	3241;"	d
PIO_LOCKSR_P1	../libchip/include/SAM3S.h	3242;"	d
PIO_LOCKSR_P10	../libchip/include/SAM3S.h	3251;"	d
PIO_LOCKSR_P11	../libchip/include/SAM3S.h	3252;"	d
PIO_LOCKSR_P12	../libchip/include/SAM3S.h	3253;"	d
PIO_LOCKSR_P13	../libchip/include/SAM3S.h	3254;"	d
PIO_LOCKSR_P14	../libchip/include/SAM3S.h	3255;"	d
PIO_LOCKSR_P15	../libchip/include/SAM3S.h	3256;"	d
PIO_LOCKSR_P16	../libchip/include/SAM3S.h	3257;"	d
PIO_LOCKSR_P17	../libchip/include/SAM3S.h	3258;"	d
PIO_LOCKSR_P18	../libchip/include/SAM3S.h	3259;"	d
PIO_LOCKSR_P19	../libchip/include/SAM3S.h	3260;"	d
PIO_LOCKSR_P2	../libchip/include/SAM3S.h	3243;"	d
PIO_LOCKSR_P20	../libchip/include/SAM3S.h	3261;"	d
PIO_LOCKSR_P21	../libchip/include/SAM3S.h	3262;"	d
PIO_LOCKSR_P22	../libchip/include/SAM3S.h	3263;"	d
PIO_LOCKSR_P23	../libchip/include/SAM3S.h	3264;"	d
PIO_LOCKSR_P24	../libchip/include/SAM3S.h	3265;"	d
PIO_LOCKSR_P25	../libchip/include/SAM3S.h	3266;"	d
PIO_LOCKSR_P26	../libchip/include/SAM3S.h	3267;"	d
PIO_LOCKSR_P27	../libchip/include/SAM3S.h	3268;"	d
PIO_LOCKSR_P28	../libchip/include/SAM3S.h	3269;"	d
PIO_LOCKSR_P29	../libchip/include/SAM3S.h	3270;"	d
PIO_LOCKSR_P3	../libchip/include/SAM3S.h	3244;"	d
PIO_LOCKSR_P30	../libchip/include/SAM3S.h	3271;"	d
PIO_LOCKSR_P31	../libchip/include/SAM3S.h	3272;"	d
PIO_LOCKSR_P4	../libchip/include/SAM3S.h	3245;"	d
PIO_LOCKSR_P5	../libchip/include/SAM3S.h	3246;"	d
PIO_LOCKSR_P6	../libchip/include/SAM3S.h	3247;"	d
PIO_LOCKSR_P7	../libchip/include/SAM3S.h	3248;"	d
PIO_LOCKSR_P8	../libchip/include/SAM3S.h	3249;"	d
PIO_LOCKSR_P9	../libchip/include/SAM3S.h	3250;"	d
PIO_LSR	../libchip/include/SAM3S.h	/^  WoReg PIO_LSR;        \/**< \\brief (Pio Offset: 0x00C4) Level Select Register *\/$/;"	m	struct:__anon17
PIO_LSR_P0	../libchip/include/SAM3S.h	3076;"	d
PIO_LSR_P1	../libchip/include/SAM3S.h	3077;"	d
PIO_LSR_P10	../libchip/include/SAM3S.h	3086;"	d
PIO_LSR_P11	../libchip/include/SAM3S.h	3087;"	d
PIO_LSR_P12	../libchip/include/SAM3S.h	3088;"	d
PIO_LSR_P13	../libchip/include/SAM3S.h	3089;"	d
PIO_LSR_P14	../libchip/include/SAM3S.h	3090;"	d
PIO_LSR_P15	../libchip/include/SAM3S.h	3091;"	d
PIO_LSR_P16	../libchip/include/SAM3S.h	3092;"	d
PIO_LSR_P17	../libchip/include/SAM3S.h	3093;"	d
PIO_LSR_P18	../libchip/include/SAM3S.h	3094;"	d
PIO_LSR_P19	../libchip/include/SAM3S.h	3095;"	d
PIO_LSR_P2	../libchip/include/SAM3S.h	3078;"	d
PIO_LSR_P20	../libchip/include/SAM3S.h	3096;"	d
PIO_LSR_P21	../libchip/include/SAM3S.h	3097;"	d
PIO_LSR_P22	../libchip/include/SAM3S.h	3098;"	d
PIO_LSR_P23	../libchip/include/SAM3S.h	3099;"	d
PIO_LSR_P24	../libchip/include/SAM3S.h	3100;"	d
PIO_LSR_P25	../libchip/include/SAM3S.h	3101;"	d
PIO_LSR_P26	../libchip/include/SAM3S.h	3102;"	d
PIO_LSR_P27	../libchip/include/SAM3S.h	3103;"	d
PIO_LSR_P28	../libchip/include/SAM3S.h	3104;"	d
PIO_LSR_P29	../libchip/include/SAM3S.h	3105;"	d
PIO_LSR_P3	../libchip/include/SAM3S.h	3079;"	d
PIO_LSR_P30	../libchip/include/SAM3S.h	3106;"	d
PIO_LSR_P31	../libchip/include/SAM3S.h	3107;"	d
PIO_LSR_P4	../libchip/include/SAM3S.h	3080;"	d
PIO_LSR_P5	../libchip/include/SAM3S.h	3081;"	d
PIO_LSR_P6	../libchip/include/SAM3S.h	3082;"	d
PIO_LSR_P7	../libchip/include/SAM3S.h	3083;"	d
PIO_LSR_P8	../libchip/include/SAM3S.h	3084;"	d
PIO_LSR_P9	../libchip/include/SAM3S.h	3085;"	d
PIO_MDDR	../libchip/include/SAM3S.h	/^  WoReg PIO_MDDR;       \/**< \\brief (Pio Offset: 0x0054) Multi-driver Disable Register *\/$/;"	m	struct:__anon17
PIO_MDDR_P0	../libchip/include/SAM3S.h	2434;"	d
PIO_MDDR_P1	../libchip/include/SAM3S.h	2435;"	d
PIO_MDDR_P10	../libchip/include/SAM3S.h	2444;"	d
PIO_MDDR_P11	../libchip/include/SAM3S.h	2445;"	d
PIO_MDDR_P12	../libchip/include/SAM3S.h	2446;"	d
PIO_MDDR_P13	../libchip/include/SAM3S.h	2447;"	d
PIO_MDDR_P14	../libchip/include/SAM3S.h	2448;"	d
PIO_MDDR_P15	../libchip/include/SAM3S.h	2449;"	d
PIO_MDDR_P16	../libchip/include/SAM3S.h	2450;"	d
PIO_MDDR_P17	../libchip/include/SAM3S.h	2451;"	d
PIO_MDDR_P18	../libchip/include/SAM3S.h	2452;"	d
PIO_MDDR_P19	../libchip/include/SAM3S.h	2453;"	d
PIO_MDDR_P2	../libchip/include/SAM3S.h	2436;"	d
PIO_MDDR_P20	../libchip/include/SAM3S.h	2454;"	d
PIO_MDDR_P21	../libchip/include/SAM3S.h	2455;"	d
PIO_MDDR_P22	../libchip/include/SAM3S.h	2456;"	d
PIO_MDDR_P23	../libchip/include/SAM3S.h	2457;"	d
PIO_MDDR_P24	../libchip/include/SAM3S.h	2458;"	d
PIO_MDDR_P25	../libchip/include/SAM3S.h	2459;"	d
PIO_MDDR_P26	../libchip/include/SAM3S.h	2460;"	d
PIO_MDDR_P27	../libchip/include/SAM3S.h	2461;"	d
PIO_MDDR_P28	../libchip/include/SAM3S.h	2462;"	d
PIO_MDDR_P29	../libchip/include/SAM3S.h	2463;"	d
PIO_MDDR_P3	../libchip/include/SAM3S.h	2437;"	d
PIO_MDDR_P30	../libchip/include/SAM3S.h	2464;"	d
PIO_MDDR_P31	../libchip/include/SAM3S.h	2465;"	d
PIO_MDDR_P4	../libchip/include/SAM3S.h	2438;"	d
PIO_MDDR_P5	../libchip/include/SAM3S.h	2439;"	d
PIO_MDDR_P6	../libchip/include/SAM3S.h	2440;"	d
PIO_MDDR_P7	../libchip/include/SAM3S.h	2441;"	d
PIO_MDDR_P8	../libchip/include/SAM3S.h	2442;"	d
PIO_MDDR_P9	../libchip/include/SAM3S.h	2443;"	d
PIO_MDER	../libchip/include/SAM3S.h	/^  WoReg PIO_MDER;       \/**< \\brief (Pio Offset: 0x0050) Multi-driver Enable Register *\/$/;"	m	struct:__anon17
PIO_MDER_P0	../libchip/include/SAM3S.h	2401;"	d
PIO_MDER_P1	../libchip/include/SAM3S.h	2402;"	d
PIO_MDER_P10	../libchip/include/SAM3S.h	2411;"	d
PIO_MDER_P11	../libchip/include/SAM3S.h	2412;"	d
PIO_MDER_P12	../libchip/include/SAM3S.h	2413;"	d
PIO_MDER_P13	../libchip/include/SAM3S.h	2414;"	d
PIO_MDER_P14	../libchip/include/SAM3S.h	2415;"	d
PIO_MDER_P15	../libchip/include/SAM3S.h	2416;"	d
PIO_MDER_P16	../libchip/include/SAM3S.h	2417;"	d
PIO_MDER_P17	../libchip/include/SAM3S.h	2418;"	d
PIO_MDER_P18	../libchip/include/SAM3S.h	2419;"	d
PIO_MDER_P19	../libchip/include/SAM3S.h	2420;"	d
PIO_MDER_P2	../libchip/include/SAM3S.h	2403;"	d
PIO_MDER_P20	../libchip/include/SAM3S.h	2421;"	d
PIO_MDER_P21	../libchip/include/SAM3S.h	2422;"	d
PIO_MDER_P22	../libchip/include/SAM3S.h	2423;"	d
PIO_MDER_P23	../libchip/include/SAM3S.h	2424;"	d
PIO_MDER_P24	../libchip/include/SAM3S.h	2425;"	d
PIO_MDER_P25	../libchip/include/SAM3S.h	2426;"	d
PIO_MDER_P26	../libchip/include/SAM3S.h	2427;"	d
PIO_MDER_P27	../libchip/include/SAM3S.h	2428;"	d
PIO_MDER_P28	../libchip/include/SAM3S.h	2429;"	d
PIO_MDER_P29	../libchip/include/SAM3S.h	2430;"	d
PIO_MDER_P3	../libchip/include/SAM3S.h	2404;"	d
PIO_MDER_P30	../libchip/include/SAM3S.h	2431;"	d
PIO_MDER_P31	../libchip/include/SAM3S.h	2432;"	d
PIO_MDER_P4	../libchip/include/SAM3S.h	2405;"	d
PIO_MDER_P5	../libchip/include/SAM3S.h	2406;"	d
PIO_MDER_P6	../libchip/include/SAM3S.h	2407;"	d
PIO_MDER_P7	../libchip/include/SAM3S.h	2408;"	d
PIO_MDER_P8	../libchip/include/SAM3S.h	2409;"	d
PIO_MDER_P9	../libchip/include/SAM3S.h	2410;"	d
PIO_MDSR	../libchip/include/SAM3S.h	/^  RoReg PIO_MDSR;       \/**< \\brief (Pio Offset: 0x0058) Multi-driver Status Register *\/$/;"	m	struct:__anon17
PIO_MDSR_P0	../libchip/include/SAM3S.h	2467;"	d
PIO_MDSR_P1	../libchip/include/SAM3S.h	2468;"	d
PIO_MDSR_P10	../libchip/include/SAM3S.h	2477;"	d
PIO_MDSR_P11	../libchip/include/SAM3S.h	2478;"	d
PIO_MDSR_P12	../libchip/include/SAM3S.h	2479;"	d
PIO_MDSR_P13	../libchip/include/SAM3S.h	2480;"	d
PIO_MDSR_P14	../libchip/include/SAM3S.h	2481;"	d
PIO_MDSR_P15	../libchip/include/SAM3S.h	2482;"	d
PIO_MDSR_P16	../libchip/include/SAM3S.h	2483;"	d
PIO_MDSR_P17	../libchip/include/SAM3S.h	2484;"	d
PIO_MDSR_P18	../libchip/include/SAM3S.h	2485;"	d
PIO_MDSR_P19	../libchip/include/SAM3S.h	2486;"	d
PIO_MDSR_P2	../libchip/include/SAM3S.h	2469;"	d
PIO_MDSR_P20	../libchip/include/SAM3S.h	2487;"	d
PIO_MDSR_P21	../libchip/include/SAM3S.h	2488;"	d
PIO_MDSR_P22	../libchip/include/SAM3S.h	2489;"	d
PIO_MDSR_P23	../libchip/include/SAM3S.h	2490;"	d
PIO_MDSR_P24	../libchip/include/SAM3S.h	2491;"	d
PIO_MDSR_P25	../libchip/include/SAM3S.h	2492;"	d
PIO_MDSR_P26	../libchip/include/SAM3S.h	2493;"	d
PIO_MDSR_P27	../libchip/include/SAM3S.h	2494;"	d
PIO_MDSR_P28	../libchip/include/SAM3S.h	2495;"	d
PIO_MDSR_P29	../libchip/include/SAM3S.h	2496;"	d
PIO_MDSR_P3	../libchip/include/SAM3S.h	2470;"	d
PIO_MDSR_P30	../libchip/include/SAM3S.h	2497;"	d
PIO_MDSR_P31	../libchip/include/SAM3S.h	2498;"	d
PIO_MDSR_P4	../libchip/include/SAM3S.h	2471;"	d
PIO_MDSR_P5	../libchip/include/SAM3S.h	2472;"	d
PIO_MDSR_P6	../libchip/include/SAM3S.h	2473;"	d
PIO_MDSR_P7	../libchip/include/SAM3S.h	2474;"	d
PIO_MDSR_P8	../libchip/include/SAM3S.h	2475;"	d
PIO_MDSR_P9	../libchip/include/SAM3S.h	2476;"	d
PIO_ODR	../libchip/include/SAM3S.h	/^  WoReg PIO_ODR;        \/**< \\brief (Pio Offset: 0x0014) Output Disable Register *\/$/;"	m	struct:__anon17
PIO_ODR_P0	../libchip/include/SAM3S.h	1972;"	d
PIO_ODR_P1	../libchip/include/SAM3S.h	1973;"	d
PIO_ODR_P10	../libchip/include/SAM3S.h	1982;"	d
PIO_ODR_P11	../libchip/include/SAM3S.h	1983;"	d
PIO_ODR_P12	../libchip/include/SAM3S.h	1984;"	d
PIO_ODR_P13	../libchip/include/SAM3S.h	1985;"	d
PIO_ODR_P14	../libchip/include/SAM3S.h	1986;"	d
PIO_ODR_P15	../libchip/include/SAM3S.h	1987;"	d
PIO_ODR_P16	../libchip/include/SAM3S.h	1988;"	d
PIO_ODR_P17	../libchip/include/SAM3S.h	1989;"	d
PIO_ODR_P18	../libchip/include/SAM3S.h	1990;"	d
PIO_ODR_P19	../libchip/include/SAM3S.h	1991;"	d
PIO_ODR_P2	../libchip/include/SAM3S.h	1974;"	d
PIO_ODR_P20	../libchip/include/SAM3S.h	1992;"	d
PIO_ODR_P21	../libchip/include/SAM3S.h	1993;"	d
PIO_ODR_P22	../libchip/include/SAM3S.h	1994;"	d
PIO_ODR_P23	../libchip/include/SAM3S.h	1995;"	d
PIO_ODR_P24	../libchip/include/SAM3S.h	1996;"	d
PIO_ODR_P25	../libchip/include/SAM3S.h	1997;"	d
PIO_ODR_P26	../libchip/include/SAM3S.h	1998;"	d
PIO_ODR_P27	../libchip/include/SAM3S.h	1999;"	d
PIO_ODR_P28	../libchip/include/SAM3S.h	2000;"	d
PIO_ODR_P29	../libchip/include/SAM3S.h	2001;"	d
PIO_ODR_P3	../libchip/include/SAM3S.h	1975;"	d
PIO_ODR_P30	../libchip/include/SAM3S.h	2002;"	d
PIO_ODR_P31	../libchip/include/SAM3S.h	2003;"	d
PIO_ODR_P4	../libchip/include/SAM3S.h	1976;"	d
PIO_ODR_P5	../libchip/include/SAM3S.h	1977;"	d
PIO_ODR_P6	../libchip/include/SAM3S.h	1978;"	d
PIO_ODR_P7	../libchip/include/SAM3S.h	1979;"	d
PIO_ODR_P8	../libchip/include/SAM3S.h	1980;"	d
PIO_ODR_P9	../libchip/include/SAM3S.h	1981;"	d
PIO_ODSR	../libchip/include/SAM3S.h	/^  RwReg PIO_ODSR;       \/**< \\brief (Pio Offset: 0x0038) Output Data Status Register *\/$/;"	m	struct:__anon17
PIO_ODSR_P0	../libchip/include/SAM3S.h	2203;"	d
PIO_ODSR_P1	../libchip/include/SAM3S.h	2204;"	d
PIO_ODSR_P10	../libchip/include/SAM3S.h	2213;"	d
PIO_ODSR_P11	../libchip/include/SAM3S.h	2214;"	d
PIO_ODSR_P12	../libchip/include/SAM3S.h	2215;"	d
PIO_ODSR_P13	../libchip/include/SAM3S.h	2216;"	d
PIO_ODSR_P14	../libchip/include/SAM3S.h	2217;"	d
PIO_ODSR_P15	../libchip/include/SAM3S.h	2218;"	d
PIO_ODSR_P16	../libchip/include/SAM3S.h	2219;"	d
PIO_ODSR_P17	../libchip/include/SAM3S.h	2220;"	d
PIO_ODSR_P18	../libchip/include/SAM3S.h	2221;"	d
PIO_ODSR_P19	../libchip/include/SAM3S.h	2222;"	d
PIO_ODSR_P2	../libchip/include/SAM3S.h	2205;"	d
PIO_ODSR_P20	../libchip/include/SAM3S.h	2223;"	d
PIO_ODSR_P21	../libchip/include/SAM3S.h	2224;"	d
PIO_ODSR_P22	../libchip/include/SAM3S.h	2225;"	d
PIO_ODSR_P23	../libchip/include/SAM3S.h	2226;"	d
PIO_ODSR_P24	../libchip/include/SAM3S.h	2227;"	d
PIO_ODSR_P25	../libchip/include/SAM3S.h	2228;"	d
PIO_ODSR_P26	../libchip/include/SAM3S.h	2229;"	d
PIO_ODSR_P27	../libchip/include/SAM3S.h	2230;"	d
PIO_ODSR_P28	../libchip/include/SAM3S.h	2231;"	d
PIO_ODSR_P29	../libchip/include/SAM3S.h	2232;"	d
PIO_ODSR_P3	../libchip/include/SAM3S.h	2206;"	d
PIO_ODSR_P30	../libchip/include/SAM3S.h	2233;"	d
PIO_ODSR_P31	../libchip/include/SAM3S.h	2234;"	d
PIO_ODSR_P4	../libchip/include/SAM3S.h	2207;"	d
PIO_ODSR_P5	../libchip/include/SAM3S.h	2208;"	d
PIO_ODSR_P6	../libchip/include/SAM3S.h	2209;"	d
PIO_ODSR_P7	../libchip/include/SAM3S.h	2210;"	d
PIO_ODSR_P8	../libchip/include/SAM3S.h	2211;"	d
PIO_ODSR_P9	../libchip/include/SAM3S.h	2212;"	d
PIO_OER	../libchip/include/SAM3S.h	/^  WoReg PIO_OER;        \/**< \\brief (Pio Offset: 0x0010) Output Enable Register *\/$/;"	m	struct:__anon17
PIO_OER_P0	../libchip/include/SAM3S.h	1939;"	d
PIO_OER_P1	../libchip/include/SAM3S.h	1940;"	d
PIO_OER_P10	../libchip/include/SAM3S.h	1949;"	d
PIO_OER_P11	../libchip/include/SAM3S.h	1950;"	d
PIO_OER_P12	../libchip/include/SAM3S.h	1951;"	d
PIO_OER_P13	../libchip/include/SAM3S.h	1952;"	d
PIO_OER_P14	../libchip/include/SAM3S.h	1953;"	d
PIO_OER_P15	../libchip/include/SAM3S.h	1954;"	d
PIO_OER_P16	../libchip/include/SAM3S.h	1955;"	d
PIO_OER_P17	../libchip/include/SAM3S.h	1956;"	d
PIO_OER_P18	../libchip/include/SAM3S.h	1957;"	d
PIO_OER_P19	../libchip/include/SAM3S.h	1958;"	d
PIO_OER_P2	../libchip/include/SAM3S.h	1941;"	d
PIO_OER_P20	../libchip/include/SAM3S.h	1959;"	d
PIO_OER_P21	../libchip/include/SAM3S.h	1960;"	d
PIO_OER_P22	../libchip/include/SAM3S.h	1961;"	d
PIO_OER_P23	../libchip/include/SAM3S.h	1962;"	d
PIO_OER_P24	../libchip/include/SAM3S.h	1963;"	d
PIO_OER_P25	../libchip/include/SAM3S.h	1964;"	d
PIO_OER_P26	../libchip/include/SAM3S.h	1965;"	d
PIO_OER_P27	../libchip/include/SAM3S.h	1966;"	d
PIO_OER_P28	../libchip/include/SAM3S.h	1967;"	d
PIO_OER_P29	../libchip/include/SAM3S.h	1968;"	d
PIO_OER_P3	../libchip/include/SAM3S.h	1942;"	d
PIO_OER_P30	../libchip/include/SAM3S.h	1969;"	d
PIO_OER_P31	../libchip/include/SAM3S.h	1970;"	d
PIO_OER_P4	../libchip/include/SAM3S.h	1943;"	d
PIO_OER_P5	../libchip/include/SAM3S.h	1944;"	d
PIO_OER_P6	../libchip/include/SAM3S.h	1945;"	d
PIO_OER_P7	../libchip/include/SAM3S.h	1946;"	d
PIO_OER_P8	../libchip/include/SAM3S.h	1947;"	d
PIO_OER_P9	../libchip/include/SAM3S.h	1948;"	d
PIO_OPENDRAIN	../libchip/include/pio.h	104;"	d
PIO_OSR	../libchip/include/SAM3S.h	/^  RoReg PIO_OSR;        \/**< \\brief (Pio Offset: 0x0018) Output Status Register *\/$/;"	m	struct:__anon17
PIO_OSR_P0	../libchip/include/SAM3S.h	2005;"	d
PIO_OSR_P1	../libchip/include/SAM3S.h	2006;"	d
PIO_OSR_P10	../libchip/include/SAM3S.h	2015;"	d
PIO_OSR_P11	../libchip/include/SAM3S.h	2016;"	d
PIO_OSR_P12	../libchip/include/SAM3S.h	2017;"	d
PIO_OSR_P13	../libchip/include/SAM3S.h	2018;"	d
PIO_OSR_P14	../libchip/include/SAM3S.h	2019;"	d
PIO_OSR_P15	../libchip/include/SAM3S.h	2020;"	d
PIO_OSR_P16	../libchip/include/SAM3S.h	2021;"	d
PIO_OSR_P17	../libchip/include/SAM3S.h	2022;"	d
PIO_OSR_P18	../libchip/include/SAM3S.h	2023;"	d
PIO_OSR_P19	../libchip/include/SAM3S.h	2024;"	d
PIO_OSR_P2	../libchip/include/SAM3S.h	2007;"	d
PIO_OSR_P20	../libchip/include/SAM3S.h	2025;"	d
PIO_OSR_P21	../libchip/include/SAM3S.h	2026;"	d
PIO_OSR_P22	../libchip/include/SAM3S.h	2027;"	d
PIO_OSR_P23	../libchip/include/SAM3S.h	2028;"	d
PIO_OSR_P24	../libchip/include/SAM3S.h	2029;"	d
PIO_OSR_P25	../libchip/include/SAM3S.h	2030;"	d
PIO_OSR_P26	../libchip/include/SAM3S.h	2031;"	d
PIO_OSR_P27	../libchip/include/SAM3S.h	2032;"	d
PIO_OSR_P28	../libchip/include/SAM3S.h	2033;"	d
PIO_OSR_P29	../libchip/include/SAM3S.h	2034;"	d
PIO_OSR_P3	../libchip/include/SAM3S.h	2008;"	d
PIO_OSR_P30	../libchip/include/SAM3S.h	2035;"	d
PIO_OSR_P31	../libchip/include/SAM3S.h	2036;"	d
PIO_OSR_P4	../libchip/include/SAM3S.h	2009;"	d
PIO_OSR_P5	../libchip/include/SAM3S.h	2010;"	d
PIO_OSR_P6	../libchip/include/SAM3S.h	2011;"	d
PIO_OSR_P7	../libchip/include/SAM3S.h	2012;"	d
PIO_OSR_P8	../libchip/include/SAM3S.h	2013;"	d
PIO_OSR_P9	../libchip/include/SAM3S.h	2014;"	d
PIO_OUTPUT_0	../libchip/include/pio.h	93;"	d
PIO_OUTPUT_1	../libchip/include/pio.h	95;"	d
PIO_OWDR	../libchip/include/SAM3S.h	/^  WoReg PIO_OWDR;       \/**< \\brief (Pio Offset: 0x00A4) Output Write Disable *\/$/;"	m	struct:__anon17
PIO_OWDR_P0	../libchip/include/SAM3S.h	2878;"	d
PIO_OWDR_P1	../libchip/include/SAM3S.h	2879;"	d
PIO_OWDR_P10	../libchip/include/SAM3S.h	2888;"	d
PIO_OWDR_P11	../libchip/include/SAM3S.h	2889;"	d
PIO_OWDR_P12	../libchip/include/SAM3S.h	2890;"	d
PIO_OWDR_P13	../libchip/include/SAM3S.h	2891;"	d
PIO_OWDR_P14	../libchip/include/SAM3S.h	2892;"	d
PIO_OWDR_P15	../libchip/include/SAM3S.h	2893;"	d
PIO_OWDR_P16	../libchip/include/SAM3S.h	2894;"	d
PIO_OWDR_P17	../libchip/include/SAM3S.h	2895;"	d
PIO_OWDR_P18	../libchip/include/SAM3S.h	2896;"	d
PIO_OWDR_P19	../libchip/include/SAM3S.h	2897;"	d
PIO_OWDR_P2	../libchip/include/SAM3S.h	2880;"	d
PIO_OWDR_P20	../libchip/include/SAM3S.h	2898;"	d
PIO_OWDR_P21	../libchip/include/SAM3S.h	2899;"	d
PIO_OWDR_P22	../libchip/include/SAM3S.h	2900;"	d
PIO_OWDR_P23	../libchip/include/SAM3S.h	2901;"	d
PIO_OWDR_P24	../libchip/include/SAM3S.h	2902;"	d
PIO_OWDR_P25	../libchip/include/SAM3S.h	2903;"	d
PIO_OWDR_P26	../libchip/include/SAM3S.h	2904;"	d
PIO_OWDR_P27	../libchip/include/SAM3S.h	2905;"	d
PIO_OWDR_P28	../libchip/include/SAM3S.h	2906;"	d
PIO_OWDR_P29	../libchip/include/SAM3S.h	2907;"	d
PIO_OWDR_P3	../libchip/include/SAM3S.h	2881;"	d
PIO_OWDR_P30	../libchip/include/SAM3S.h	2908;"	d
PIO_OWDR_P31	../libchip/include/SAM3S.h	2909;"	d
PIO_OWDR_P4	../libchip/include/SAM3S.h	2882;"	d
PIO_OWDR_P5	../libchip/include/SAM3S.h	2883;"	d
PIO_OWDR_P6	../libchip/include/SAM3S.h	2884;"	d
PIO_OWDR_P7	../libchip/include/SAM3S.h	2885;"	d
PIO_OWDR_P8	../libchip/include/SAM3S.h	2886;"	d
PIO_OWDR_P9	../libchip/include/SAM3S.h	2887;"	d
PIO_OWER	../libchip/include/SAM3S.h	/^  WoReg PIO_OWER;       \/**< \\brief (Pio Offset: 0x00A0) Output Write Enable *\/$/;"	m	struct:__anon17
PIO_OWER_P0	../libchip/include/SAM3S.h	2845;"	d
PIO_OWER_P1	../libchip/include/SAM3S.h	2846;"	d
PIO_OWER_P10	../libchip/include/SAM3S.h	2855;"	d
PIO_OWER_P11	../libchip/include/SAM3S.h	2856;"	d
PIO_OWER_P12	../libchip/include/SAM3S.h	2857;"	d
PIO_OWER_P13	../libchip/include/SAM3S.h	2858;"	d
PIO_OWER_P14	../libchip/include/SAM3S.h	2859;"	d
PIO_OWER_P15	../libchip/include/SAM3S.h	2860;"	d
PIO_OWER_P16	../libchip/include/SAM3S.h	2861;"	d
PIO_OWER_P17	../libchip/include/SAM3S.h	2862;"	d
PIO_OWER_P18	../libchip/include/SAM3S.h	2863;"	d
PIO_OWER_P19	../libchip/include/SAM3S.h	2864;"	d
PIO_OWER_P2	../libchip/include/SAM3S.h	2847;"	d
PIO_OWER_P20	../libchip/include/SAM3S.h	2865;"	d
PIO_OWER_P21	../libchip/include/SAM3S.h	2866;"	d
PIO_OWER_P22	../libchip/include/SAM3S.h	2867;"	d
PIO_OWER_P23	../libchip/include/SAM3S.h	2868;"	d
PIO_OWER_P24	../libchip/include/SAM3S.h	2869;"	d
PIO_OWER_P25	../libchip/include/SAM3S.h	2870;"	d
PIO_OWER_P26	../libchip/include/SAM3S.h	2871;"	d
PIO_OWER_P27	../libchip/include/SAM3S.h	2872;"	d
PIO_OWER_P28	../libchip/include/SAM3S.h	2873;"	d
PIO_OWER_P29	../libchip/include/SAM3S.h	2874;"	d
PIO_OWER_P3	../libchip/include/SAM3S.h	2848;"	d
PIO_OWER_P30	../libchip/include/SAM3S.h	2875;"	d
PIO_OWER_P31	../libchip/include/SAM3S.h	2876;"	d
PIO_OWER_P4	../libchip/include/SAM3S.h	2849;"	d
PIO_OWER_P5	../libchip/include/SAM3S.h	2850;"	d
PIO_OWER_P6	../libchip/include/SAM3S.h	2851;"	d
PIO_OWER_P7	../libchip/include/SAM3S.h	2852;"	d
PIO_OWER_P8	../libchip/include/SAM3S.h	2853;"	d
PIO_OWER_P9	../libchip/include/SAM3S.h	2854;"	d
PIO_OWSR	../libchip/include/SAM3S.h	/^  RoReg PIO_OWSR;       \/**< \\brief (Pio Offset: 0x00A8) Output Write Status Register *\/$/;"	m	struct:__anon17
PIO_OWSR_P0	../libchip/include/SAM3S.h	2911;"	d
PIO_OWSR_P1	../libchip/include/SAM3S.h	2912;"	d
PIO_OWSR_P10	../libchip/include/SAM3S.h	2921;"	d
PIO_OWSR_P11	../libchip/include/SAM3S.h	2922;"	d
PIO_OWSR_P12	../libchip/include/SAM3S.h	2923;"	d
PIO_OWSR_P13	../libchip/include/SAM3S.h	2924;"	d
PIO_OWSR_P14	../libchip/include/SAM3S.h	2925;"	d
PIO_OWSR_P15	../libchip/include/SAM3S.h	2926;"	d
PIO_OWSR_P16	../libchip/include/SAM3S.h	2927;"	d
PIO_OWSR_P17	../libchip/include/SAM3S.h	2928;"	d
PIO_OWSR_P18	../libchip/include/SAM3S.h	2929;"	d
PIO_OWSR_P19	../libchip/include/SAM3S.h	2930;"	d
PIO_OWSR_P2	../libchip/include/SAM3S.h	2913;"	d
PIO_OWSR_P20	../libchip/include/SAM3S.h	2931;"	d
PIO_OWSR_P21	../libchip/include/SAM3S.h	2932;"	d
PIO_OWSR_P22	../libchip/include/SAM3S.h	2933;"	d
PIO_OWSR_P23	../libchip/include/SAM3S.h	2934;"	d
PIO_OWSR_P24	../libchip/include/SAM3S.h	2935;"	d
PIO_OWSR_P25	../libchip/include/SAM3S.h	2936;"	d
PIO_OWSR_P26	../libchip/include/SAM3S.h	2937;"	d
PIO_OWSR_P27	../libchip/include/SAM3S.h	2938;"	d
PIO_OWSR_P28	../libchip/include/SAM3S.h	2939;"	d
PIO_OWSR_P29	../libchip/include/SAM3S.h	2940;"	d
PIO_OWSR_P3	../libchip/include/SAM3S.h	2914;"	d
PIO_OWSR_P30	../libchip/include/SAM3S.h	2941;"	d
PIO_OWSR_P31	../libchip/include/SAM3S.h	2942;"	d
PIO_OWSR_P4	../libchip/include/SAM3S.h	2915;"	d
PIO_OWSR_P5	../libchip/include/SAM3S.h	2916;"	d
PIO_OWSR_P6	../libchip/include/SAM3S.h	2917;"	d
PIO_OWSR_P7	../libchip/include/SAM3S.h	2918;"	d
PIO_OWSR_P8	../libchip/include/SAM3S.h	2919;"	d
PIO_OWSR_P9	../libchip/include/SAM3S.h	2920;"	d
PIO_PA0	../libchip/include/SAM3S.h	7456;"	d
PIO_PA0A_PWMH0	../libchip/include/SAM3S.h	7592;"	d
PIO_PA0B_TIOA0	../libchip/include/SAM3S.h	7568;"	d
PIO_PA1	../libchip/include/SAM3S.h	7457;"	d
PIO_PA10	../libchip/include/SAM3S.h	7466;"	d
PIO_PA10A_UTXD0	../libchip/include/SAM3S.h	7674;"	d
PIO_PA10B_NPCS2	../libchip/include/SAM3S.h	7557;"	d
PIO_PA11	../libchip/include/SAM3S.h	7467;"	d
PIO_PA11A_NPCS0	../libchip/include/SAM3S.h	7552;"	d
PIO_PA11B_PWMH0	../libchip/include/SAM3S.h	7593;"	d
PIO_PA12	../libchip/include/SAM3S.h	7468;"	d
PIO_PA12A_MISO	../libchip/include/SAM3S.h	7550;"	d
PIO_PA12B_PWMH1	../libchip/include/SAM3S.h	7598;"	d
PIO_PA13	../libchip/include/SAM3S.h	7469;"	d
PIO_PA13A_MOSI	../libchip/include/SAM3S.h	7551;"	d
PIO_PA13B_PWMH2	../libchip/include/SAM3S.h	7603;"	d
PIO_PA14	../libchip/include/SAM3S.h	7470;"	d
PIO_PA14A_SPCK	../libchip/include/SAM3S.h	7563;"	d
PIO_PA14B_PWMH3	../libchip/include/SAM3S.h	7608;"	d
PIO_PA15	../libchip/include/SAM3S.h	7471;"	d
PIO_PA15A_TF	../libchip/include/SAM3S.h	7547;"	d
PIO_PA15B_TIOA1	../libchip/include/SAM3S.h	7569;"	d
PIO_PA15C_PWML3	../libchip/include/SAM3S.h	7624;"	d
PIO_PA15D_PIODCEN1	../libchip/include/SAM3S.h	7688;"	d
PIO_PA16	../libchip/include/SAM3S.h	7472;"	d
PIO_PA16A_TK	../libchip/include/SAM3S.h	7548;"	d
PIO_PA16B_TIOB1	../libchip/include/SAM3S.h	7572;"	d
PIO_PA16C_PWML2	../libchip/include/SAM3S.h	7620;"	d
PIO_PA16D_PIODCEN2	../libchip/include/SAM3S.h	7689;"	d
PIO_PA17	../libchip/include/SAM3S.h	7473;"	d
PIO_PA17A_TD	../libchip/include/SAM3S.h	7546;"	d
PIO_PA17B_PCK1	../libchip/include/SAM3S.h	7667;"	d
PIO_PA17C_PWMH3	../libchip/include/SAM3S.h	7609;"	d
PIO_PA17X1_AD0	../libchip/include/SAM3S.h	7644;"	d
PIO_PA18	../libchip/include/SAM3S.h	7474;"	d
PIO_PA18A_RD	../libchip/include/SAM3S.h	7543;"	d
PIO_PA18B_PCK2	../libchip/include/SAM3S.h	7669;"	d
PIO_PA18X1_AD1	../libchip/include/SAM3S.h	7645;"	d
PIO_PA19	../libchip/include/SAM3S.h	7475;"	d
PIO_PA19A_RK	../libchip/include/SAM3S.h	7545;"	d
PIO_PA19B_PWML0	../libchip/include/SAM3S.h	7612;"	d
PIO_PA19X1_AD2_WKUP9	../libchip/include/SAM3S.h	7651;"	d
PIO_PA1A_PWMH1	../libchip/include/SAM3S.h	7597;"	d
PIO_PA1B_TIOB0	../libchip/include/SAM3S.h	7571;"	d
PIO_PA2	../libchip/include/SAM3S.h	7458;"	d
PIO_PA20	../libchip/include/SAM3S.h	7476;"	d
PIO_PA20A_RF	../libchip/include/SAM3S.h	7544;"	d
PIO_PA20B_PWML1	../libchip/include/SAM3S.h	7616;"	d
PIO_PA20X1_AD3_WKUP10	../libchip/include/SAM3S.h	7652;"	d
PIO_PA21	../libchip/include/SAM3S.h	7477;"	d
PIO_PA21A_RXD1	../libchip/include/SAM3S.h	7640;"	d
PIO_PA21B_PCK1	../libchip/include/SAM3S.h	7668;"	d
PIO_PA21X1_AD8	../libchip/include/SAM3S.h	7657;"	d
PIO_PA22	../libchip/include/SAM3S.h	7478;"	d
PIO_PA22A_TXD1	../libchip/include/SAM3S.h	7642;"	d
PIO_PA22B_NPCS3	../libchip/include/SAM3S.h	7562;"	d
PIO_PA22X1_AD9	../libchip/include/SAM3S.h	7658;"	d
PIO_PA23	../libchip/include/SAM3S.h	7479;"	d
PIO_PA23A_SCK1	../libchip/include/SAM3S.h	7641;"	d
PIO_PA23B_PWMH0	../libchip/include/SAM3S.h	7594;"	d
PIO_PA23D_PIODCCLK	../libchip/include/SAM3S.h	7687;"	d
PIO_PA24	../libchip/include/SAM3S.h	7480;"	d
PIO_PA24A_RTS1	../libchip/include/SAM3S.h	7639;"	d
PIO_PA24B_PWMH1	../libchip/include/SAM3S.h	7599;"	d
PIO_PA24D_PIODC0	../libchip/include/SAM3S.h	7679;"	d
PIO_PA25	../libchip/include/SAM3S.h	7481;"	d
PIO_PA25A_CTS1	../libchip/include/SAM3S.h	7634;"	d
PIO_PA25B_PWMH2	../libchip/include/SAM3S.h	7604;"	d
PIO_PA25D_PIODC1	../libchip/include/SAM3S.h	7680;"	d
PIO_PA26	../libchip/include/SAM3S.h	7482;"	d
PIO_PA26A_DCD1	../libchip/include/SAM3S.h	7635;"	d
PIO_PA26B_TIOA2	../libchip/include/SAM3S.h	7570;"	d
PIO_PA26C_MCDA2	../libchip/include/SAM3S.h	7540;"	d
PIO_PA26D_PIODC2	../libchip/include/SAM3S.h	7681;"	d
PIO_PA27	../libchip/include/SAM3S.h	7483;"	d
PIO_PA27A_DTR1	../libchip/include/SAM3S.h	7637;"	d
PIO_PA27B_TIOB2	../libchip/include/SAM3S.h	7573;"	d
PIO_PA27C_MCDA3	../libchip/include/SAM3S.h	7541;"	d
PIO_PA27D_PIODC3	../libchip/include/SAM3S.h	7682;"	d
PIO_PA28	../libchip/include/SAM3S.h	7484;"	d
PIO_PA28A_DSR1	../libchip/include/SAM3S.h	7636;"	d
PIO_PA28B_TCLK1	../libchip/include/SAM3S.h	7566;"	d
PIO_PA28C_MCCDA	../libchip/include/SAM3S.h	7536;"	d
PIO_PA28D_PIODC4	../libchip/include/SAM3S.h	7683;"	d
PIO_PA29	../libchip/include/SAM3S.h	7485;"	d
PIO_PA29A_RI1	../libchip/include/SAM3S.h	7638;"	d
PIO_PA29B_TCLK2	../libchip/include/SAM3S.h	7567;"	d
PIO_PA29C_MCCK	../libchip/include/SAM3S.h	7537;"	d
PIO_PA29D_PIODC5	../libchip/include/SAM3S.h	7684;"	d
PIO_PA2A_PWMH2	../libchip/include/SAM3S.h	7602;"	d
PIO_PA2B_SCK0	../libchip/include/SAM3S.h	7631;"	d
PIO_PA2C_DATRG	../libchip/include/SAM3S.h	7663;"	d
PIO_PA3	../libchip/include/SAM3S.h	7459;"	d
PIO_PA30	../libchip/include/SAM3S.h	7486;"	d
PIO_PA30A_PWML2	../libchip/include/SAM3S.h	7621;"	d
PIO_PA30B_NPCS2	../libchip/include/SAM3S.h	7558;"	d
PIO_PA30C_MCDA0	../libchip/include/SAM3S.h	7538;"	d
PIO_PA30D_PIODC6	../libchip/include/SAM3S.h	7685;"	d
PIO_PA31	../libchip/include/SAM3S.h	7487;"	d
PIO_PA31A_NPCS1	../libchip/include/SAM3S.h	7554;"	d
PIO_PA31B_PCK2	../libchip/include/SAM3S.h	7670;"	d
PIO_PA31C_MCDA1	../libchip/include/SAM3S.h	7539;"	d
PIO_PA31D_PIODC7	../libchip/include/SAM3S.h	7686;"	d
PIO_PA3A_TWD0	../libchip/include/SAM3S.h	7586;"	d
PIO_PA3B_NPCS3	../libchip/include/SAM3S.h	7560;"	d
PIO_PA4	../libchip/include/SAM3S.h	7460;"	d
PIO_PA4A_TWCK0	../libchip/include/SAM3S.h	7585;"	d
PIO_PA4B_TCLK0	../libchip/include/SAM3S.h	7565;"	d
PIO_PA5	../libchip/include/SAM3S.h	7461;"	d
PIO_PA5A_RXD0	../libchip/include/SAM3S.h	7630;"	d
PIO_PA5B_NPCS3	../libchip/include/SAM3S.h	7561;"	d
PIO_PA6	../libchip/include/SAM3S.h	7462;"	d
PIO_PA6A_TXD0	../libchip/include/SAM3S.h	7632;"	d
PIO_PA6B_PCK0	../libchip/include/SAM3S.h	7665;"	d
PIO_PA7	../libchip/include/SAM3S.h	7463;"	d
PIO_PA7A_RTS0	../libchip/include/SAM3S.h	7629;"	d
PIO_PA7B_PWMH3	../libchip/include/SAM3S.h	7607;"	d
PIO_PA8	../libchip/include/SAM3S.h	7464;"	d
PIO_PA8A_CTS0	../libchip/include/SAM3S.h	7628;"	d
PIO_PA8B_ADTRG	../libchip/include/SAM3S.h	7659;"	d
PIO_PA9	../libchip/include/SAM3S.h	7465;"	d
PIO_PA9A_URXD0	../libchip/include/SAM3S.h	7673;"	d
PIO_PA9B_NPCS1	../libchip/include/SAM3S.h	7553;"	d
PIO_PA9C_PWMFI0	../libchip/include/SAM3S.h	7591;"	d
PIO_PB0	../libchip/include/SAM3S.h	7488;"	d
PIO_PB0A_PWMH0	../libchip/include/SAM3S.h	7595;"	d
PIO_PB0X1_AD4	../libchip/include/SAM3S.h	7653;"	d
PIO_PB1	../libchip/include/SAM3S.h	7489;"	d
PIO_PB10	../libchip/include/SAM3S.h	7498;"	d
PIO_PB11	../libchip/include/SAM3S.h	7499;"	d
PIO_PB12	../libchip/include/SAM3S.h	7500;"	d
PIO_PB12A_PWML1	../libchip/include/SAM3S.h	7617;"	d
PIO_PB13	../libchip/include/SAM3S.h	7501;"	d
PIO_PB13A_PWML2	../libchip/include/SAM3S.h	7622;"	d
PIO_PB13B_PCK0	../libchip/include/SAM3S.h	7666;"	d
PIO_PB13X1_DAC0	../libchip/include/SAM3S.h	7661;"	d
PIO_PB14	../libchip/include/SAM3S.h	7502;"	d
PIO_PB14A_NPCS1	../libchip/include/SAM3S.h	7555;"	d
PIO_PB14B_PWMH3	../libchip/include/SAM3S.h	7610;"	d
PIO_PB14X1_DAC1	../libchip/include/SAM3S.h	7662;"	d
PIO_PB1A_PWMH1	../libchip/include/SAM3S.h	7600;"	d
PIO_PB1X1_AD5	../libchip/include/SAM3S.h	7654;"	d
PIO_PB2	../libchip/include/SAM3S.h	7490;"	d
PIO_PB2A_URXD1	../libchip/include/SAM3S.h	7676;"	d
PIO_PB2B_NPCS2	../libchip/include/SAM3S.h	7559;"	d
PIO_PB2X1_AD6_WKUP12	../libchip/include/SAM3S.h	7655;"	d
PIO_PB3	../libchip/include/SAM3S.h	7491;"	d
PIO_PB3A_UTXD1	../libchip/include/SAM3S.h	7677;"	d
PIO_PB3B_PCK2	../libchip/include/SAM3S.h	7671;"	d
PIO_PB3X1_AD7	../libchip/include/SAM3S.h	7656;"	d
PIO_PB4	../libchip/include/SAM3S.h	7492;"	d
PIO_PB4A_TWD1	../libchip/include/SAM3S.h	7589;"	d
PIO_PB4B_PWMH2	../libchip/include/SAM3S.h	7605;"	d
PIO_PB5	../libchip/include/SAM3S.h	7493;"	d
PIO_PB5A_TWCK1	../libchip/include/SAM3S.h	7588;"	d
PIO_PB5B_PWML0	../libchip/include/SAM3S.h	7613;"	d
PIO_PB6	../libchip/include/SAM3S.h	7494;"	d
PIO_PB7	../libchip/include/SAM3S.h	7495;"	d
PIO_PB8	../libchip/include/SAM3S.h	7496;"	d
PIO_PB9	../libchip/include/SAM3S.h	7497;"	d
PIO_PC0	../libchip/include/SAM3S.h	7503;"	d
PIO_PC0B_PWML0	../libchip/include/SAM3S.h	7614;"	d
PIO_PC1	../libchip/include/SAM3S.h	7504;"	d
PIO_PC10	../libchip/include/SAM3S.h	7513;"	d
PIO_PC11	../libchip/include/SAM3S.h	7514;"	d
PIO_PC12	../libchip/include/SAM3S.h	7515;"	d
PIO_PC12X1_AD12	../libchip/include/SAM3S.h	7648;"	d
PIO_PC13	../libchip/include/SAM3S.h	7516;"	d
PIO_PC13B_PWML0	../libchip/include/SAM3S.h	7615;"	d
PIO_PC13X1_AD10	../libchip/include/SAM3S.h	7646;"	d
PIO_PC14	../libchip/include/SAM3S.h	7517;"	d
PIO_PC15	../libchip/include/SAM3S.h	7518;"	d
PIO_PC15B_PWML1	../libchip/include/SAM3S.h	7619;"	d
PIO_PC15X1_AD11	../libchip/include/SAM3S.h	7647;"	d
PIO_PC16	../libchip/include/SAM3S.h	7519;"	d
PIO_PC17	../libchip/include/SAM3S.h	7520;"	d
PIO_PC18	../libchip/include/SAM3S.h	7521;"	d
PIO_PC18B_PWMH0	../libchip/include/SAM3S.h	7596;"	d
PIO_PC19	../libchip/include/SAM3S.h	7522;"	d
PIO_PC19B_PWMH1	../libchip/include/SAM3S.h	7601;"	d
PIO_PC1B_PWML1	../libchip/include/SAM3S.h	7618;"	d
PIO_PC2	../libchip/include/SAM3S.h	7505;"	d
PIO_PC20	../libchip/include/SAM3S.h	7523;"	d
PIO_PC20B_PWMH2	../libchip/include/SAM3S.h	7606;"	d
PIO_PC21	../libchip/include/SAM3S.h	7524;"	d
PIO_PC21B_PWMH3	../libchip/include/SAM3S.h	7611;"	d
PIO_PC22	../libchip/include/SAM3S.h	7525;"	d
PIO_PC22B_PWML3	../libchip/include/SAM3S.h	7626;"	d
PIO_PC23	../libchip/include/SAM3S.h	7526;"	d
PIO_PC23B_TIOA3	../libchip/include/SAM3S.h	7578;"	d
PIO_PC24	../libchip/include/SAM3S.h	7527;"	d
PIO_PC24B_TIOB3	../libchip/include/SAM3S.h	7581;"	d
PIO_PC25	../libchip/include/SAM3S.h	7528;"	d
PIO_PC25B_TCLK3	../libchip/include/SAM3S.h	7575;"	d
PIO_PC26	../libchip/include/SAM3S.h	7529;"	d
PIO_PC26B_TIOA4	../libchip/include/SAM3S.h	7579;"	d
PIO_PC27	../libchip/include/SAM3S.h	7530;"	d
PIO_PC27B_TIOB4	../libchip/include/SAM3S.h	7582;"	d
PIO_PC28	../libchip/include/SAM3S.h	7531;"	d
PIO_PC28B_TCLK4	../libchip/include/SAM3S.h	7576;"	d
PIO_PC29	../libchip/include/SAM3S.h	7532;"	d
PIO_PC29B_TIOA5	../libchip/include/SAM3S.h	7580;"	d
PIO_PC29X1_AD13	../libchip/include/SAM3S.h	7649;"	d
PIO_PC2B_PWML2	../libchip/include/SAM3S.h	7623;"	d
PIO_PC3	../libchip/include/SAM3S.h	7506;"	d
PIO_PC30	../libchip/include/SAM3S.h	7533;"	d
PIO_PC30B_TIOB5	../libchip/include/SAM3S.h	7583;"	d
PIO_PC30X1_AD14	../libchip/include/SAM3S.h	7650;"	d
PIO_PC31	../libchip/include/SAM3S.h	7534;"	d
PIO_PC31B_TCLK5	../libchip/include/SAM3S.h	7577;"	d
PIO_PC3B_PWML3	../libchip/include/SAM3S.h	7625;"	d
PIO_PC4	../libchip/include/SAM3S.h	7507;"	d
PIO_PC4B_NPCS1	../libchip/include/SAM3S.h	7556;"	d
PIO_PC5	../libchip/include/SAM3S.h	7508;"	d
PIO_PC6	../libchip/include/SAM3S.h	7509;"	d
PIO_PC7	../libchip/include/SAM3S.h	7510;"	d
PIO_PC8	../libchip/include/SAM3S.h	7511;"	d
PIO_PC9	../libchip/include/SAM3S.h	7512;"	d
PIO_PCIDR	../libchip/include/SAM3S.h	/^  WoReg PIO_PCIDR;      \/**< \\brief (Pio Offset: 0x158) Parallel Capture Interrupt Disable Register *\/$/;"	m	struct:__anon17
PIO_PCIDR_DRDY	../libchip/include/SAM3S.h	3329;"	d
PIO_PCIDR_ENDRX	../libchip/include/SAM3S.h	3331;"	d
PIO_PCIDR_OVRE	../libchip/include/SAM3S.h	3330;"	d
PIO_PCIDR_RXBUFF	../libchip/include/SAM3S.h	3332;"	d
PIO_PCIER	../libchip/include/SAM3S.h	/^  WoReg PIO_PCIER;      \/**< \\brief (Pio Offset: 0x154) Parallel Capture Interrupt Enable Register *\/$/;"	m	struct:__anon17
PIO_PCIER_DRDY	../libchip/include/SAM3S.h	3324;"	d
PIO_PCIER_ENDRX	../libchip/include/SAM3S.h	3326;"	d
PIO_PCIER_OVRE	../libchip/include/SAM3S.h	3325;"	d
PIO_PCIER_RXBUFF	../libchip/include/SAM3S.h	3327;"	d
PIO_PCIMR	../libchip/include/SAM3S.h	/^  RoReg PIO_PCIMR;      \/**< \\brief (Pio Offset: 0x15C) Parallel Capture Interrupt Mask Register *\/$/;"	m	struct:__anon17
PIO_PCIMR_DRDY	../libchip/include/SAM3S.h	3334;"	d
PIO_PCIMR_ENDRX	../libchip/include/SAM3S.h	3336;"	d
PIO_PCIMR_OVRE	../libchip/include/SAM3S.h	3335;"	d
PIO_PCIMR_RXBUFF	../libchip/include/SAM3S.h	3337;"	d
PIO_PCISR	../libchip/include/SAM3S.h	/^  RoReg PIO_PCISR;      \/**< \\brief (Pio Offset: 0x160) Parallel Capture Interrupt Status Register *\/$/;"	m	struct:__anon17
PIO_PCISR_DRDY	../libchip/include/SAM3S.h	3339;"	d
PIO_PCISR_ENDRX	../libchip/include/SAM3S.h	3341;"	d
PIO_PCISR_OVRE	../libchip/include/SAM3S.h	3340;"	d
PIO_PCISR_RXBUFF	../libchip/include/SAM3S.h	3342;"	d
PIO_PCMR	../libchip/include/SAM3S.h	/^  RwReg PIO_PCMR;       \/**< \\brief (Pio Offset: 0x150) Parallel Capture Mode Register *\/$/;"	m	struct:__anon17
PIO_PCMR_ALWYS	../libchip/include/SAM3S.h	3320;"	d
PIO_PCMR_DSIZE	../libchip/include/SAM3S.h	3319;"	d
PIO_PCMR_DSIZE_Msk	../libchip/include/SAM3S.h	3318;"	d
PIO_PCMR_DSIZE_Pos	../libchip/include/SAM3S.h	3317;"	d
PIO_PCMR_FRSTS	../libchip/include/SAM3S.h	3322;"	d
PIO_PCMR_HALFS	../libchip/include/SAM3S.h	3321;"	d
PIO_PCMR_PCEN	../libchip/include/SAM3S.h	3316;"	d
PIO_PCRHR	../libchip/include/SAM3S.h	/^  RoReg PIO_PCRHR;      \/**< \\brief (Pio Offset: 0x164) Parallel Capture Reception Holding Register *\/$/;"	m	struct:__anon17
PIO_PCRHR_RDATA_Msk	../libchip/include/SAM3S.h	3345;"	d
PIO_PCRHR_RDATA_Pos	../libchip/include/SAM3S.h	3344;"	d
PIO_PDR	../libchip/include/SAM3S.h	/^  WoReg PIO_PDR;        \/**< \\brief (Pio Offset: 0x0004) PIO Disable Register *\/$/;"	m	struct:__anon17
PIO_PDR_P0	../libchip/include/SAM3S.h	1873;"	d
PIO_PDR_P1	../libchip/include/SAM3S.h	1874;"	d
PIO_PDR_P10	../libchip/include/SAM3S.h	1883;"	d
PIO_PDR_P11	../libchip/include/SAM3S.h	1884;"	d
PIO_PDR_P12	../libchip/include/SAM3S.h	1885;"	d
PIO_PDR_P13	../libchip/include/SAM3S.h	1886;"	d
PIO_PDR_P14	../libchip/include/SAM3S.h	1887;"	d
PIO_PDR_P15	../libchip/include/SAM3S.h	1888;"	d
PIO_PDR_P16	../libchip/include/SAM3S.h	1889;"	d
PIO_PDR_P17	../libchip/include/SAM3S.h	1890;"	d
PIO_PDR_P18	../libchip/include/SAM3S.h	1891;"	d
PIO_PDR_P19	../libchip/include/SAM3S.h	1892;"	d
PIO_PDR_P2	../libchip/include/SAM3S.h	1875;"	d
PIO_PDR_P20	../libchip/include/SAM3S.h	1893;"	d
PIO_PDR_P21	../libchip/include/SAM3S.h	1894;"	d
PIO_PDR_P22	../libchip/include/SAM3S.h	1895;"	d
PIO_PDR_P23	../libchip/include/SAM3S.h	1896;"	d
PIO_PDR_P24	../libchip/include/SAM3S.h	1897;"	d
PIO_PDR_P25	../libchip/include/SAM3S.h	1898;"	d
PIO_PDR_P26	../libchip/include/SAM3S.h	1899;"	d
PIO_PDR_P27	../libchip/include/SAM3S.h	1900;"	d
PIO_PDR_P28	../libchip/include/SAM3S.h	1901;"	d
PIO_PDR_P29	../libchip/include/SAM3S.h	1902;"	d
PIO_PDR_P3	../libchip/include/SAM3S.h	1876;"	d
PIO_PDR_P30	../libchip/include/SAM3S.h	1903;"	d
PIO_PDR_P31	../libchip/include/SAM3S.h	1904;"	d
PIO_PDR_P4	../libchip/include/SAM3S.h	1877;"	d
PIO_PDR_P5	../libchip/include/SAM3S.h	1878;"	d
PIO_PDR_P6	../libchip/include/SAM3S.h	1879;"	d
PIO_PDR_P7	../libchip/include/SAM3S.h	1880;"	d
PIO_PDR_P8	../libchip/include/SAM3S.h	1881;"	d
PIO_PDR_P9	../libchip/include/SAM3S.h	1882;"	d
PIO_PDSR	../libchip/include/SAM3S.h	/^  RoReg PIO_PDSR;       \/**< \\brief (Pio Offset: 0x003C) Pin Data Status Register *\/$/;"	m	struct:__anon17
PIO_PDSR_P0	../libchip/include/SAM3S.h	2236;"	d
PIO_PDSR_P1	../libchip/include/SAM3S.h	2237;"	d
PIO_PDSR_P10	../libchip/include/SAM3S.h	2246;"	d
PIO_PDSR_P11	../libchip/include/SAM3S.h	2247;"	d
PIO_PDSR_P12	../libchip/include/SAM3S.h	2248;"	d
PIO_PDSR_P13	../libchip/include/SAM3S.h	2249;"	d
PIO_PDSR_P14	../libchip/include/SAM3S.h	2250;"	d
PIO_PDSR_P15	../libchip/include/SAM3S.h	2251;"	d
PIO_PDSR_P16	../libchip/include/SAM3S.h	2252;"	d
PIO_PDSR_P17	../libchip/include/SAM3S.h	2253;"	d
PIO_PDSR_P18	../libchip/include/SAM3S.h	2254;"	d
PIO_PDSR_P19	../libchip/include/SAM3S.h	2255;"	d
PIO_PDSR_P2	../libchip/include/SAM3S.h	2238;"	d
PIO_PDSR_P20	../libchip/include/SAM3S.h	2256;"	d
PIO_PDSR_P21	../libchip/include/SAM3S.h	2257;"	d
PIO_PDSR_P22	../libchip/include/SAM3S.h	2258;"	d
PIO_PDSR_P23	../libchip/include/SAM3S.h	2259;"	d
PIO_PDSR_P24	../libchip/include/SAM3S.h	2260;"	d
PIO_PDSR_P25	../libchip/include/SAM3S.h	2261;"	d
PIO_PDSR_P26	../libchip/include/SAM3S.h	2262;"	d
PIO_PDSR_P27	../libchip/include/SAM3S.h	2263;"	d
PIO_PDSR_P28	../libchip/include/SAM3S.h	2264;"	d
PIO_PDSR_P29	../libchip/include/SAM3S.h	2265;"	d
PIO_PDSR_P3	../libchip/include/SAM3S.h	2239;"	d
PIO_PDSR_P30	../libchip/include/SAM3S.h	2266;"	d
PIO_PDSR_P31	../libchip/include/SAM3S.h	2267;"	d
PIO_PDSR_P4	../libchip/include/SAM3S.h	2240;"	d
PIO_PDSR_P5	../libchip/include/SAM3S.h	2241;"	d
PIO_PDSR_P6	../libchip/include/SAM3S.h	2242;"	d
PIO_PDSR_P7	../libchip/include/SAM3S.h	2243;"	d
PIO_PDSR_P8	../libchip/include/SAM3S.h	2244;"	d
PIO_PDSR_P9	../libchip/include/SAM3S.h	2245;"	d
PIO_PER	../libchip/include/SAM3S.h	/^  WoReg PIO_PER;        \/**< \\brief (Pio Offset: 0x0000) PIO Enable Register *\/$/;"	m	struct:__anon17
PIO_PERIPH_A	../libchip/include/pio.h	83;"	d
PIO_PERIPH_B	../libchip/include/pio.h	85;"	d
PIO_PERIPH_C	../libchip/include/pio.h	87;"	d
PIO_PERIPH_D	../libchip/include/pio.h	89;"	d
PIO_PER_P0	../libchip/include/SAM3S.h	1840;"	d
PIO_PER_P1	../libchip/include/SAM3S.h	1841;"	d
PIO_PER_P10	../libchip/include/SAM3S.h	1850;"	d
PIO_PER_P11	../libchip/include/SAM3S.h	1851;"	d
PIO_PER_P12	../libchip/include/SAM3S.h	1852;"	d
PIO_PER_P13	../libchip/include/SAM3S.h	1853;"	d
PIO_PER_P14	../libchip/include/SAM3S.h	1854;"	d
PIO_PER_P15	../libchip/include/SAM3S.h	1855;"	d
PIO_PER_P16	../libchip/include/SAM3S.h	1856;"	d
PIO_PER_P17	../libchip/include/SAM3S.h	1857;"	d
PIO_PER_P18	../libchip/include/SAM3S.h	1858;"	d
PIO_PER_P19	../libchip/include/SAM3S.h	1859;"	d
PIO_PER_P2	../libchip/include/SAM3S.h	1842;"	d
PIO_PER_P20	../libchip/include/SAM3S.h	1860;"	d
PIO_PER_P21	../libchip/include/SAM3S.h	1861;"	d
PIO_PER_P22	../libchip/include/SAM3S.h	1862;"	d
PIO_PER_P23	../libchip/include/SAM3S.h	1863;"	d
PIO_PER_P24	../libchip/include/SAM3S.h	1864;"	d
PIO_PER_P25	../libchip/include/SAM3S.h	1865;"	d
PIO_PER_P26	../libchip/include/SAM3S.h	1866;"	d
PIO_PER_P27	../libchip/include/SAM3S.h	1867;"	d
PIO_PER_P28	../libchip/include/SAM3S.h	1868;"	d
PIO_PER_P29	../libchip/include/SAM3S.h	1869;"	d
PIO_PER_P3	../libchip/include/SAM3S.h	1843;"	d
PIO_PER_P30	../libchip/include/SAM3S.h	1870;"	d
PIO_PER_P31	../libchip/include/SAM3S.h	1871;"	d
PIO_PER_P4	../libchip/include/SAM3S.h	1844;"	d
PIO_PER_P5	../libchip/include/SAM3S.h	1845;"	d
PIO_PER_P6	../libchip/include/SAM3S.h	1846;"	d
PIO_PER_P7	../libchip/include/SAM3S.h	1847;"	d
PIO_PER_P8	../libchip/include/SAM3S.h	1848;"	d
PIO_PER_P9	../libchip/include/SAM3S.h	1849;"	d
PIO_PPDDR	../libchip/include/SAM3S.h	/^  WoReg PIO_PPDDR;      \/**< \\brief (Pio Offset: 0x0090) Pad Pull-down Disable Register *\/$/;"	m	struct:__anon17
PIO_PPDDR_P0	../libchip/include/SAM3S.h	2746;"	d
PIO_PPDDR_P1	../libchip/include/SAM3S.h	2747;"	d
PIO_PPDDR_P10	../libchip/include/SAM3S.h	2756;"	d
PIO_PPDDR_P11	../libchip/include/SAM3S.h	2757;"	d
PIO_PPDDR_P12	../libchip/include/SAM3S.h	2758;"	d
PIO_PPDDR_P13	../libchip/include/SAM3S.h	2759;"	d
PIO_PPDDR_P14	../libchip/include/SAM3S.h	2760;"	d
PIO_PPDDR_P15	../libchip/include/SAM3S.h	2761;"	d
PIO_PPDDR_P16	../libchip/include/SAM3S.h	2762;"	d
PIO_PPDDR_P17	../libchip/include/SAM3S.h	2763;"	d
PIO_PPDDR_P18	../libchip/include/SAM3S.h	2764;"	d
PIO_PPDDR_P19	../libchip/include/SAM3S.h	2765;"	d
PIO_PPDDR_P2	../libchip/include/SAM3S.h	2748;"	d
PIO_PPDDR_P20	../libchip/include/SAM3S.h	2766;"	d
PIO_PPDDR_P21	../libchip/include/SAM3S.h	2767;"	d
PIO_PPDDR_P22	../libchip/include/SAM3S.h	2768;"	d
PIO_PPDDR_P23	../libchip/include/SAM3S.h	2769;"	d
PIO_PPDDR_P24	../libchip/include/SAM3S.h	2770;"	d
PIO_PPDDR_P25	../libchip/include/SAM3S.h	2771;"	d
PIO_PPDDR_P26	../libchip/include/SAM3S.h	2772;"	d
PIO_PPDDR_P27	../libchip/include/SAM3S.h	2773;"	d
PIO_PPDDR_P28	../libchip/include/SAM3S.h	2774;"	d
PIO_PPDDR_P29	../libchip/include/SAM3S.h	2775;"	d
PIO_PPDDR_P3	../libchip/include/SAM3S.h	2749;"	d
PIO_PPDDR_P30	../libchip/include/SAM3S.h	2776;"	d
PIO_PPDDR_P31	../libchip/include/SAM3S.h	2777;"	d
PIO_PPDDR_P4	../libchip/include/SAM3S.h	2750;"	d
PIO_PPDDR_P5	../libchip/include/SAM3S.h	2751;"	d
PIO_PPDDR_P6	../libchip/include/SAM3S.h	2752;"	d
PIO_PPDDR_P7	../libchip/include/SAM3S.h	2753;"	d
PIO_PPDDR_P8	../libchip/include/SAM3S.h	2754;"	d
PIO_PPDDR_P9	../libchip/include/SAM3S.h	2755;"	d
PIO_PPDER	../libchip/include/SAM3S.h	/^  WoReg PIO_PPDER;      \/**< \\brief (Pio Offset: 0x0094) Pad Pull-down Enable Register *\/$/;"	m	struct:__anon17
PIO_PPDER_P0	../libchip/include/SAM3S.h	2779;"	d
PIO_PPDER_P1	../libchip/include/SAM3S.h	2780;"	d
PIO_PPDER_P10	../libchip/include/SAM3S.h	2789;"	d
PIO_PPDER_P11	../libchip/include/SAM3S.h	2790;"	d
PIO_PPDER_P12	../libchip/include/SAM3S.h	2791;"	d
PIO_PPDER_P13	../libchip/include/SAM3S.h	2792;"	d
PIO_PPDER_P14	../libchip/include/SAM3S.h	2793;"	d
PIO_PPDER_P15	../libchip/include/SAM3S.h	2794;"	d
PIO_PPDER_P16	../libchip/include/SAM3S.h	2795;"	d
PIO_PPDER_P17	../libchip/include/SAM3S.h	2796;"	d
PIO_PPDER_P18	../libchip/include/SAM3S.h	2797;"	d
PIO_PPDER_P19	../libchip/include/SAM3S.h	2798;"	d
PIO_PPDER_P2	../libchip/include/SAM3S.h	2781;"	d
PIO_PPDER_P20	../libchip/include/SAM3S.h	2799;"	d
PIO_PPDER_P21	../libchip/include/SAM3S.h	2800;"	d
PIO_PPDER_P22	../libchip/include/SAM3S.h	2801;"	d
PIO_PPDER_P23	../libchip/include/SAM3S.h	2802;"	d
PIO_PPDER_P24	../libchip/include/SAM3S.h	2803;"	d
PIO_PPDER_P25	../libchip/include/SAM3S.h	2804;"	d
PIO_PPDER_P26	../libchip/include/SAM3S.h	2805;"	d
PIO_PPDER_P27	../libchip/include/SAM3S.h	2806;"	d
PIO_PPDER_P28	../libchip/include/SAM3S.h	2807;"	d
PIO_PPDER_P29	../libchip/include/SAM3S.h	2808;"	d
PIO_PPDER_P3	../libchip/include/SAM3S.h	2782;"	d
PIO_PPDER_P30	../libchip/include/SAM3S.h	2809;"	d
PIO_PPDER_P31	../libchip/include/SAM3S.h	2810;"	d
PIO_PPDER_P4	../libchip/include/SAM3S.h	2783;"	d
PIO_PPDER_P5	../libchip/include/SAM3S.h	2784;"	d
PIO_PPDER_P6	../libchip/include/SAM3S.h	2785;"	d
PIO_PPDER_P7	../libchip/include/SAM3S.h	2786;"	d
PIO_PPDER_P8	../libchip/include/SAM3S.h	2787;"	d
PIO_PPDER_P9	../libchip/include/SAM3S.h	2788;"	d
PIO_PPDSR	../libchip/include/SAM3S.h	/^  RoReg PIO_PPDSR;      \/**< \\brief (Pio Offset: 0x0098) Pad Pull-down Status Register *\/$/;"	m	struct:__anon17
PIO_PPDSR_P0	../libchip/include/SAM3S.h	2812;"	d
PIO_PPDSR_P1	../libchip/include/SAM3S.h	2813;"	d
PIO_PPDSR_P10	../libchip/include/SAM3S.h	2822;"	d
PIO_PPDSR_P11	../libchip/include/SAM3S.h	2823;"	d
PIO_PPDSR_P12	../libchip/include/SAM3S.h	2824;"	d
PIO_PPDSR_P13	../libchip/include/SAM3S.h	2825;"	d
PIO_PPDSR_P14	../libchip/include/SAM3S.h	2826;"	d
PIO_PPDSR_P15	../libchip/include/SAM3S.h	2827;"	d
PIO_PPDSR_P16	../libchip/include/SAM3S.h	2828;"	d
PIO_PPDSR_P17	../libchip/include/SAM3S.h	2829;"	d
PIO_PPDSR_P18	../libchip/include/SAM3S.h	2830;"	d
PIO_PPDSR_P19	../libchip/include/SAM3S.h	2831;"	d
PIO_PPDSR_P2	../libchip/include/SAM3S.h	2814;"	d
PIO_PPDSR_P20	../libchip/include/SAM3S.h	2832;"	d
PIO_PPDSR_P21	../libchip/include/SAM3S.h	2833;"	d
PIO_PPDSR_P22	../libchip/include/SAM3S.h	2834;"	d
PIO_PPDSR_P23	../libchip/include/SAM3S.h	2835;"	d
PIO_PPDSR_P24	../libchip/include/SAM3S.h	2836;"	d
PIO_PPDSR_P25	../libchip/include/SAM3S.h	2837;"	d
PIO_PPDSR_P26	../libchip/include/SAM3S.h	2838;"	d
PIO_PPDSR_P27	../libchip/include/SAM3S.h	2839;"	d
PIO_PPDSR_P28	../libchip/include/SAM3S.h	2840;"	d
PIO_PPDSR_P29	../libchip/include/SAM3S.h	2841;"	d
PIO_PPDSR_P3	../libchip/include/SAM3S.h	2815;"	d
PIO_PPDSR_P30	../libchip/include/SAM3S.h	2842;"	d
PIO_PPDSR_P31	../libchip/include/SAM3S.h	2843;"	d
PIO_PPDSR_P4	../libchip/include/SAM3S.h	2816;"	d
PIO_PPDSR_P5	../libchip/include/SAM3S.h	2817;"	d
PIO_PPDSR_P6	../libchip/include/SAM3S.h	2818;"	d
PIO_PPDSR_P7	../libchip/include/SAM3S.h	2819;"	d
PIO_PPDSR_P8	../libchip/include/SAM3S.h	2820;"	d
PIO_PPDSR_P9	../libchip/include/SAM3S.h	2821;"	d
PIO_PSR	../libchip/include/SAM3S.h	/^  RoReg PIO_PSR;        \/**< \\brief (Pio Offset: 0x0008) PIO Status Register *\/$/;"	m	struct:__anon17
PIO_PSR_P0	../libchip/include/SAM3S.h	1906;"	d
PIO_PSR_P1	../libchip/include/SAM3S.h	1907;"	d
PIO_PSR_P10	../libchip/include/SAM3S.h	1916;"	d
PIO_PSR_P11	../libchip/include/SAM3S.h	1917;"	d
PIO_PSR_P12	../libchip/include/SAM3S.h	1918;"	d
PIO_PSR_P13	../libchip/include/SAM3S.h	1919;"	d
PIO_PSR_P14	../libchip/include/SAM3S.h	1920;"	d
PIO_PSR_P15	../libchip/include/SAM3S.h	1921;"	d
PIO_PSR_P16	../libchip/include/SAM3S.h	1922;"	d
PIO_PSR_P17	../libchip/include/SAM3S.h	1923;"	d
PIO_PSR_P18	../libchip/include/SAM3S.h	1924;"	d
PIO_PSR_P19	../libchip/include/SAM3S.h	1925;"	d
PIO_PSR_P2	../libchip/include/SAM3S.h	1908;"	d
PIO_PSR_P20	../libchip/include/SAM3S.h	1926;"	d
PIO_PSR_P21	../libchip/include/SAM3S.h	1927;"	d
PIO_PSR_P22	../libchip/include/SAM3S.h	1928;"	d
PIO_PSR_P23	../libchip/include/SAM3S.h	1929;"	d
PIO_PSR_P24	../libchip/include/SAM3S.h	1930;"	d
PIO_PSR_P25	../libchip/include/SAM3S.h	1931;"	d
PIO_PSR_P26	../libchip/include/SAM3S.h	1932;"	d
PIO_PSR_P27	../libchip/include/SAM3S.h	1933;"	d
PIO_PSR_P28	../libchip/include/SAM3S.h	1934;"	d
PIO_PSR_P29	../libchip/include/SAM3S.h	1935;"	d
PIO_PSR_P3	../libchip/include/SAM3S.h	1909;"	d
PIO_PSR_P30	../libchip/include/SAM3S.h	1936;"	d
PIO_PSR_P31	../libchip/include/SAM3S.h	1937;"	d
PIO_PSR_P4	../libchip/include/SAM3S.h	1910;"	d
PIO_PSR_P5	../libchip/include/SAM3S.h	1911;"	d
PIO_PSR_P6	../libchip/include/SAM3S.h	1912;"	d
PIO_PSR_P7	../libchip/include/SAM3S.h	1913;"	d
PIO_PSR_P8	../libchip/include/SAM3S.h	1914;"	d
PIO_PSR_P9	../libchip/include/SAM3S.h	1915;"	d
PIO_PTCR	../libchip/include/SAM3S.h	/^  WoReg PIO_PTCR;       \/**< \\brief (Pio Offset: 0x188) Transfer Control Register *\/$/;"	m	struct:__anon17
PIO_PTCR_RXTDIS	../libchip/include/SAM3S.h	3380;"	d
PIO_PTCR_RXTEN	../libchip/include/SAM3S.h	3379;"	d
PIO_PTCR_TXTDIS	../libchip/include/SAM3S.h	3382;"	d
PIO_PTCR_TXTEN	../libchip/include/SAM3S.h	3381;"	d
PIO_PTSR	../libchip/include/SAM3S.h	/^  RoReg PIO_PTSR;       \/**< \\brief (Pio Offset: 0x18C) Transfer Status Register *\/$/;"	m	struct:__anon17
PIO_PTSR_RXTEN	../libchip/include/SAM3S.h	3384;"	d
PIO_PTSR_TXTEN	../libchip/include/SAM3S.h	3385;"	d
PIO_PUDR	../libchip/include/SAM3S.h	/^  WoReg PIO_PUDR;       \/**< \\brief (Pio Offset: 0x0060) Pull-up Disable Register *\/$/;"	m	struct:__anon17
PIO_PUDR_P0	../libchip/include/SAM3S.h	2500;"	d
PIO_PUDR_P1	../libchip/include/SAM3S.h	2501;"	d
PIO_PUDR_P10	../libchip/include/SAM3S.h	2510;"	d
PIO_PUDR_P11	../libchip/include/SAM3S.h	2511;"	d
PIO_PUDR_P12	../libchip/include/SAM3S.h	2512;"	d
PIO_PUDR_P13	../libchip/include/SAM3S.h	2513;"	d
PIO_PUDR_P14	../libchip/include/SAM3S.h	2514;"	d
PIO_PUDR_P15	../libchip/include/SAM3S.h	2515;"	d
PIO_PUDR_P16	../libchip/include/SAM3S.h	2516;"	d
PIO_PUDR_P17	../libchip/include/SAM3S.h	2517;"	d
PIO_PUDR_P18	../libchip/include/SAM3S.h	2518;"	d
PIO_PUDR_P19	../libchip/include/SAM3S.h	2519;"	d
PIO_PUDR_P2	../libchip/include/SAM3S.h	2502;"	d
PIO_PUDR_P20	../libchip/include/SAM3S.h	2520;"	d
PIO_PUDR_P21	../libchip/include/SAM3S.h	2521;"	d
PIO_PUDR_P22	../libchip/include/SAM3S.h	2522;"	d
PIO_PUDR_P23	../libchip/include/SAM3S.h	2523;"	d
PIO_PUDR_P24	../libchip/include/SAM3S.h	2524;"	d
PIO_PUDR_P25	../libchip/include/SAM3S.h	2525;"	d
PIO_PUDR_P26	../libchip/include/SAM3S.h	2526;"	d
PIO_PUDR_P27	../libchip/include/SAM3S.h	2527;"	d
PIO_PUDR_P28	../libchip/include/SAM3S.h	2528;"	d
PIO_PUDR_P29	../libchip/include/SAM3S.h	2529;"	d
PIO_PUDR_P3	../libchip/include/SAM3S.h	2503;"	d
PIO_PUDR_P30	../libchip/include/SAM3S.h	2530;"	d
PIO_PUDR_P31	../libchip/include/SAM3S.h	2531;"	d
PIO_PUDR_P4	../libchip/include/SAM3S.h	2504;"	d
PIO_PUDR_P5	../libchip/include/SAM3S.h	2505;"	d
PIO_PUDR_P6	../libchip/include/SAM3S.h	2506;"	d
PIO_PUDR_P7	../libchip/include/SAM3S.h	2507;"	d
PIO_PUDR_P8	../libchip/include/SAM3S.h	2508;"	d
PIO_PUDR_P9	../libchip/include/SAM3S.h	2509;"	d
PIO_PUER	../libchip/include/SAM3S.h	/^  WoReg PIO_PUER;       \/**< \\brief (Pio Offset: 0x0064) Pull-up Enable Register *\/$/;"	m	struct:__anon17
PIO_PUER_P0	../libchip/include/SAM3S.h	2533;"	d
PIO_PUER_P1	../libchip/include/SAM3S.h	2534;"	d
PIO_PUER_P10	../libchip/include/SAM3S.h	2543;"	d
PIO_PUER_P11	../libchip/include/SAM3S.h	2544;"	d
PIO_PUER_P12	../libchip/include/SAM3S.h	2545;"	d
PIO_PUER_P13	../libchip/include/SAM3S.h	2546;"	d
PIO_PUER_P14	../libchip/include/SAM3S.h	2547;"	d
PIO_PUER_P15	../libchip/include/SAM3S.h	2548;"	d
PIO_PUER_P16	../libchip/include/SAM3S.h	2549;"	d
PIO_PUER_P17	../libchip/include/SAM3S.h	2550;"	d
PIO_PUER_P18	../libchip/include/SAM3S.h	2551;"	d
PIO_PUER_P19	../libchip/include/SAM3S.h	2552;"	d
PIO_PUER_P2	../libchip/include/SAM3S.h	2535;"	d
PIO_PUER_P20	../libchip/include/SAM3S.h	2553;"	d
PIO_PUER_P21	../libchip/include/SAM3S.h	2554;"	d
PIO_PUER_P22	../libchip/include/SAM3S.h	2555;"	d
PIO_PUER_P23	../libchip/include/SAM3S.h	2556;"	d
PIO_PUER_P24	../libchip/include/SAM3S.h	2557;"	d
PIO_PUER_P25	../libchip/include/SAM3S.h	2558;"	d
PIO_PUER_P26	../libchip/include/SAM3S.h	2559;"	d
PIO_PUER_P27	../libchip/include/SAM3S.h	2560;"	d
PIO_PUER_P28	../libchip/include/SAM3S.h	2561;"	d
PIO_PUER_P29	../libchip/include/SAM3S.h	2562;"	d
PIO_PUER_P3	../libchip/include/SAM3S.h	2536;"	d
PIO_PUER_P30	../libchip/include/SAM3S.h	2563;"	d
PIO_PUER_P31	../libchip/include/SAM3S.h	2564;"	d
PIO_PUER_P4	../libchip/include/SAM3S.h	2537;"	d
PIO_PUER_P5	../libchip/include/SAM3S.h	2538;"	d
PIO_PUER_P6	../libchip/include/SAM3S.h	2539;"	d
PIO_PUER_P7	../libchip/include/SAM3S.h	2540;"	d
PIO_PUER_P8	../libchip/include/SAM3S.h	2541;"	d
PIO_PUER_P9	../libchip/include/SAM3S.h	2542;"	d
PIO_PULLUP	../libchip/include/pio.h	100;"	d
PIO_PUSR	../libchip/include/SAM3S.h	/^  RoReg PIO_PUSR;       \/**< \\brief (Pio Offset: 0x0068) Pad Pull-up Status Register *\/$/;"	m	struct:__anon17
PIO_PUSR_P0	../libchip/include/SAM3S.h	2566;"	d
PIO_PUSR_P1	../libchip/include/SAM3S.h	2567;"	d
PIO_PUSR_P10	../libchip/include/SAM3S.h	2576;"	d
PIO_PUSR_P11	../libchip/include/SAM3S.h	2577;"	d
PIO_PUSR_P12	../libchip/include/SAM3S.h	2578;"	d
PIO_PUSR_P13	../libchip/include/SAM3S.h	2579;"	d
PIO_PUSR_P14	../libchip/include/SAM3S.h	2580;"	d
PIO_PUSR_P15	../libchip/include/SAM3S.h	2581;"	d
PIO_PUSR_P16	../libchip/include/SAM3S.h	2582;"	d
PIO_PUSR_P17	../libchip/include/SAM3S.h	2583;"	d
PIO_PUSR_P18	../libchip/include/SAM3S.h	2584;"	d
PIO_PUSR_P19	../libchip/include/SAM3S.h	2585;"	d
PIO_PUSR_P2	../libchip/include/SAM3S.h	2568;"	d
PIO_PUSR_P20	../libchip/include/SAM3S.h	2586;"	d
PIO_PUSR_P21	../libchip/include/SAM3S.h	2587;"	d
PIO_PUSR_P22	../libchip/include/SAM3S.h	2588;"	d
PIO_PUSR_P23	../libchip/include/SAM3S.h	2589;"	d
PIO_PUSR_P24	../libchip/include/SAM3S.h	2590;"	d
PIO_PUSR_P25	../libchip/include/SAM3S.h	2591;"	d
PIO_PUSR_P26	../libchip/include/SAM3S.h	2592;"	d
PIO_PUSR_P27	../libchip/include/SAM3S.h	2593;"	d
PIO_PUSR_P28	../libchip/include/SAM3S.h	2594;"	d
PIO_PUSR_P29	../libchip/include/SAM3S.h	2595;"	d
PIO_PUSR_P3	../libchip/include/SAM3S.h	2569;"	d
PIO_PUSR_P30	../libchip/include/SAM3S.h	2596;"	d
PIO_PUSR_P31	../libchip/include/SAM3S.h	2597;"	d
PIO_PUSR_P4	../libchip/include/SAM3S.h	2570;"	d
PIO_PUSR_P5	../libchip/include/SAM3S.h	2571;"	d
PIO_PUSR_P6	../libchip/include/SAM3S.h	2572;"	d
PIO_PUSR_P7	../libchip/include/SAM3S.h	2573;"	d
PIO_PUSR_P8	../libchip/include/SAM3S.h	2574;"	d
PIO_PUSR_P9	../libchip/include/SAM3S.h	2575;"	d
PIO_RCR	../libchip/include/SAM3S.h	/^  RwReg PIO_RCR;        \/**< \\brief (Pio Offset: 0x16C) Receive Counter Register *\/$/;"	m	struct:__anon17
PIO_RCR_RXCTR	../libchip/include/SAM3S.h	3353;"	d
PIO_RCR_RXCTR_Msk	../libchip/include/SAM3S.h	3352;"	d
PIO_RCR_RXCTR_Pos	../libchip/include/SAM3S.h	3351;"	d
PIO_REHLSR	../libchip/include/SAM3S.h	/^  WoReg PIO_REHLSR;     \/**< \\brief (Pio Offset: 0x00D4) Rising Edge\/ High Level Select Register *\/$/;"	m	struct:__anon17
PIO_REHLSR_P0	../libchip/include/SAM3S.h	3175;"	d
PIO_REHLSR_P1	../libchip/include/SAM3S.h	3176;"	d
PIO_REHLSR_P10	../libchip/include/SAM3S.h	3185;"	d
PIO_REHLSR_P11	../libchip/include/SAM3S.h	3186;"	d
PIO_REHLSR_P12	../libchip/include/SAM3S.h	3187;"	d
PIO_REHLSR_P13	../libchip/include/SAM3S.h	3188;"	d
PIO_REHLSR_P14	../libchip/include/SAM3S.h	3189;"	d
PIO_REHLSR_P15	../libchip/include/SAM3S.h	3190;"	d
PIO_REHLSR_P16	../libchip/include/SAM3S.h	3191;"	d
PIO_REHLSR_P17	../libchip/include/SAM3S.h	3192;"	d
PIO_REHLSR_P18	../libchip/include/SAM3S.h	3193;"	d
PIO_REHLSR_P19	../libchip/include/SAM3S.h	3194;"	d
PIO_REHLSR_P2	../libchip/include/SAM3S.h	3177;"	d
PIO_REHLSR_P20	../libchip/include/SAM3S.h	3195;"	d
PIO_REHLSR_P21	../libchip/include/SAM3S.h	3196;"	d
PIO_REHLSR_P22	../libchip/include/SAM3S.h	3197;"	d
PIO_REHLSR_P23	../libchip/include/SAM3S.h	3198;"	d
PIO_REHLSR_P24	../libchip/include/SAM3S.h	3199;"	d
PIO_REHLSR_P25	../libchip/include/SAM3S.h	3200;"	d
PIO_REHLSR_P26	../libchip/include/SAM3S.h	3201;"	d
PIO_REHLSR_P27	../libchip/include/SAM3S.h	3202;"	d
PIO_REHLSR_P28	../libchip/include/SAM3S.h	3203;"	d
PIO_REHLSR_P29	../libchip/include/SAM3S.h	3204;"	d
PIO_REHLSR_P3	../libchip/include/SAM3S.h	3178;"	d
PIO_REHLSR_P30	../libchip/include/SAM3S.h	3205;"	d
PIO_REHLSR_P31	../libchip/include/SAM3S.h	3206;"	d
PIO_REHLSR_P4	../libchip/include/SAM3S.h	3179;"	d
PIO_REHLSR_P5	../libchip/include/SAM3S.h	3180;"	d
PIO_REHLSR_P6	../libchip/include/SAM3S.h	3181;"	d
PIO_REHLSR_P7	../libchip/include/SAM3S.h	3182;"	d
PIO_REHLSR_P8	../libchip/include/SAM3S.h	3183;"	d
PIO_REHLSR_P9	../libchip/include/SAM3S.h	3184;"	d
PIO_RNCR	../libchip/include/SAM3S.h	/^  RwReg PIO_RNCR;       \/**< \\brief (Pio Offset: 0x17C) Receive Next Counter Register *\/$/;"	m	struct:__anon17
PIO_RNCR_RXNCTR	../libchip/include/SAM3S.h	3369;"	d
PIO_RNCR_RXNCTR_Msk	../libchip/include/SAM3S.h	3368;"	d
PIO_RNCR_RXNCTR_Pos	../libchip/include/SAM3S.h	3367;"	d
PIO_RNPR	../libchip/include/SAM3S.h	/^  RwReg PIO_RNPR;       \/**< \\brief (Pio Offset: 0x178) Receive Next Pointer Register *\/$/;"	m	struct:__anon17
PIO_RNPR_RXNPTR	../libchip/include/SAM3S.h	3365;"	d
PIO_RNPR_RXNPTR_Msk	../libchip/include/SAM3S.h	3364;"	d
PIO_RNPR_RXNPTR_Pos	../libchip/include/SAM3S.h	3363;"	d
PIO_RPR	../libchip/include/SAM3S.h	/^  RwReg PIO_RPR;        \/**< \\brief (Pio Offset: 0x168) Receive Pointer Register *\/$/;"	m	struct:__anon17
PIO_RPR_RXPTR	../libchip/include/SAM3S.h	3349;"	d
PIO_RPR_RXPTR_Msk	../libchip/include/SAM3S.h	3348;"	d
PIO_RPR_RXPTR_Pos	../libchip/include/SAM3S.h	3347;"	d
PIO_SCDR	../libchip/include/SAM3S.h	/^  RwReg PIO_SCDR;       \/**< \\brief (Pio Offset: 0x008C) Slow Clock Divider Debouncing Register *\/$/;"	m	struct:__anon17
PIO_SCDR_DIV0	../libchip/include/SAM3S.h	2731;"	d
PIO_SCDR_DIV1	../libchip/include/SAM3S.h	2732;"	d
PIO_SCDR_DIV10	../libchip/include/SAM3S.h	2741;"	d
PIO_SCDR_DIV11	../libchip/include/SAM3S.h	2742;"	d
PIO_SCDR_DIV12	../libchip/include/SAM3S.h	2743;"	d
PIO_SCDR_DIV13	../libchip/include/SAM3S.h	2744;"	d
PIO_SCDR_DIV2	../libchip/include/SAM3S.h	2733;"	d
PIO_SCDR_DIV3	../libchip/include/SAM3S.h	2734;"	d
PIO_SCDR_DIV4	../libchip/include/SAM3S.h	2735;"	d
PIO_SCDR_DIV5	../libchip/include/SAM3S.h	2736;"	d
PIO_SCDR_DIV6	../libchip/include/SAM3S.h	2737;"	d
PIO_SCDR_DIV7	../libchip/include/SAM3S.h	2738;"	d
PIO_SCDR_DIV8	../libchip/include/SAM3S.h	2739;"	d
PIO_SCDR_DIV9	../libchip/include/SAM3S.h	2740;"	d
PIO_SCHMITT	../libchip/include/SAM3S.h	/^  RwReg PIO_SCHMITT;    \/**< \\brief (Pio Offset: 0x0100) Schmitt Trigger Register *\/$/;"	m	struct:__anon17
PIO_SCHMITT_SCHMITT0	../libchip/include/SAM3S.h	3283;"	d
PIO_SCHMITT_SCHMITT1	../libchip/include/SAM3S.h	3284;"	d
PIO_SCHMITT_SCHMITT10	../libchip/include/SAM3S.h	3293;"	d
PIO_SCHMITT_SCHMITT11	../libchip/include/SAM3S.h	3294;"	d
PIO_SCHMITT_SCHMITT12	../libchip/include/SAM3S.h	3295;"	d
PIO_SCHMITT_SCHMITT13	../libchip/include/SAM3S.h	3296;"	d
PIO_SCHMITT_SCHMITT14	../libchip/include/SAM3S.h	3297;"	d
PIO_SCHMITT_SCHMITT15	../libchip/include/SAM3S.h	3298;"	d
PIO_SCHMITT_SCHMITT16	../libchip/include/SAM3S.h	3299;"	d
PIO_SCHMITT_SCHMITT17	../libchip/include/SAM3S.h	3300;"	d
PIO_SCHMITT_SCHMITT18	../libchip/include/SAM3S.h	3301;"	d
PIO_SCHMITT_SCHMITT19	../libchip/include/SAM3S.h	3302;"	d
PIO_SCHMITT_SCHMITT2	../libchip/include/SAM3S.h	3285;"	d
PIO_SCHMITT_SCHMITT20	../libchip/include/SAM3S.h	3303;"	d
PIO_SCHMITT_SCHMITT21	../libchip/include/SAM3S.h	3304;"	d
PIO_SCHMITT_SCHMITT22	../libchip/include/SAM3S.h	3305;"	d
PIO_SCHMITT_SCHMITT23	../libchip/include/SAM3S.h	3306;"	d
PIO_SCHMITT_SCHMITT24	../libchip/include/SAM3S.h	3307;"	d
PIO_SCHMITT_SCHMITT25	../libchip/include/SAM3S.h	3308;"	d
PIO_SCHMITT_SCHMITT26	../libchip/include/SAM3S.h	3309;"	d
PIO_SCHMITT_SCHMITT27	../libchip/include/SAM3S.h	3310;"	d
PIO_SCHMITT_SCHMITT28	../libchip/include/SAM3S.h	3311;"	d
PIO_SCHMITT_SCHMITT29	../libchip/include/SAM3S.h	3312;"	d
PIO_SCHMITT_SCHMITT3	../libchip/include/SAM3S.h	3286;"	d
PIO_SCHMITT_SCHMITT30	../libchip/include/SAM3S.h	3313;"	d
PIO_SCHMITT_SCHMITT31	../libchip/include/SAM3S.h	3314;"	d
PIO_SCHMITT_SCHMITT4	../libchip/include/SAM3S.h	3287;"	d
PIO_SCHMITT_SCHMITT5	../libchip/include/SAM3S.h	3288;"	d
PIO_SCHMITT_SCHMITT6	../libchip/include/SAM3S.h	3289;"	d
PIO_SCHMITT_SCHMITT7	../libchip/include/SAM3S.h	3290;"	d
PIO_SCHMITT_SCHMITT8	../libchip/include/SAM3S.h	3291;"	d
PIO_SCHMITT_SCHMITT9	../libchip/include/SAM3S.h	3292;"	d
PIO_SODR	../libchip/include/SAM3S.h	/^  WoReg PIO_SODR;       \/**< \\brief (Pio Offset: 0x0030) Set Output Data Register *\/$/;"	m	struct:__anon17
PIO_SODR_P0	../libchip/include/SAM3S.h	2137;"	d
PIO_SODR_P1	../libchip/include/SAM3S.h	2138;"	d
PIO_SODR_P10	../libchip/include/SAM3S.h	2147;"	d
PIO_SODR_P11	../libchip/include/SAM3S.h	2148;"	d
PIO_SODR_P12	../libchip/include/SAM3S.h	2149;"	d
PIO_SODR_P13	../libchip/include/SAM3S.h	2150;"	d
PIO_SODR_P14	../libchip/include/SAM3S.h	2151;"	d
PIO_SODR_P15	../libchip/include/SAM3S.h	2152;"	d
PIO_SODR_P16	../libchip/include/SAM3S.h	2153;"	d
PIO_SODR_P17	../libchip/include/SAM3S.h	2154;"	d
PIO_SODR_P18	../libchip/include/SAM3S.h	2155;"	d
PIO_SODR_P19	../libchip/include/SAM3S.h	2156;"	d
PIO_SODR_P2	../libchip/include/SAM3S.h	2139;"	d
PIO_SODR_P20	../libchip/include/SAM3S.h	2157;"	d
PIO_SODR_P21	../libchip/include/SAM3S.h	2158;"	d
PIO_SODR_P22	../libchip/include/SAM3S.h	2159;"	d
PIO_SODR_P23	../libchip/include/SAM3S.h	2160;"	d
PIO_SODR_P24	../libchip/include/SAM3S.h	2161;"	d
PIO_SODR_P25	../libchip/include/SAM3S.h	2162;"	d
PIO_SODR_P26	../libchip/include/SAM3S.h	2163;"	d
PIO_SODR_P27	../libchip/include/SAM3S.h	2164;"	d
PIO_SODR_P28	../libchip/include/SAM3S.h	2165;"	d
PIO_SODR_P29	../libchip/include/SAM3S.h	2166;"	d
PIO_SODR_P3	../libchip/include/SAM3S.h	2140;"	d
PIO_SODR_P30	../libchip/include/SAM3S.h	2167;"	d
PIO_SODR_P31	../libchip/include/SAM3S.h	2168;"	d
PIO_SODR_P4	../libchip/include/SAM3S.h	2141;"	d
PIO_SODR_P5	../libchip/include/SAM3S.h	2142;"	d
PIO_SODR_P6	../libchip/include/SAM3S.h	2143;"	d
PIO_SODR_P7	../libchip/include/SAM3S.h	2144;"	d
PIO_SODR_P8	../libchip/include/SAM3S.h	2145;"	d
PIO_SODR_P9	../libchip/include/SAM3S.h	2146;"	d
PIO_Set	../libchip/source/pio.c	/^void PIO_Set(const Pin *pin)$/;"	f
PIO_SetDebounceFilter	../libchip/source/pio.c	/^void PIO_SetDebounceFilter( const Pin *pin, uint32_t cuttoff )$/;"	f
PIO_SetInput	../libchip/source/pio.c	/^static void PIO_SetInput($/;"	f	file:
PIO_SetOutput	../libchip/source/pio.c	/^static void PIO_SetOutput($/;"	f	file:
PIO_SetPeripheralA	../libchip/source/pio.c	/^static void PIO_SetPeripheralA($/;"	f	file:
PIO_SetPeripheralB	../libchip/source/pio.c	/^static void PIO_SetPeripheralB($/;"	f	file:
PIO_SetPeripheralC	../libchip/source/pio.c	/^static void PIO_SetPeripheralC($/;"	f	file:
PIO_SetPeripheralD	../libchip/source/pio.c	/^static void PIO_SetPeripheralD($/;"	f	file:
PIO_TCR	../libchip/include/SAM3S.h	/^  RwReg PIO_TCR;        \/**< \\brief (Pio Offset: 0x174) Transmit Counter Register *\/$/;"	m	struct:__anon17
PIO_TCR_TXCTR	../libchip/include/SAM3S.h	3361;"	d
PIO_TCR_TXCTR_Msk	../libchip/include/SAM3S.h	3360;"	d
PIO_TCR_TXCTR_Pos	../libchip/include/SAM3S.h	3359;"	d
PIO_TNCR	../libchip/include/SAM3S.h	/^  RwReg PIO_TNCR;       \/**< \\brief (Pio Offset: 0x184) Transmit Next Counter Register *\/$/;"	m	struct:__anon17
PIO_TNCR_TXNCTR	../libchip/include/SAM3S.h	3377;"	d
PIO_TNCR_TXNCTR_Msk	../libchip/include/SAM3S.h	3376;"	d
PIO_TNCR_TXNCTR_Pos	../libchip/include/SAM3S.h	3375;"	d
PIO_TNPR	../libchip/include/SAM3S.h	/^  RwReg PIO_TNPR;       \/**< \\brief (Pio Offset: 0x180) Transmit Next Pointer Register *\/$/;"	m	struct:__anon17
PIO_TNPR_TXNPTR	../libchip/include/SAM3S.h	3373;"	d
PIO_TNPR_TXNPTR_Msk	../libchip/include/SAM3S.h	3372;"	d
PIO_TNPR_TXNPTR_Pos	../libchip/include/SAM3S.h	3371;"	d
PIO_TPR	../libchip/include/SAM3S.h	/^  RwReg PIO_TPR;        \/**< \\brief (Pio Offset: 0x170) Transmit Pointer Register *\/$/;"	m	struct:__anon17
PIO_TPR_TXPTR	../libchip/include/SAM3S.h	3357;"	d
PIO_TPR_TXPTR_Msk	../libchip/include/SAM3S.h	3356;"	d
PIO_TPR_TXPTR_Pos	../libchip/include/SAM3S.h	3355;"	d
PIO_WPMR	../libchip/include/SAM3S.h	/^  RwReg PIO_WPMR;       \/**< \\brief (Pio Offset: 0x00E4) Write Protect Mode Register *\/$/;"	m	struct:__anon17
PIO_WPMR_WPEN	../libchip/include/SAM3S.h	3274;"	d
PIO_WPMR_WPKEY	../libchip/include/SAM3S.h	3277;"	d
PIO_WPMR_WPKEY_Msk	../libchip/include/SAM3S.h	3276;"	d
PIO_WPMR_WPKEY_Pos	../libchip/include/SAM3S.h	3275;"	d
PIO_WPSR	../libchip/include/SAM3S.h	/^  RoReg PIO_WPSR;       \/**< \\brief (Pio Offset: 0x00E8) Write Protect Status Register *\/$/;"	m	struct:__anon17
PIO_WPSR_WPVS	../libchip/include/SAM3S.h	3279;"	d
PIO_WPSR_WPVSRC_Msk	../libchip/include/SAM3S.h	3281;"	d
PIO_WPSR_WPVSRC_Pos	../libchip/include/SAM3S.h	3280;"	d
PMC	../libchip/include/SAM3S.h	7431;"	d
PMC_DisableAllPeripherals	../libchip/source/pmc.c	/^extern void PMC_DisableAllPeripherals( void )$/;"	f
PMC_DisablePeripheral	../libchip/source/pmc.c	/^extern void PMC_DisablePeripheral( uint32_t dwId )$/;"	f
PMC_EnableAllPeripherals	../libchip/source/pmc.c	/^extern void PMC_EnableAllPeripherals( void )$/;"	f
PMC_EnablePeripheral	../libchip/source/pmc.c	/^extern void PMC_EnablePeripheral( uint32_t dwId )$/;"	f
PMC_FOCR	../libchip/include/SAM3S.h	/^  WoReg PMC_FOCR;      \/**< \\brief (Pmc Offset: 0x0078) Fault Output Clear Register *\/$/;"	m	struct:__anon18
PMC_FOCR_FOCLR	../libchip/include/SAM3S.h	3712;"	d
PMC_FSMR	../libchip/include/SAM3S.h	/^  RwReg PMC_FSMR;      \/**< \\brief (Pmc Offset: 0x0070) Fast Startup Mode Register *\/$/;"	m	struct:__anon18
PMC_FSMR_FSTT0	../libchip/include/SAM3S.h	3674;"	d
PMC_FSMR_FSTT1	../libchip/include/SAM3S.h	3675;"	d
PMC_FSMR_FSTT10	../libchip/include/SAM3S.h	3684;"	d
PMC_FSMR_FSTT11	../libchip/include/SAM3S.h	3685;"	d
PMC_FSMR_FSTT12	../libchip/include/SAM3S.h	3686;"	d
PMC_FSMR_FSTT13	../libchip/include/SAM3S.h	3687;"	d
PMC_FSMR_FSTT14	../libchip/include/SAM3S.h	3688;"	d
PMC_FSMR_FSTT15	../libchip/include/SAM3S.h	3689;"	d
PMC_FSMR_FSTT2	../libchip/include/SAM3S.h	3676;"	d
PMC_FSMR_FSTT3	../libchip/include/SAM3S.h	3677;"	d
PMC_FSMR_FSTT4	../libchip/include/SAM3S.h	3678;"	d
PMC_FSMR_FSTT5	../libchip/include/SAM3S.h	3679;"	d
PMC_FSMR_FSTT6	../libchip/include/SAM3S.h	3680;"	d
PMC_FSMR_FSTT7	../libchip/include/SAM3S.h	3681;"	d
PMC_FSMR_FSTT8	../libchip/include/SAM3S.h	3682;"	d
PMC_FSMR_FSTT9	../libchip/include/SAM3S.h	3683;"	d
PMC_FSMR_LPM	../libchip/include/SAM3S.h	3693;"	d
PMC_FSMR_RTCAL	../libchip/include/SAM3S.h	3691;"	d
PMC_FSMR_RTTAL	../libchip/include/SAM3S.h	3690;"	d
PMC_FSMR_USBAL	../libchip/include/SAM3S.h	3692;"	d
PMC_FSPR	../libchip/include/SAM3S.h	/^  RwReg PMC_FSPR;      \/**< \\brief (Pmc Offset: 0x0074) Fast Startup Polarity Register *\/$/;"	m	struct:__anon18
PMC_FSPR_FSTP0	../libchip/include/SAM3S.h	3695;"	d
PMC_FSPR_FSTP1	../libchip/include/SAM3S.h	3696;"	d
PMC_FSPR_FSTP10	../libchip/include/SAM3S.h	3705;"	d
PMC_FSPR_FSTP11	../libchip/include/SAM3S.h	3706;"	d
PMC_FSPR_FSTP12	../libchip/include/SAM3S.h	3707;"	d
PMC_FSPR_FSTP13	../libchip/include/SAM3S.h	3708;"	d
PMC_FSPR_FSTP14	../libchip/include/SAM3S.h	3709;"	d
PMC_FSPR_FSTP15	../libchip/include/SAM3S.h	3710;"	d
PMC_FSPR_FSTP2	../libchip/include/SAM3S.h	3697;"	d
PMC_FSPR_FSTP3	../libchip/include/SAM3S.h	3698;"	d
PMC_FSPR_FSTP4	../libchip/include/SAM3S.h	3699;"	d
PMC_FSPR_FSTP5	../libchip/include/SAM3S.h	3700;"	d
PMC_FSPR_FSTP6	../libchip/include/SAM3S.h	3701;"	d
PMC_FSPR_FSTP7	../libchip/include/SAM3S.h	3702;"	d
PMC_FSPR_FSTP8	../libchip/include/SAM3S.h	3703;"	d
PMC_FSPR_FSTP9	../libchip/include/SAM3S.h	3704;"	d
PMC_IDR	../libchip/include/SAM3S.h	/^  WoReg PMC_IDR;       \/**< \\brief (Pmc Offset: 0x0064) Interrupt Disable Register *\/$/;"	m	struct:__anon18
PMC_IDR_CFDEV	../libchip/include/SAM3S.h	3647;"	d
PMC_IDR_LOCKA	../libchip/include/SAM3S.h	3639;"	d
PMC_IDR_LOCKB	../libchip/include/SAM3S.h	3640;"	d
PMC_IDR_MCKRDY	../libchip/include/SAM3S.h	3641;"	d
PMC_IDR_MOSCRCS	../libchip/include/SAM3S.h	3646;"	d
PMC_IDR_MOSCSELS	../libchip/include/SAM3S.h	3645;"	d
PMC_IDR_MOSCXTS	../libchip/include/SAM3S.h	3638;"	d
PMC_IDR_PCKRDY0	../libchip/include/SAM3S.h	3642;"	d
PMC_IDR_PCKRDY1	../libchip/include/SAM3S.h	3643;"	d
PMC_IDR_PCKRDY2	../libchip/include/SAM3S.h	3644;"	d
PMC_IER	../libchip/include/SAM3S.h	/^  WoReg PMC_IER;       \/**< \\brief (Pmc Offset: 0x0060) Interrupt Enable Register *\/$/;"	m	struct:__anon18
PMC_IER_CFDEV	../libchip/include/SAM3S.h	3636;"	d
PMC_IER_LOCKA	../libchip/include/SAM3S.h	3628;"	d
PMC_IER_LOCKB	../libchip/include/SAM3S.h	3629;"	d
PMC_IER_MCKRDY	../libchip/include/SAM3S.h	3630;"	d
PMC_IER_MOSCRCS	../libchip/include/SAM3S.h	3635;"	d
PMC_IER_MOSCSELS	../libchip/include/SAM3S.h	3634;"	d
PMC_IER_MOSCXTS	../libchip/include/SAM3S.h	3627;"	d
PMC_IER_PCKRDY0	../libchip/include/SAM3S.h	3631;"	d
PMC_IER_PCKRDY1	../libchip/include/SAM3S.h	3632;"	d
PMC_IER_PCKRDY2	../libchip/include/SAM3S.h	3633;"	d
PMC_IMR	../libchip/include/SAM3S.h	/^  RoReg PMC_IMR;       \/**< \\brief (Pmc Offset: 0x006C) Interrupt Mask Register *\/$/;"	m	struct:__anon18
PMC_IMR_CFDEV	../libchip/include/SAM3S.h	3672;"	d
PMC_IMR_LOCKA	../libchip/include/SAM3S.h	3664;"	d
PMC_IMR_LOCKB	../libchip/include/SAM3S.h	3665;"	d
PMC_IMR_MCKRDY	../libchip/include/SAM3S.h	3666;"	d
PMC_IMR_MOSCRCS	../libchip/include/SAM3S.h	3671;"	d
PMC_IMR_MOSCSELS	../libchip/include/SAM3S.h	3670;"	d
PMC_IMR_MOSCXTS	../libchip/include/SAM3S.h	3663;"	d
PMC_IMR_PCKRDY0	../libchip/include/SAM3S.h	3667;"	d
PMC_IMR_PCKRDY1	../libchip/include/SAM3S.h	3668;"	d
PMC_IMR_PCKRDY2	../libchip/include/SAM3S.h	3669;"	d
PMC_IRQn	../libchip/include/SAM3S.h	/^  PMC_IRQn             =  5, \/**<  5 SAM3S Power Management Controller (PMC) *\/$/;"	e	enum:IRQn
PMC_IrqHandler	../libchip/source/exceptions.c	/^WEAK void PMC_IrqHandler( void )$/;"	f
PMC_IsPeriphEnabled	../libchip/source/pmc.c	/^extern uint32_t PMC_IsPeriphEnabled( uint32_t dwId )$/;"	f
PMC_MCKR	../libchip/include/SAM3S.h	/^  RwReg PMC_MCKR;      \/**< \\brief (Pmc Offset: 0x0030) Master Clock Register *\/$/;"	m	struct:__anon18
PMC_MCKR_CSS_MAIN_CLK	../libchip/include/SAM3S.h	3589;"	d
PMC_MCKR_CSS_Msk	../libchip/include/SAM3S.h	3587;"	d
PMC_MCKR_CSS_PLLA_CLK	../libchip/include/SAM3S.h	3590;"	d
PMC_MCKR_CSS_PLLB_CLK	../libchip/include/SAM3S.h	3591;"	d
PMC_MCKR_CSS_Pos	../libchip/include/SAM3S.h	3586;"	d
PMC_MCKR_CSS_SLOW_CLK	../libchip/include/SAM3S.h	3588;"	d
PMC_MCKR_PLLADIV2	../libchip/include/SAM3S.h	3602;"	d
PMC_MCKR_PLLBDIV2	../libchip/include/SAM3S.h	3603;"	d
PMC_MCKR_PRES_CLK	../libchip/include/SAM3S.h	3594;"	d
PMC_MCKR_PRES_CLK_16	../libchip/include/SAM3S.h	3598;"	d
PMC_MCKR_PRES_CLK_2	../libchip/include/SAM3S.h	3595;"	d
PMC_MCKR_PRES_CLK_3	../libchip/include/SAM3S.h	3601;"	d
PMC_MCKR_PRES_CLK_32	../libchip/include/SAM3S.h	3599;"	d
PMC_MCKR_PRES_CLK_4	../libchip/include/SAM3S.h	3596;"	d
PMC_MCKR_PRES_CLK_64	../libchip/include/SAM3S.h	3600;"	d
PMC_MCKR_PRES_CLK_8	../libchip/include/SAM3S.h	3597;"	d
PMC_MCKR_PRES_Msk	../libchip/include/SAM3S.h	3593;"	d
PMC_MCKR_PRES_Pos	../libchip/include/SAM3S.h	3592;"	d
PMC_OCR	../libchip/include/SAM3S.h	/^  RwReg PMC_OCR;       \/**< \\brief (Pmc Offset: 0x0110) Oscillator Calibration Register *\/$/;"	m	struct:__anon18
PMC_OCR_CAL12	../libchip/include/SAM3S.h	3832;"	d
PMC_OCR_CAL12_Msk	../libchip/include/SAM3S.h	3831;"	d
PMC_OCR_CAL12_Pos	../libchip/include/SAM3S.h	3830;"	d
PMC_OCR_CAL4	../libchip/include/SAM3S.h	3824;"	d
PMC_OCR_CAL4_Msk	../libchip/include/SAM3S.h	3823;"	d
PMC_OCR_CAL4_Pos	../libchip/include/SAM3S.h	3822;"	d
PMC_OCR_CAL8	../libchip/include/SAM3S.h	3828;"	d
PMC_OCR_CAL8_Msk	../libchip/include/SAM3S.h	3827;"	d
PMC_OCR_CAL8_Pos	../libchip/include/SAM3S.h	3826;"	d
PMC_OCR_SEL12	../libchip/include/SAM3S.h	3833;"	d
PMC_OCR_SEL4	../libchip/include/SAM3S.h	3825;"	d
PMC_OCR_SEL8	../libchip/include/SAM3S.h	3829;"	d
PMC_PCDR0	../libchip/include/SAM3S.h	/^  WoReg PMC_PCDR0;     \/**< \\brief (Pmc Offset: 0x0014) Peripheral Clock Disable Register 0 *\/$/;"	m	struct:__anon18
PMC_PCDR0_PID10	../libchip/include/SAM3S.h	3489;"	d
PMC_PCDR0_PID11	../libchip/include/SAM3S.h	3490;"	d
PMC_PCDR0_PID12	../libchip/include/SAM3S.h	3491;"	d
PMC_PCDR0_PID13	../libchip/include/SAM3S.h	3492;"	d
PMC_PCDR0_PID14	../libchip/include/SAM3S.h	3493;"	d
PMC_PCDR0_PID15	../libchip/include/SAM3S.h	3494;"	d
PMC_PCDR0_PID16	../libchip/include/SAM3S.h	3495;"	d
PMC_PCDR0_PID17	../libchip/include/SAM3S.h	3496;"	d
PMC_PCDR0_PID18	../libchip/include/SAM3S.h	3497;"	d
PMC_PCDR0_PID19	../libchip/include/SAM3S.h	3498;"	d
PMC_PCDR0_PID2	../libchip/include/SAM3S.h	3481;"	d
PMC_PCDR0_PID20	../libchip/include/SAM3S.h	3499;"	d
PMC_PCDR0_PID21	../libchip/include/SAM3S.h	3500;"	d
PMC_PCDR0_PID22	../libchip/include/SAM3S.h	3501;"	d
PMC_PCDR0_PID23	../libchip/include/SAM3S.h	3502;"	d
PMC_PCDR0_PID24	../libchip/include/SAM3S.h	3503;"	d
PMC_PCDR0_PID25	../libchip/include/SAM3S.h	3504;"	d
PMC_PCDR0_PID26	../libchip/include/SAM3S.h	3505;"	d
PMC_PCDR0_PID27	../libchip/include/SAM3S.h	3506;"	d
PMC_PCDR0_PID28	../libchip/include/SAM3S.h	3507;"	d
PMC_PCDR0_PID29	../libchip/include/SAM3S.h	3508;"	d
PMC_PCDR0_PID3	../libchip/include/SAM3S.h	3482;"	d
PMC_PCDR0_PID30	../libchip/include/SAM3S.h	3509;"	d
PMC_PCDR0_PID31	../libchip/include/SAM3S.h	3510;"	d
PMC_PCDR0_PID4	../libchip/include/SAM3S.h	3483;"	d
PMC_PCDR0_PID5	../libchip/include/SAM3S.h	3484;"	d
PMC_PCDR0_PID6	../libchip/include/SAM3S.h	3485;"	d
PMC_PCDR0_PID7	../libchip/include/SAM3S.h	3486;"	d
PMC_PCDR0_PID8	../libchip/include/SAM3S.h	3487;"	d
PMC_PCDR0_PID9	../libchip/include/SAM3S.h	3488;"	d
PMC_PCDR1	../libchip/include/SAM3S.h	/^  WoReg PMC_PCDR1;     \/**< \\brief (Pmc Offset: 0x0104) Peripheral Clock Disable Register 1 *\/$/;"	m	struct:__anon18
PMC_PCDR1_PID32	../libchip/include/SAM3S.h	3756;"	d
PMC_PCDR1_PID33	../libchip/include/SAM3S.h	3757;"	d
PMC_PCDR1_PID34	../libchip/include/SAM3S.h	3758;"	d
PMC_PCDR1_PID35	../libchip/include/SAM3S.h	3759;"	d
PMC_PCDR1_PID36	../libchip/include/SAM3S.h	3760;"	d
PMC_PCDR1_PID37	../libchip/include/SAM3S.h	3761;"	d
PMC_PCDR1_PID38	../libchip/include/SAM3S.h	3762;"	d
PMC_PCDR1_PID39	../libchip/include/SAM3S.h	3763;"	d
PMC_PCDR1_PID40	../libchip/include/SAM3S.h	3764;"	d
PMC_PCDR1_PID41	../libchip/include/SAM3S.h	3765;"	d
PMC_PCDR1_PID42	../libchip/include/SAM3S.h	3766;"	d
PMC_PCDR1_PID43	../libchip/include/SAM3S.h	3767;"	d
PMC_PCDR1_PID44	../libchip/include/SAM3S.h	3768;"	d
PMC_PCDR1_PID45	../libchip/include/SAM3S.h	3769;"	d
PMC_PCDR1_PID46	../libchip/include/SAM3S.h	3770;"	d
PMC_PCDR1_PID47	../libchip/include/SAM3S.h	3771;"	d
PMC_PCDR1_PID48	../libchip/include/SAM3S.h	3772;"	d
PMC_PCDR1_PID49	../libchip/include/SAM3S.h	3773;"	d
PMC_PCDR1_PID50	../libchip/include/SAM3S.h	3774;"	d
PMC_PCDR1_PID51	../libchip/include/SAM3S.h	3775;"	d
PMC_PCDR1_PID52	../libchip/include/SAM3S.h	3776;"	d
PMC_PCDR1_PID53	../libchip/include/SAM3S.h	3777;"	d
PMC_PCDR1_PID54	../libchip/include/SAM3S.h	3778;"	d
PMC_PCDR1_PID55	../libchip/include/SAM3S.h	3779;"	d
PMC_PCDR1_PID56	../libchip/include/SAM3S.h	3780;"	d
PMC_PCDR1_PID57	../libchip/include/SAM3S.h	3781;"	d
PMC_PCDR1_PID58	../libchip/include/SAM3S.h	3782;"	d
PMC_PCDR1_PID59	../libchip/include/SAM3S.h	3783;"	d
PMC_PCDR1_PID60	../libchip/include/SAM3S.h	3784;"	d
PMC_PCDR1_PID61	../libchip/include/SAM3S.h	3785;"	d
PMC_PCDR1_PID62	../libchip/include/SAM3S.h	3786;"	d
PMC_PCDR1_PID63	../libchip/include/SAM3S.h	3787;"	d
PMC_PCER0	../libchip/include/SAM3S.h	/^  WoReg PMC_PCER0;     \/**< \\brief (Pmc Offset: 0x0010) Peripheral Clock Enable Register 0 *\/$/;"	m	struct:__anon18
PMC_PCER0_PID10	../libchip/include/SAM3S.h	3458;"	d
PMC_PCER0_PID11	../libchip/include/SAM3S.h	3459;"	d
PMC_PCER0_PID12	../libchip/include/SAM3S.h	3460;"	d
PMC_PCER0_PID13	../libchip/include/SAM3S.h	3461;"	d
PMC_PCER0_PID14	../libchip/include/SAM3S.h	3462;"	d
PMC_PCER0_PID15	../libchip/include/SAM3S.h	3463;"	d
PMC_PCER0_PID16	../libchip/include/SAM3S.h	3464;"	d
PMC_PCER0_PID17	../libchip/include/SAM3S.h	3465;"	d
PMC_PCER0_PID18	../libchip/include/SAM3S.h	3466;"	d
PMC_PCER0_PID19	../libchip/include/SAM3S.h	3467;"	d
PMC_PCER0_PID2	../libchip/include/SAM3S.h	3450;"	d
PMC_PCER0_PID20	../libchip/include/SAM3S.h	3468;"	d
PMC_PCER0_PID21	../libchip/include/SAM3S.h	3469;"	d
PMC_PCER0_PID22	../libchip/include/SAM3S.h	3470;"	d
PMC_PCER0_PID23	../libchip/include/SAM3S.h	3471;"	d
PMC_PCER0_PID24	../libchip/include/SAM3S.h	3472;"	d
PMC_PCER0_PID25	../libchip/include/SAM3S.h	3473;"	d
PMC_PCER0_PID26	../libchip/include/SAM3S.h	3474;"	d
PMC_PCER0_PID27	../libchip/include/SAM3S.h	3475;"	d
PMC_PCER0_PID28	../libchip/include/SAM3S.h	3476;"	d
PMC_PCER0_PID29	../libchip/include/SAM3S.h	3477;"	d
PMC_PCER0_PID3	../libchip/include/SAM3S.h	3451;"	d
PMC_PCER0_PID30	../libchip/include/SAM3S.h	3478;"	d
PMC_PCER0_PID31	../libchip/include/SAM3S.h	3479;"	d
PMC_PCER0_PID4	../libchip/include/SAM3S.h	3452;"	d
PMC_PCER0_PID5	../libchip/include/SAM3S.h	3453;"	d
PMC_PCER0_PID6	../libchip/include/SAM3S.h	3454;"	d
PMC_PCER0_PID7	../libchip/include/SAM3S.h	3455;"	d
PMC_PCER0_PID8	../libchip/include/SAM3S.h	3456;"	d
PMC_PCER0_PID9	../libchip/include/SAM3S.h	3457;"	d
PMC_PCER1	../libchip/include/SAM3S.h	/^  WoReg PMC_PCER1;     \/**< \\brief (Pmc Offset: 0x0100) Peripheral Clock Enable Register 1 *\/$/;"	m	struct:__anon18
PMC_PCER1_PID32	../libchip/include/SAM3S.h	3723;"	d
PMC_PCER1_PID33	../libchip/include/SAM3S.h	3724;"	d
PMC_PCER1_PID34	../libchip/include/SAM3S.h	3725;"	d
PMC_PCER1_PID35	../libchip/include/SAM3S.h	3726;"	d
PMC_PCER1_PID36	../libchip/include/SAM3S.h	3727;"	d
PMC_PCER1_PID37	../libchip/include/SAM3S.h	3728;"	d
PMC_PCER1_PID38	../libchip/include/SAM3S.h	3729;"	d
PMC_PCER1_PID39	../libchip/include/SAM3S.h	3730;"	d
PMC_PCER1_PID40	../libchip/include/SAM3S.h	3731;"	d
PMC_PCER1_PID41	../libchip/include/SAM3S.h	3732;"	d
PMC_PCER1_PID42	../libchip/include/SAM3S.h	3733;"	d
PMC_PCER1_PID43	../libchip/include/SAM3S.h	3734;"	d
PMC_PCER1_PID44	../libchip/include/SAM3S.h	3735;"	d
PMC_PCER1_PID45	../libchip/include/SAM3S.h	3736;"	d
PMC_PCER1_PID46	../libchip/include/SAM3S.h	3737;"	d
PMC_PCER1_PID47	../libchip/include/SAM3S.h	3738;"	d
PMC_PCER1_PID48	../libchip/include/SAM3S.h	3739;"	d
PMC_PCER1_PID49	../libchip/include/SAM3S.h	3740;"	d
PMC_PCER1_PID50	../libchip/include/SAM3S.h	3741;"	d
PMC_PCER1_PID51	../libchip/include/SAM3S.h	3742;"	d
PMC_PCER1_PID52	../libchip/include/SAM3S.h	3743;"	d
PMC_PCER1_PID53	../libchip/include/SAM3S.h	3744;"	d
PMC_PCER1_PID54	../libchip/include/SAM3S.h	3745;"	d
PMC_PCER1_PID55	../libchip/include/SAM3S.h	3746;"	d
PMC_PCER1_PID56	../libchip/include/SAM3S.h	3747;"	d
PMC_PCER1_PID57	../libchip/include/SAM3S.h	3748;"	d
PMC_PCER1_PID58	../libchip/include/SAM3S.h	3749;"	d
PMC_PCER1_PID59	../libchip/include/SAM3S.h	3750;"	d
PMC_PCER1_PID60	../libchip/include/SAM3S.h	3751;"	d
PMC_PCER1_PID61	../libchip/include/SAM3S.h	3752;"	d
PMC_PCER1_PID62	../libchip/include/SAM3S.h	3753;"	d
PMC_PCER1_PID63	../libchip/include/SAM3S.h	3754;"	d
PMC_PCK	../libchip/include/SAM3S.h	/^  RwReg PMC_PCK[3];    \/**< \\brief (Pmc Offset: 0x0040) Programmable Clock 0 Register *\/$/;"	m	struct:__anon18
PMC_PCK_CSS_MAIN_CLK	../libchip/include/SAM3S.h	3613;"	d
PMC_PCK_CSS_MCK	../libchip/include/SAM3S.h	3616;"	d
PMC_PCK_CSS_Msk	../libchip/include/SAM3S.h	3611;"	d
PMC_PCK_CSS_PLLA_CLK	../libchip/include/SAM3S.h	3614;"	d
PMC_PCK_CSS_PLLB_CLK	../libchip/include/SAM3S.h	3615;"	d
PMC_PCK_CSS_Pos	../libchip/include/SAM3S.h	3610;"	d
PMC_PCK_CSS_SLOW_CLK	../libchip/include/SAM3S.h	3612;"	d
PMC_PCK_PRES_CLK	../libchip/include/SAM3S.h	3619;"	d
PMC_PCK_PRES_CLK_16	../libchip/include/SAM3S.h	3623;"	d
PMC_PCK_PRES_CLK_2	../libchip/include/SAM3S.h	3620;"	d
PMC_PCK_PRES_CLK_32	../libchip/include/SAM3S.h	3624;"	d
PMC_PCK_PRES_CLK_4	../libchip/include/SAM3S.h	3621;"	d
PMC_PCK_PRES_CLK_64	../libchip/include/SAM3S.h	3625;"	d
PMC_PCK_PRES_CLK_8	../libchip/include/SAM3S.h	3622;"	d
PMC_PCK_PRES_Msk	../libchip/include/SAM3S.h	3618;"	d
PMC_PCK_PRES_Pos	../libchip/include/SAM3S.h	3617;"	d
PMC_PCSR0	../libchip/include/SAM3S.h	/^  RoReg PMC_PCSR0;     \/**< \\brief (Pmc Offset: 0x0018) Peripheral Clock Status Register 0 *\/$/;"	m	struct:__anon18
PMC_PCSR0_PID10	../libchip/include/SAM3S.h	3520;"	d
PMC_PCSR0_PID11	../libchip/include/SAM3S.h	3521;"	d
PMC_PCSR0_PID12	../libchip/include/SAM3S.h	3522;"	d
PMC_PCSR0_PID13	../libchip/include/SAM3S.h	3523;"	d
PMC_PCSR0_PID14	../libchip/include/SAM3S.h	3524;"	d
PMC_PCSR0_PID15	../libchip/include/SAM3S.h	3525;"	d
PMC_PCSR0_PID16	../libchip/include/SAM3S.h	3526;"	d
PMC_PCSR0_PID17	../libchip/include/SAM3S.h	3527;"	d
PMC_PCSR0_PID18	../libchip/include/SAM3S.h	3528;"	d
PMC_PCSR0_PID19	../libchip/include/SAM3S.h	3529;"	d
PMC_PCSR0_PID2	../libchip/include/SAM3S.h	3512;"	d
PMC_PCSR0_PID20	../libchip/include/SAM3S.h	3530;"	d
PMC_PCSR0_PID21	../libchip/include/SAM3S.h	3531;"	d
PMC_PCSR0_PID22	../libchip/include/SAM3S.h	3532;"	d
PMC_PCSR0_PID23	../libchip/include/SAM3S.h	3533;"	d
PMC_PCSR0_PID24	../libchip/include/SAM3S.h	3534;"	d
PMC_PCSR0_PID25	../libchip/include/SAM3S.h	3535;"	d
PMC_PCSR0_PID26	../libchip/include/SAM3S.h	3536;"	d
PMC_PCSR0_PID27	../libchip/include/SAM3S.h	3537;"	d
PMC_PCSR0_PID28	../libchip/include/SAM3S.h	3538;"	d
PMC_PCSR0_PID29	../libchip/include/SAM3S.h	3539;"	d
PMC_PCSR0_PID3	../libchip/include/SAM3S.h	3513;"	d
PMC_PCSR0_PID30	../libchip/include/SAM3S.h	3540;"	d
PMC_PCSR0_PID31	../libchip/include/SAM3S.h	3541;"	d
PMC_PCSR0_PID4	../libchip/include/SAM3S.h	3514;"	d
PMC_PCSR0_PID5	../libchip/include/SAM3S.h	3515;"	d
PMC_PCSR0_PID6	../libchip/include/SAM3S.h	3516;"	d
PMC_PCSR0_PID7	../libchip/include/SAM3S.h	3517;"	d
PMC_PCSR0_PID8	../libchip/include/SAM3S.h	3518;"	d
PMC_PCSR0_PID9	../libchip/include/SAM3S.h	3519;"	d
PMC_PCSR1	../libchip/include/SAM3S.h	/^  RoReg PMC_PCSR1;     \/**< \\brief (Pmc Offset: 0x0108) Peripheral Clock Status Register 1 *\/$/;"	m	struct:__anon18
PMC_PCSR1_PID32	../libchip/include/SAM3S.h	3789;"	d
PMC_PCSR1_PID33	../libchip/include/SAM3S.h	3790;"	d
PMC_PCSR1_PID34	../libchip/include/SAM3S.h	3791;"	d
PMC_PCSR1_PID35	../libchip/include/SAM3S.h	3792;"	d
PMC_PCSR1_PID36	../libchip/include/SAM3S.h	3793;"	d
PMC_PCSR1_PID37	../libchip/include/SAM3S.h	3794;"	d
PMC_PCSR1_PID38	../libchip/include/SAM3S.h	3795;"	d
PMC_PCSR1_PID39	../libchip/include/SAM3S.h	3796;"	d
PMC_PCSR1_PID40	../libchip/include/SAM3S.h	3797;"	d
PMC_PCSR1_PID41	../libchip/include/SAM3S.h	3798;"	d
PMC_PCSR1_PID42	../libchip/include/SAM3S.h	3799;"	d
PMC_PCSR1_PID43	../libchip/include/SAM3S.h	3800;"	d
PMC_PCSR1_PID44	../libchip/include/SAM3S.h	3801;"	d
PMC_PCSR1_PID45	../libchip/include/SAM3S.h	3802;"	d
PMC_PCSR1_PID46	../libchip/include/SAM3S.h	3803;"	d
PMC_PCSR1_PID47	../libchip/include/SAM3S.h	3804;"	d
PMC_PCSR1_PID48	../libchip/include/SAM3S.h	3805;"	d
PMC_PCSR1_PID49	../libchip/include/SAM3S.h	3806;"	d
PMC_PCSR1_PID50	../libchip/include/SAM3S.h	3807;"	d
PMC_PCSR1_PID51	../libchip/include/SAM3S.h	3808;"	d
PMC_PCSR1_PID52	../libchip/include/SAM3S.h	3809;"	d
PMC_PCSR1_PID53	../libchip/include/SAM3S.h	3810;"	d
PMC_PCSR1_PID54	../libchip/include/SAM3S.h	3811;"	d
PMC_PCSR1_PID55	../libchip/include/SAM3S.h	3812;"	d
PMC_PCSR1_PID56	../libchip/include/SAM3S.h	3813;"	d
PMC_PCSR1_PID57	../libchip/include/SAM3S.h	3814;"	d
PMC_PCSR1_PID58	../libchip/include/SAM3S.h	3815;"	d
PMC_PCSR1_PID59	../libchip/include/SAM3S.h	3816;"	d
PMC_PCSR1_PID60	../libchip/include/SAM3S.h	3817;"	d
PMC_PCSR1_PID61	../libchip/include/SAM3S.h	3818;"	d
PMC_PCSR1_PID62	../libchip/include/SAM3S.h	3819;"	d
PMC_PCSR1_PID63	../libchip/include/SAM3S.h	3820;"	d
PMC_SCDR	../libchip/include/SAM3S.h	/^  WoReg PMC_SCDR;      \/**< \\brief (Pmc Offset: 0x0004) System Clock Disable Register *\/$/;"	m	struct:__anon18
PMC_SCDR_PCK0	../libchip/include/SAM3S.h	3441;"	d
PMC_SCDR_PCK1	../libchip/include/SAM3S.h	3442;"	d
PMC_SCDR_PCK2	../libchip/include/SAM3S.h	3443;"	d
PMC_SCDR_UDP	../libchip/include/SAM3S.h	3440;"	d
PMC_SCER	../libchip/include/SAM3S.h	/^  WoReg PMC_SCER;      \/**< \\brief (Pmc Offset: 0x0000) System Clock Enable Register *\/$/;"	m	struct:__anon18
PMC_SCER_PCK0	../libchip/include/SAM3S.h	3436;"	d
PMC_SCER_PCK1	../libchip/include/SAM3S.h	3437;"	d
PMC_SCER_PCK2	../libchip/include/SAM3S.h	3438;"	d
PMC_SCER_UDP	../libchip/include/SAM3S.h	3435;"	d
PMC_SCSR	../libchip/include/SAM3S.h	/^  RoReg PMC_SCSR;      \/**< \\brief (Pmc Offset: 0x0008) System Clock Status Register *\/$/;"	m	struct:__anon18
PMC_SCSR_PCK0	../libchip/include/SAM3S.h	3446;"	d
PMC_SCSR_PCK1	../libchip/include/SAM3S.h	3447;"	d
PMC_SCSR_PCK2	../libchip/include/SAM3S.h	3448;"	d
PMC_SCSR_UDP	../libchip/include/SAM3S.h	3445;"	d
PMC_SR	../libchip/include/SAM3S.h	/^  RoReg PMC_SR;        \/**< \\brief (Pmc Offset: 0x0068) Status Register *\/$/;"	m	struct:__anon18
PMC_SR_CFDEV	../libchip/include/SAM3S.h	3659;"	d
PMC_SR_CFDS	../libchip/include/SAM3S.h	3660;"	d
PMC_SR_FOS	../libchip/include/SAM3S.h	3661;"	d
PMC_SR_LOCKA	../libchip/include/SAM3S.h	3650;"	d
PMC_SR_LOCKB	../libchip/include/SAM3S.h	3651;"	d
PMC_SR_MCKRDY	../libchip/include/SAM3S.h	3652;"	d
PMC_SR_MOSCRCS	../libchip/include/SAM3S.h	3658;"	d
PMC_SR_MOSCSELS	../libchip/include/SAM3S.h	3657;"	d
PMC_SR_MOSCXTS	../libchip/include/SAM3S.h	3649;"	d
PMC_SR_OSCSELS	../libchip/include/SAM3S.h	3653;"	d
PMC_SR_PCKRDY0	../libchip/include/SAM3S.h	3654;"	d
PMC_SR_PCKRDY1	../libchip/include/SAM3S.h	3655;"	d
PMC_SR_PCKRDY2	../libchip/include/SAM3S.h	3656;"	d
PMC_USB	../libchip/include/SAM3S.h	/^  RwReg PMC_USB;       \/**< \\brief (Pmc Offset: 0x0038) USB Clock Register *\/$/;"	m	struct:__anon18
PMC_USB_USBDIV	../libchip/include/SAM3S.h	3608;"	d
PMC_USB_USBDIV_Msk	../libchip/include/SAM3S.h	3607;"	d
PMC_USB_USBDIV_Pos	../libchip/include/SAM3S.h	3606;"	d
PMC_USB_USBS	../libchip/include/SAM3S.h	3605;"	d
PMC_WPMR	../libchip/include/SAM3S.h	/^  RwReg PMC_WPMR;      \/**< \\brief (Pmc Offset: 0x00E4) Write Protect Mode Register *\/$/;"	m	struct:__anon18
PMC_WPMR_WPEN	../libchip/include/SAM3S.h	3714;"	d
PMC_WPMR_WPKEY	../libchip/include/SAM3S.h	3717;"	d
PMC_WPMR_WPKEY_Msk	../libchip/include/SAM3S.h	3716;"	d
PMC_WPMR_WPKEY_Pos	../libchip/include/SAM3S.h	3715;"	d
PMC_WPSR	../libchip/include/SAM3S.h	/^  RoReg PMC_WPSR;      \/**< \\brief (Pmc Offset: 0x00E8) Write Protect Status Register *\/$/;"	m	struct:__anon18
PMC_WPSR_WPVS	../libchip/include/SAM3S.h	3719;"	d
PMC_WPSR_WPVSRC_Msk	../libchip/include/SAM3S.h	3721;"	d
PMC_WPSR_WPVSRC_Pos	../libchip/include/SAM3S.h	3720;"	d
PORT	../libchip/cmsis/core_cm3.h	/^  }  PORT [32];                               \/*!< Offset: 0x00  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon42	typeref:union:__anon42::__anon43
PREFIX	../libchip/Makefile	/^PREFIX=$(OBJ)\/debug-$/;"	m
PREFIX	../libchip/Makefile	/^PREFIX=$(OBJ)\/release-$/;"	m
PREFIX	../libusb/Makefile	/^PREFIX=$(OBJ)\/debug-$/;"	m
PREFIX	../libusb/Makefile	/^PREFIX=$(OBJ)\/release-$/;"	m
PWM	../libchip/include/SAM3S.h	7416;"	d
PWMC_ConfigureChannel	../libchip/source/pwmc.c	/^void PWMC_ConfigureChannel($/;"	f
PWMC_ConfigureChannelExt	../libchip/source/pwmc.c	/^void PWMC_ConfigureChannelExt($/;"	f
PWMC_ConfigureClocks	../libchip/source/pwmc.c	/^void PWMC_ConfigureClocks(uint32_t clka, uint32_t clkb, uint32_t mck)$/;"	f
PWMC_ConfigureComparisonUnit	../libchip/source/pwmc.c	/^void PWMC_ConfigureComparisonUnit( Pwm* pPwm, uint32_t x, uint32_t value, uint32_t mode)$/;"	f
PWMC_ConfigureEventLineMode	../libchip/source/pwmc.c	/^void PWMC_ConfigureEventLineMode( Pwm* pPwm, uint32_t x, uint32_t mode)$/;"	f
PWMC_ConfigureSyncChannel	../libchip/source/pwmc.c	/^void PWMC_ConfigureSyncChannel( Pwm* pPwm,$/;"	f
PWMC_DisableChannel	../libchip/source/pwmc.c	/^void PWMC_DisableChannel( Pwm* pPwm, uint8_t channel)$/;"	f
PWMC_DisableChannelIt	../libchip/source/pwmc.c	/^void PWMC_DisableChannelIt( Pwm* pPwm, uint8_t channel)$/;"	f
PWMC_DisableIt	../libchip/source/pwmc.c	/^void PWMC_DisableIt( Pwm* pPwm, uint32_t sources1, uint32_t sources2)$/;"	f
PWMC_DisableOverrideOutput	../libchip/source/pwmc.c	/^void PWMC_DisableOverrideOutput( Pwm* pPwm, uint32_t value, uint32_t sync)$/;"	f
PWMC_EnableChannel	../libchip/source/pwmc.c	/^void PWMC_EnableChannel( Pwm* pPwm, uint8_t channel)$/;"	f
PWMC_EnableChannelIt	../libchip/source/pwmc.c	/^void PWMC_EnableChannelIt( Pwm* pPwm, uint8_t channel)$/;"	f
PWMC_EnableFaultProtection	../libchip/source/pwmc.c	/^void PWMC_EnableFaultProtection( Pwm* pPwm, uint32_t value)$/;"	f
PWMC_EnableIt	../libchip/source/pwmc.c	/^void PWMC_EnableIt( Pwm* pPwm, uint32_t sources1, uint32_t sources2)$/;"	f
PWMC_EnableOverrideOutput	../libchip/source/pwmc.c	/^void PWMC_EnableOverrideOutput( Pwm* pPwm, uint32_t value, uint32_t sync)$/;"	f
PWMC_FaultClear	../libchip/source/pwmc.c	/^void PWMC_FaultClear( Pwm* pPwm, uint32_t fault)$/;"	f
PWMC_SetDeadTime	../libchip/source/pwmc.c	/^void PWMC_SetDeadTime( Pwm* pPwm, uint8_t channel, uint16_t timeH, uint16_t timeL)$/;"	f
PWMC_SetDutyCycle	../libchip/source/pwmc.c	/^void PWMC_SetDutyCycle( Pwm* pPwm, uint8_t channel, uint16_t duty)$/;"	f
PWMC_SetFaultMode	../libchip/source/pwmc.c	/^void PWMC_SetFaultMode( Pwm* pPwm, uint32_t mode)$/;"	f
PWMC_SetFaultProtectionValue	../libchip/source/pwmc.c	/^void PWMC_SetFaultProtectionValue( Pwm* pPwm, uint32_t value)$/;"	f
PWMC_SetOverrideValue	../libchip/source/pwmc.c	/^void PWMC_SetOverrideValue( Pwm* pPwm, uint32_t value)$/;"	f
PWMC_SetPeriod	../libchip/source/pwmc.c	/^void PWMC_SetPeriod( Pwm* pPwm, uint8_t channel, uint16_t period)$/;"	f
PWMC_SetSyncChannelUpdatePeriod	../libchip/source/pwmc.c	/^void PWMC_SetSyncChannelUpdatePeriod( Pwm* pPwm, uint8_t period)$/;"	f
PWMC_SetSyncChannelUpdateUnlock	../libchip/source/pwmc.c	/^void PWMC_SetSyncChannelUpdateUnlock( Pwm* pPwm )$/;"	f
PWMC_WriteBuffer	../libchip/source/pwmc.c	/^uint8_t PWMC_WriteBuffer(Pwm *pwmc,$/;"	f
PWM_CCNT	../libchip/include/SAM3S.h	/^  RwReg      PWM_CCNT;      \/**< \\brief (PwmCh_num Offset: 0x14) PWM Channel Counter Register *\/$/;"	m	struct:__anon19
PWM_CCNT_CNT_Msk	../libchip/include/SAM3S.h	4356;"	d
PWM_CCNT_CNT_Pos	../libchip/include/SAM3S.h	4355;"	d
PWM_CDTY	../libchip/include/SAM3S.h	/^  RwReg      PWM_CDTY;      \/**< \\brief (PwmCh_num Offset: 0x4) PWM Channel Duty Cycle Register *\/$/;"	m	struct:__anon19
PWM_CDTYUPD	../libchip/include/SAM3S.h	/^  RwReg      PWM_CDTYUPD;   \/**< \\brief (PwmCh_num Offset: 0x8) PWM Channel Duty Cycle Update Register *\/$/;"	m	struct:__anon19
PWM_CDTYUPD_CDTYUPD	../libchip/include/SAM3S.h	4345;"	d
PWM_CDTYUPD_CDTYUPD_Msk	../libchip/include/SAM3S.h	4344;"	d
PWM_CDTYUPD_CDTYUPD_Pos	../libchip/include/SAM3S.h	4343;"	d
PWM_CDTY_CDTY	../libchip/include/SAM3S.h	4341;"	d
PWM_CDTY_CDTY_Msk	../libchip/include/SAM3S.h	4340;"	d
PWM_CDTY_CDTY_Pos	../libchip/include/SAM3S.h	4339;"	d
PWM_CH_NUM	../libchip/include/SAM3S.h	/^  PwmCh_num  PWM_CH_NUM[4]; \/**< \\brief (Pwm Offset: 0x200) ch_num = 0 .. 3 *\/$/;"	m	struct:__anon21
PWM_CLK	../libchip/include/SAM3S.h	/^  RwReg      PWM_CLK;       \/**< \\brief (Pwm Offset: 0x00) PWM Clock Register *\/$/;"	m	struct:__anon21
PWM_CLK_DIVA	../libchip/include/SAM3S.h	3919;"	d
PWM_CLK_DIVA_Msk	../libchip/include/SAM3S.h	3918;"	d
PWM_CLK_DIVA_Pos	../libchip/include/SAM3S.h	3917;"	d
PWM_CLK_DIVB	../libchip/include/SAM3S.h	3925;"	d
PWM_CLK_DIVB_Msk	../libchip/include/SAM3S.h	3924;"	d
PWM_CLK_DIVB_Pos	../libchip/include/SAM3S.h	3923;"	d
PWM_CLK_PREA	../libchip/include/SAM3S.h	3922;"	d
PWM_CLK_PREA_Msk	../libchip/include/SAM3S.h	3921;"	d
PWM_CLK_PREA_Pos	../libchip/include/SAM3S.h	3920;"	d
PWM_CLK_PREB	../libchip/include/SAM3S.h	3928;"	d
PWM_CLK_PREB_Msk	../libchip/include/SAM3S.h	3927;"	d
PWM_CLK_PREB_Pos	../libchip/include/SAM3S.h	3926;"	d
PWM_CMP	../libchip/include/SAM3S.h	/^  PwmCmp     PWM_CMP[8];    \/**< \\brief (Pwm Offset: 0x130) cmp = 0 .. 7 *\/$/;"	m	struct:__anon21
PWM_CMPxM	../libchip/include/SAM3S.h	/^  RwReg      PWM_CMPxM;     \/**< \\brief (PwmCmp Offset: 0x8) PWM Comparison 0 Mode Register *\/$/;"	m	struct:__anon20
PWM_CMPxMUPD	../libchip/include/SAM3S.h	/^  RwReg      PWM_CMPxMUPD;  \/**< \\brief (PwmCmp Offset: 0xC) PWM Comparison 0 Mode Update Register *\/$/;"	m	struct:__anon20
PWM_CMPxMUPD_CENUPD	../libchip/include/SAM3S.h	4306;"	d
PWM_CMPxMUPD_CPRUPD	../libchip/include/SAM3S.h	4312;"	d
PWM_CMPxMUPD_CPRUPD_Msk	../libchip/include/SAM3S.h	4311;"	d
PWM_CMPxMUPD_CPRUPD_Pos	../libchip/include/SAM3S.h	4310;"	d
PWM_CMPxMUPD_CTRUPD	../libchip/include/SAM3S.h	4309;"	d
PWM_CMPxMUPD_CTRUPD_Msk	../libchip/include/SAM3S.h	4308;"	d
PWM_CMPxMUPD_CTRUPD_Pos	../libchip/include/SAM3S.h	4307;"	d
PWM_CMPxMUPD_CUPRUPD	../libchip/include/SAM3S.h	4315;"	d
PWM_CMPxMUPD_CUPRUPD_Msk	../libchip/include/SAM3S.h	4314;"	d
PWM_CMPxMUPD_CUPRUPD_Pos	../libchip/include/SAM3S.h	4313;"	d
PWM_CMPxM_CEN	../libchip/include/SAM3S.h	4289;"	d
PWM_CMPxM_CPR	../libchip/include/SAM3S.h	4295;"	d
PWM_CMPxM_CPRCNT	../libchip/include/SAM3S.h	4298;"	d
PWM_CMPxM_CPRCNT_Msk	../libchip/include/SAM3S.h	4297;"	d
PWM_CMPxM_CPRCNT_Pos	../libchip/include/SAM3S.h	4296;"	d
PWM_CMPxM_CPR_Msk	../libchip/include/SAM3S.h	4294;"	d
PWM_CMPxM_CPR_Pos	../libchip/include/SAM3S.h	4293;"	d
PWM_CMPxM_CTR	../libchip/include/SAM3S.h	4292;"	d
PWM_CMPxM_CTR_Msk	../libchip/include/SAM3S.h	4291;"	d
PWM_CMPxM_CTR_Pos	../libchip/include/SAM3S.h	4290;"	d
PWM_CMPxM_CUPR	../libchip/include/SAM3S.h	4301;"	d
PWM_CMPxM_CUPRCNT	../libchip/include/SAM3S.h	4304;"	d
PWM_CMPxM_CUPRCNT_Msk	../libchip/include/SAM3S.h	4303;"	d
PWM_CMPxM_CUPRCNT_Pos	../libchip/include/SAM3S.h	4302;"	d
PWM_CMPxM_CUPR_Msk	../libchip/include/SAM3S.h	4300;"	d
PWM_CMPxM_CUPR_Pos	../libchip/include/SAM3S.h	4299;"	d
PWM_CMPxV	../libchip/include/SAM3S.h	/^  RwReg      PWM_CMPxV;     \/**< \\brief (PwmCmp Offset: 0x0) PWM Comparison 0 Value Register *\/$/;"	m	struct:__anon20
PWM_CMPxVUPD	../libchip/include/SAM3S.h	/^  RwReg      PWM_CMPxVUPD;  \/**< \\brief (PwmCmp Offset: 0x4) PWM Comparison 0 Value Update Register *\/$/;"	m	struct:__anon20
PWM_CMPxVUPD_CVMUPD	../libchip/include/SAM3S.h	4287;"	d
PWM_CMPxVUPD_CVUPD	../libchip/include/SAM3S.h	4286;"	d
PWM_CMPxVUPD_CVUPD_Msk	../libchip/include/SAM3S.h	4285;"	d
PWM_CMPxVUPD_CVUPD_Pos	../libchip/include/SAM3S.h	4284;"	d
PWM_CMPxV_CV	../libchip/include/SAM3S.h	4281;"	d
PWM_CMPxV_CVM	../libchip/include/SAM3S.h	4282;"	d
PWM_CMPxV_CV_Msk	../libchip/include/SAM3S.h	4280;"	d
PWM_CMPxV_CV_Pos	../libchip/include/SAM3S.h	4279;"	d
PWM_CMR	../libchip/include/SAM3S.h	/^  RwReg      PWM_CMR;       \/**< \\brief (PwmCh_num Offset: 0x0) PWM Channel Mode Register *\/$/;"	m	struct:__anon19
PWM_CMR_CALG	../libchip/include/SAM3S.h	4332;"	d
PWM_CMR_CES	../libchip/include/SAM3S.h	4334;"	d
PWM_CMR_CPOL	../libchip/include/SAM3S.h	4333;"	d
PWM_CMR_CPRE_CKA	../libchip/include/SAM3S.h	4330;"	d
PWM_CMR_CPRE_CKB	../libchip/include/SAM3S.h	4331;"	d
PWM_CMR_CPRE_MCK	../libchip/include/SAM3S.h	4319;"	d
PWM_CMR_CPRE_MCK_DIV_1024	../libchip/include/SAM3S.h	4329;"	d
PWM_CMR_CPRE_MCK_DIV_128	../libchip/include/SAM3S.h	4326;"	d
PWM_CMR_CPRE_MCK_DIV_16	../libchip/include/SAM3S.h	4323;"	d
PWM_CMR_CPRE_MCK_DIV_2	../libchip/include/SAM3S.h	4320;"	d
PWM_CMR_CPRE_MCK_DIV_256	../libchip/include/SAM3S.h	4327;"	d
PWM_CMR_CPRE_MCK_DIV_32	../libchip/include/SAM3S.h	4324;"	d
PWM_CMR_CPRE_MCK_DIV_4	../libchip/include/SAM3S.h	4321;"	d
PWM_CMR_CPRE_MCK_DIV_512	../libchip/include/SAM3S.h	4328;"	d
PWM_CMR_CPRE_MCK_DIV_64	../libchip/include/SAM3S.h	4325;"	d
PWM_CMR_CPRE_MCK_DIV_8	../libchip/include/SAM3S.h	4322;"	d
PWM_CMR_CPRE_Msk	../libchip/include/SAM3S.h	4318;"	d
PWM_CMR_CPRE_Pos	../libchip/include/SAM3S.h	4317;"	d
PWM_CMR_DTE	../libchip/include/SAM3S.h	4335;"	d
PWM_CMR_DTHI	../libchip/include/SAM3S.h	4336;"	d
PWM_CMR_DTLI	../libchip/include/SAM3S.h	4337;"	d
PWM_CPRD	../libchip/include/SAM3S.h	/^  RwReg      PWM_CPRD;      \/**< \\brief (PwmCh_num Offset: 0xC) PWM Channel Period Register *\/$/;"	m	struct:__anon19
PWM_CPRDUPD	../libchip/include/SAM3S.h	/^  RwReg      PWM_CPRDUPD;   \/**< \\brief (PwmCh_num Offset: 0x10) PWM Channel Period Update Register *\/$/;"	m	struct:__anon19
PWM_CPRDUPD_CPRDUPD	../libchip/include/SAM3S.h	4353;"	d
PWM_CPRDUPD_CPRDUPD_Msk	../libchip/include/SAM3S.h	4352;"	d
PWM_CPRDUPD_CPRDUPD_Pos	../libchip/include/SAM3S.h	4351;"	d
PWM_CPRD_CPRD	../libchip/include/SAM3S.h	4349;"	d
PWM_CPRD_CPRD_Msk	../libchip/include/SAM3S.h	4348;"	d
PWM_CPRD_CPRD_Pos	../libchip/include/SAM3S.h	4347;"	d
PWM_DIS	../libchip/include/SAM3S.h	/^  WoReg      PWM_DIS;       \/**< \\brief (Pwm Offset: 0x08) PWM Disable Register *\/$/;"	m	struct:__anon21
PWM_DIS_CHID0	../libchip/include/SAM3S.h	3935;"	d
PWM_DIS_CHID1	../libchip/include/SAM3S.h	3936;"	d
PWM_DIS_CHID2	../libchip/include/SAM3S.h	3937;"	d
PWM_DIS_CHID3	../libchip/include/SAM3S.h	3938;"	d
PWM_DT	../libchip/include/SAM3S.h	/^  RwReg      PWM_DT;        \/**< \\brief (PwmCh_num Offset: 0x18) PWM Channel Dead Time Register *\/$/;"	m	struct:__anon19
PWM_DTUPD	../libchip/include/SAM3S.h	/^  RwReg      PWM_DTUPD;     \/**< \\brief (PwmCh_num Offset: 0x1C) PWM Channel Dead Time Update Register *\/$/;"	m	struct:__anon19
PWM_DTUPD_DTHUPD	../libchip/include/SAM3S.h	4367;"	d
PWM_DTUPD_DTHUPD_Msk	../libchip/include/SAM3S.h	4366;"	d
PWM_DTUPD_DTHUPD_Pos	../libchip/include/SAM3S.h	4365;"	d
PWM_DTUPD_DTLUPD	../libchip/include/SAM3S.h	4370;"	d
PWM_DTUPD_DTLUPD_Msk	../libchip/include/SAM3S.h	4369;"	d
PWM_DTUPD_DTLUPD_Pos	../libchip/include/SAM3S.h	4368;"	d
PWM_DT_DTH	../libchip/include/SAM3S.h	4360;"	d
PWM_DT_DTH_Msk	../libchip/include/SAM3S.h	4359;"	d
PWM_DT_DTH_Pos	../libchip/include/SAM3S.h	4358;"	d
PWM_DT_DTL	../libchip/include/SAM3S.h	4363;"	d
PWM_DT_DTL_Msk	../libchip/include/SAM3S.h	4362;"	d
PWM_DT_DTL_Pos	../libchip/include/SAM3S.h	4361;"	d
PWM_EL0MR_CSEL0	../libchip/include/SAM3S.h	4187;"	d
PWM_EL0MR_CSEL1	../libchip/include/SAM3S.h	4188;"	d
PWM_EL0MR_CSEL2	../libchip/include/SAM3S.h	4189;"	d
PWM_EL0MR_CSEL3	../libchip/include/SAM3S.h	4190;"	d
PWM_EL0MR_CSEL4	../libchip/include/SAM3S.h	4191;"	d
PWM_EL0MR_CSEL5	../libchip/include/SAM3S.h	4192;"	d
PWM_EL0MR_CSEL6	../libchip/include/SAM3S.h	4193;"	d
PWM_EL0MR_CSEL7	../libchip/include/SAM3S.h	4194;"	d
PWM_EL1MR_CSEL0	../libchip/include/SAM3S.h	4196;"	d
PWM_EL1MR_CSEL1	../libchip/include/SAM3S.h	4197;"	d
PWM_EL1MR_CSEL2	../libchip/include/SAM3S.h	4198;"	d
PWM_EL1MR_CSEL3	../libchip/include/SAM3S.h	4199;"	d
PWM_EL1MR_CSEL4	../libchip/include/SAM3S.h	4200;"	d
PWM_EL1MR_CSEL5	../libchip/include/SAM3S.h	4201;"	d
PWM_EL1MR_CSEL6	../libchip/include/SAM3S.h	4202;"	d
PWM_EL1MR_CSEL7	../libchip/include/SAM3S.h	4203;"	d
PWM_ELxMR	../libchip/include/SAM3S.h	/^  RwReg      PWM_ELxMR[2];  \/**< \\brief (Pwm Offset: 0x7C) PWM Event Line 0 Mode Register *\/$/;"	m	struct:__anon21
PWM_ENA	../libchip/include/SAM3S.h	/^  WoReg      PWM_ENA;       \/**< \\brief (Pwm Offset: 0x04) PWM Enable Register *\/$/;"	m	struct:__anon21
PWM_ENA_CHID0	../libchip/include/SAM3S.h	3930;"	d
PWM_ENA_CHID1	../libchip/include/SAM3S.h	3931;"	d
PWM_ENA_CHID2	../libchip/include/SAM3S.h	3932;"	d
PWM_ENA_CHID3	../libchip/include/SAM3S.h	3933;"	d
PWM_FCR	../libchip/include/SAM3S.h	/^  WoReg      PWM_FCR;       \/**< \\brief (Pwm Offset: 0x64) PWM Fault Clear Register *\/$/;"	m	struct:__anon21
PWM_FCR_FCLR	../libchip/include/SAM3S.h	4163;"	d
PWM_FCR_FCLR_Msk	../libchip/include/SAM3S.h	4162;"	d
PWM_FCR_FCLR_Pos	../libchip/include/SAM3S.h	4161;"	d
PWM_FMR	../libchip/include/SAM3S.h	/^  RwReg      PWM_FMR;       \/**< \\brief (Pwm Offset: 0x5C) PWM Fault Mode Register *\/$/;"	m	struct:__anon21
PWM_FMR_FFIL	../libchip/include/SAM3S.h	4154;"	d
PWM_FMR_FFIL_Msk	../libchip/include/SAM3S.h	4153;"	d
PWM_FMR_FFIL_Pos	../libchip/include/SAM3S.h	4152;"	d
PWM_FMR_FMOD	../libchip/include/SAM3S.h	4151;"	d
PWM_FMR_FMOD_Msk	../libchip/include/SAM3S.h	4150;"	d
PWM_FMR_FMOD_Pos	../libchip/include/SAM3S.h	4149;"	d
PWM_FMR_FPOL	../libchip/include/SAM3S.h	4148;"	d
PWM_FMR_FPOL_Msk	../libchip/include/SAM3S.h	4147;"	d
PWM_FMR_FPOL_Pos	../libchip/include/SAM3S.h	4146;"	d
PWM_FPE	../libchip/include/SAM3S.h	/^  RwReg      PWM_FPE;       \/**< \\brief (Pwm Offset: 0x6C) PWM Fault Protection Enable Register *\/$/;"	m	struct:__anon21
PWM_FPE_FPE0	../libchip/include/SAM3S.h	4176;"	d
PWM_FPE_FPE0_Msk	../libchip/include/SAM3S.h	4175;"	d
PWM_FPE_FPE0_Pos	../libchip/include/SAM3S.h	4174;"	d
PWM_FPE_FPE1	../libchip/include/SAM3S.h	4179;"	d
PWM_FPE_FPE1_Msk	../libchip/include/SAM3S.h	4178;"	d
PWM_FPE_FPE1_Pos	../libchip/include/SAM3S.h	4177;"	d
PWM_FPE_FPE2	../libchip/include/SAM3S.h	4182;"	d
PWM_FPE_FPE2_Msk	../libchip/include/SAM3S.h	4181;"	d
PWM_FPE_FPE2_Pos	../libchip/include/SAM3S.h	4180;"	d
PWM_FPE_FPE3	../libchip/include/SAM3S.h	4185;"	d
PWM_FPE_FPE3_Msk	../libchip/include/SAM3S.h	4184;"	d
PWM_FPE_FPE3_Pos	../libchip/include/SAM3S.h	4183;"	d
PWM_FPV	../libchip/include/SAM3S.h	/^  RwReg      PWM_FPV;       \/**< \\brief (Pwm Offset: 0x68) PWM Fault Protection Value Register *\/$/;"	m	struct:__anon21
PWM_FPV_FPVH0	../libchip/include/SAM3S.h	4165;"	d
PWM_FPV_FPVH1	../libchip/include/SAM3S.h	4166;"	d
PWM_FPV_FPVH2	../libchip/include/SAM3S.h	4167;"	d
PWM_FPV_FPVH3	../libchip/include/SAM3S.h	4168;"	d
PWM_FPV_FPVL0	../libchip/include/SAM3S.h	4169;"	d
PWM_FPV_FPVL1	../libchip/include/SAM3S.h	4170;"	d
PWM_FPV_FPVL2	../libchip/include/SAM3S.h	4171;"	d
PWM_FPV_FPVL3	../libchip/include/SAM3S.h	4172;"	d
PWM_FSR	../libchip/include/SAM3S.h	/^  RoReg      PWM_FSR;       \/**< \\brief (Pwm Offset: 0x60) PWM Fault Status Register *\/$/;"	m	struct:__anon21
PWM_FSR_FIV_Msk	../libchip/include/SAM3S.h	4157;"	d
PWM_FSR_FIV_Pos	../libchip/include/SAM3S.h	4156;"	d
PWM_FSR_FS_Msk	../libchip/include/SAM3S.h	4159;"	d
PWM_FSR_FS_Pos	../libchip/include/SAM3S.h	4158;"	d
PWM_IDR1	../libchip/include/SAM3S.h	/^  WoReg      PWM_IDR1;      \/**< \\brief (Pwm Offset: 0x14) PWM Interrupt Disable Register 1 *\/$/;"	m	struct:__anon21
PWM_IDR1_CHID0	../libchip/include/SAM3S.h	3954;"	d
PWM_IDR1_CHID1	../libchip/include/SAM3S.h	3955;"	d
PWM_IDR1_CHID2	../libchip/include/SAM3S.h	3956;"	d
PWM_IDR1_CHID3	../libchip/include/SAM3S.h	3957;"	d
PWM_IDR1_FCHID0	../libchip/include/SAM3S.h	3958;"	d
PWM_IDR1_FCHID1	../libchip/include/SAM3S.h	3959;"	d
PWM_IDR1_FCHID2	../libchip/include/SAM3S.h	3960;"	d
PWM_IDR1_FCHID3	../libchip/include/SAM3S.h	3961;"	d
PWM_IDR2	../libchip/include/SAM3S.h	/^  WoReg      PWM_IDR2;      \/**< \\brief (Pwm Offset: 0x38) PWM Interrupt Disable Register 2 *\/$/;"	m	struct:__anon21
PWM_IDR2_CMPM0	../libchip/include/SAM3S.h	4033;"	d
PWM_IDR2_CMPM1	../libchip/include/SAM3S.h	4034;"	d
PWM_IDR2_CMPM2	../libchip/include/SAM3S.h	4035;"	d
PWM_IDR2_CMPM3	../libchip/include/SAM3S.h	4036;"	d
PWM_IDR2_CMPM4	../libchip/include/SAM3S.h	4037;"	d
PWM_IDR2_CMPM5	../libchip/include/SAM3S.h	4038;"	d
PWM_IDR2_CMPM6	../libchip/include/SAM3S.h	4039;"	d
PWM_IDR2_CMPM7	../libchip/include/SAM3S.h	4040;"	d
PWM_IDR2_CMPU0	../libchip/include/SAM3S.h	4041;"	d
PWM_IDR2_CMPU1	../libchip/include/SAM3S.h	4042;"	d
PWM_IDR2_CMPU2	../libchip/include/SAM3S.h	4043;"	d
PWM_IDR2_CMPU3	../libchip/include/SAM3S.h	4044;"	d
PWM_IDR2_CMPU4	../libchip/include/SAM3S.h	4045;"	d
PWM_IDR2_CMPU5	../libchip/include/SAM3S.h	4046;"	d
PWM_IDR2_CMPU6	../libchip/include/SAM3S.h	4047;"	d
PWM_IDR2_CMPU7	../libchip/include/SAM3S.h	4048;"	d
PWM_IDR2_ENDTX	../libchip/include/SAM3S.h	4030;"	d
PWM_IDR2_TXBUFE	../libchip/include/SAM3S.h	4031;"	d
PWM_IDR2_UNRE	../libchip/include/SAM3S.h	4032;"	d
PWM_IDR2_WRDY	../libchip/include/SAM3S.h	4029;"	d
PWM_IER1	../libchip/include/SAM3S.h	/^  WoReg      PWM_IER1;      \/**< \\brief (Pwm Offset: 0x10) PWM Interrupt Enable Register 1 *\/$/;"	m	struct:__anon21
PWM_IER1_CHID0	../libchip/include/SAM3S.h	3945;"	d
PWM_IER1_CHID1	../libchip/include/SAM3S.h	3946;"	d
PWM_IER1_CHID2	../libchip/include/SAM3S.h	3947;"	d
PWM_IER1_CHID3	../libchip/include/SAM3S.h	3948;"	d
PWM_IER1_FCHID0	../libchip/include/SAM3S.h	3949;"	d
PWM_IER1_FCHID1	../libchip/include/SAM3S.h	3950;"	d
PWM_IER1_FCHID2	../libchip/include/SAM3S.h	3951;"	d
PWM_IER1_FCHID3	../libchip/include/SAM3S.h	3952;"	d
PWM_IER2	../libchip/include/SAM3S.h	/^  WoReg      PWM_IER2;      \/**< \\brief (Pwm Offset: 0x34) PWM Interrupt Enable Register 2 *\/$/;"	m	struct:__anon21
PWM_IER2_CMPM0	../libchip/include/SAM3S.h	4012;"	d
PWM_IER2_CMPM1	../libchip/include/SAM3S.h	4013;"	d
PWM_IER2_CMPM2	../libchip/include/SAM3S.h	4014;"	d
PWM_IER2_CMPM3	../libchip/include/SAM3S.h	4015;"	d
PWM_IER2_CMPM4	../libchip/include/SAM3S.h	4016;"	d
PWM_IER2_CMPM5	../libchip/include/SAM3S.h	4017;"	d
PWM_IER2_CMPM6	../libchip/include/SAM3S.h	4018;"	d
PWM_IER2_CMPM7	../libchip/include/SAM3S.h	4019;"	d
PWM_IER2_CMPU0	../libchip/include/SAM3S.h	4020;"	d
PWM_IER2_CMPU1	../libchip/include/SAM3S.h	4021;"	d
PWM_IER2_CMPU2	../libchip/include/SAM3S.h	4022;"	d
PWM_IER2_CMPU3	../libchip/include/SAM3S.h	4023;"	d
PWM_IER2_CMPU4	../libchip/include/SAM3S.h	4024;"	d
PWM_IER2_CMPU5	../libchip/include/SAM3S.h	4025;"	d
PWM_IER2_CMPU6	../libchip/include/SAM3S.h	4026;"	d
PWM_IER2_CMPU7	../libchip/include/SAM3S.h	4027;"	d
PWM_IER2_ENDTX	../libchip/include/SAM3S.h	4009;"	d
PWM_IER2_TXBUFE	../libchip/include/SAM3S.h	4010;"	d
PWM_IER2_UNRE	../libchip/include/SAM3S.h	4011;"	d
PWM_IER2_WRDY	../libchip/include/SAM3S.h	4008;"	d
PWM_IMR1	../libchip/include/SAM3S.h	/^  RoReg      PWM_IMR1;      \/**< \\brief (Pwm Offset: 0x18) PWM Interrupt Mask Register 1 *\/$/;"	m	struct:__anon21
PWM_IMR1_CHID0	../libchip/include/SAM3S.h	3963;"	d
PWM_IMR1_CHID1	../libchip/include/SAM3S.h	3964;"	d
PWM_IMR1_CHID2	../libchip/include/SAM3S.h	3965;"	d
PWM_IMR1_CHID3	../libchip/include/SAM3S.h	3966;"	d
PWM_IMR1_FCHID0	../libchip/include/SAM3S.h	3967;"	d
PWM_IMR1_FCHID1	../libchip/include/SAM3S.h	3968;"	d
PWM_IMR1_FCHID2	../libchip/include/SAM3S.h	3969;"	d
PWM_IMR1_FCHID3	../libchip/include/SAM3S.h	3970;"	d
PWM_IMR2	../libchip/include/SAM3S.h	/^  RoReg      PWM_IMR2;      \/**< \\brief (Pwm Offset: 0x3C) PWM Interrupt Mask Register 2 *\/$/;"	m	struct:__anon21
PWM_IMR2_CMPM0	../libchip/include/SAM3S.h	4054;"	d
PWM_IMR2_CMPM1	../libchip/include/SAM3S.h	4055;"	d
PWM_IMR2_CMPM2	../libchip/include/SAM3S.h	4056;"	d
PWM_IMR2_CMPM3	../libchip/include/SAM3S.h	4057;"	d
PWM_IMR2_CMPM4	../libchip/include/SAM3S.h	4058;"	d
PWM_IMR2_CMPM5	../libchip/include/SAM3S.h	4059;"	d
PWM_IMR2_CMPM6	../libchip/include/SAM3S.h	4060;"	d
PWM_IMR2_CMPM7	../libchip/include/SAM3S.h	4061;"	d
PWM_IMR2_CMPU0	../libchip/include/SAM3S.h	4062;"	d
PWM_IMR2_CMPU1	../libchip/include/SAM3S.h	4063;"	d
PWM_IMR2_CMPU2	../libchip/include/SAM3S.h	4064;"	d
PWM_IMR2_CMPU3	../libchip/include/SAM3S.h	4065;"	d
PWM_IMR2_CMPU4	../libchip/include/SAM3S.h	4066;"	d
PWM_IMR2_CMPU5	../libchip/include/SAM3S.h	4067;"	d
PWM_IMR2_CMPU6	../libchip/include/SAM3S.h	4068;"	d
PWM_IMR2_CMPU7	../libchip/include/SAM3S.h	4069;"	d
PWM_IMR2_ENDTX	../libchip/include/SAM3S.h	4051;"	d
PWM_IMR2_TXBUFE	../libchip/include/SAM3S.h	4052;"	d
PWM_IMR2_UNRE	../libchip/include/SAM3S.h	4053;"	d
PWM_IMR2_WRDY	../libchip/include/SAM3S.h	4050;"	d
PWM_IRQn	../libchip/include/SAM3S.h	/^  PWM_IRQn             = 31, \/**< 31 SAM3S Pulse Width Modulation (PWM) *\/$/;"	e	enum:IRQn
PWM_ISR1	../libchip/include/SAM3S.h	/^  RoReg      PWM_ISR1;      \/**< \\brief (Pwm Offset: 0x1C) PWM Interrupt Status Register 1 *\/$/;"	m	struct:__anon21
PWM_ISR1_CHID0	../libchip/include/SAM3S.h	3972;"	d
PWM_ISR1_CHID1	../libchip/include/SAM3S.h	3973;"	d
PWM_ISR1_CHID2	../libchip/include/SAM3S.h	3974;"	d
PWM_ISR1_CHID3	../libchip/include/SAM3S.h	3975;"	d
PWM_ISR1_FCHID0	../libchip/include/SAM3S.h	3976;"	d
PWM_ISR1_FCHID1	../libchip/include/SAM3S.h	3977;"	d
PWM_ISR1_FCHID2	../libchip/include/SAM3S.h	3978;"	d
PWM_ISR1_FCHID3	../libchip/include/SAM3S.h	3979;"	d
PWM_ISR2	../libchip/include/SAM3S.h	/^  RoReg      PWM_ISR2;      \/**< \\brief (Pwm Offset: 0x40) PWM Interrupt Status Register 2 *\/$/;"	m	struct:__anon21
PWM_ISR2_CMPM0	../libchip/include/SAM3S.h	4075;"	d
PWM_ISR2_CMPM1	../libchip/include/SAM3S.h	4076;"	d
PWM_ISR2_CMPM2	../libchip/include/SAM3S.h	4077;"	d
PWM_ISR2_CMPM3	../libchip/include/SAM3S.h	4078;"	d
PWM_ISR2_CMPM4	../libchip/include/SAM3S.h	4079;"	d
PWM_ISR2_CMPM5	../libchip/include/SAM3S.h	4080;"	d
PWM_ISR2_CMPM6	../libchip/include/SAM3S.h	4081;"	d
PWM_ISR2_CMPM7	../libchip/include/SAM3S.h	4082;"	d
PWM_ISR2_CMPU0	../libchip/include/SAM3S.h	4083;"	d
PWM_ISR2_CMPU1	../libchip/include/SAM3S.h	4084;"	d
PWM_ISR2_CMPU2	../libchip/include/SAM3S.h	4085;"	d
PWM_ISR2_CMPU3	../libchip/include/SAM3S.h	4086;"	d
PWM_ISR2_CMPU4	../libchip/include/SAM3S.h	4087;"	d
PWM_ISR2_CMPU5	../libchip/include/SAM3S.h	4088;"	d
PWM_ISR2_CMPU6	../libchip/include/SAM3S.h	4089;"	d
PWM_ISR2_CMPU7	../libchip/include/SAM3S.h	4090;"	d
PWM_ISR2_ENDTX	../libchip/include/SAM3S.h	4072;"	d
PWM_ISR2_TXBUFE	../libchip/include/SAM3S.h	4073;"	d
PWM_ISR2_UNRE	../libchip/include/SAM3S.h	4074;"	d
PWM_ISR2_WRDY	../libchip/include/SAM3S.h	4071;"	d
PWM_IrqHandler	../libchip/source/exceptions.c	/^WEAK void PWM_IrqHandler( void )$/;"	f
PWM_OOV	../libchip/include/SAM3S.h	/^  RwReg      PWM_OOV;       \/**< \\brief (Pwm Offset: 0x44) PWM Output Override Value Register *\/$/;"	m	struct:__anon21
PWM_OOV_OOVH0	../libchip/include/SAM3S.h	4092;"	d
PWM_OOV_OOVH1	../libchip/include/SAM3S.h	4093;"	d
PWM_OOV_OOVH2	../libchip/include/SAM3S.h	4094;"	d
PWM_OOV_OOVH3	../libchip/include/SAM3S.h	4095;"	d
PWM_OOV_OOVL0	../libchip/include/SAM3S.h	4096;"	d
PWM_OOV_OOVL1	../libchip/include/SAM3S.h	4097;"	d
PWM_OOV_OOVL2	../libchip/include/SAM3S.h	4098;"	d
PWM_OOV_OOVL3	../libchip/include/SAM3S.h	4099;"	d
PWM_OS	../libchip/include/SAM3S.h	/^  RwReg      PWM_OS;        \/**< \\brief (Pwm Offset: 0x48) PWM Output Selection Register *\/$/;"	m	struct:__anon21
PWM_OSC	../libchip/include/SAM3S.h	/^  WoReg      PWM_OSC;       \/**< \\brief (Pwm Offset: 0x50) PWM Output Selection Clear Register *\/$/;"	m	struct:__anon21
PWM_OSCUPD	../libchip/include/SAM3S.h	/^  WoReg      PWM_OSCUPD;    \/**< \\brief (Pwm Offset: 0x58) PWM Output Selection Clear Update Register *\/$/;"	m	struct:__anon21
PWM_OSCUPD_OSCUPH0	../libchip/include/SAM3S.h	4137;"	d
PWM_OSCUPD_OSCUPH1	../libchip/include/SAM3S.h	4138;"	d
PWM_OSCUPD_OSCUPH2	../libchip/include/SAM3S.h	4139;"	d
PWM_OSCUPD_OSCUPH3	../libchip/include/SAM3S.h	4140;"	d
PWM_OSCUPD_OSCUPL0	../libchip/include/SAM3S.h	4141;"	d
PWM_OSCUPD_OSCUPL1	../libchip/include/SAM3S.h	4142;"	d
PWM_OSCUPD_OSCUPL2	../libchip/include/SAM3S.h	4143;"	d
PWM_OSCUPD_OSCUPL3	../libchip/include/SAM3S.h	4144;"	d
PWM_OSC_OSCH0	../libchip/include/SAM3S.h	4119;"	d
PWM_OSC_OSCH1	../libchip/include/SAM3S.h	4120;"	d
PWM_OSC_OSCH2	../libchip/include/SAM3S.h	4121;"	d
PWM_OSC_OSCH3	../libchip/include/SAM3S.h	4122;"	d
PWM_OSC_OSCL0	../libchip/include/SAM3S.h	4123;"	d
PWM_OSC_OSCL1	../libchip/include/SAM3S.h	4124;"	d
PWM_OSC_OSCL2	../libchip/include/SAM3S.h	4125;"	d
PWM_OSC_OSCL3	../libchip/include/SAM3S.h	4126;"	d
PWM_OSS	../libchip/include/SAM3S.h	/^  WoReg      PWM_OSS;       \/**< \\brief (Pwm Offset: 0x4C) PWM Output Selection Set Register *\/$/;"	m	struct:__anon21
PWM_OSSUPD	../libchip/include/SAM3S.h	/^  WoReg      PWM_OSSUPD;    \/**< \\brief (Pwm Offset: 0x54) PWM Output Selection Set Update Register *\/$/;"	m	struct:__anon21
PWM_OSSUPD_OSSUPH0	../libchip/include/SAM3S.h	4128;"	d
PWM_OSSUPD_OSSUPH1	../libchip/include/SAM3S.h	4129;"	d
PWM_OSSUPD_OSSUPH2	../libchip/include/SAM3S.h	4130;"	d
PWM_OSSUPD_OSSUPH3	../libchip/include/SAM3S.h	4131;"	d
PWM_OSSUPD_OSSUPL0	../libchip/include/SAM3S.h	4132;"	d
PWM_OSSUPD_OSSUPL1	../libchip/include/SAM3S.h	4133;"	d
PWM_OSSUPD_OSSUPL2	../libchip/include/SAM3S.h	4134;"	d
PWM_OSSUPD_OSSUPL3	../libchip/include/SAM3S.h	4135;"	d
PWM_OSS_OSSH0	../libchip/include/SAM3S.h	4110;"	d
PWM_OSS_OSSH1	../libchip/include/SAM3S.h	4111;"	d
PWM_OSS_OSSH2	../libchip/include/SAM3S.h	4112;"	d
PWM_OSS_OSSH3	../libchip/include/SAM3S.h	4113;"	d
PWM_OSS_OSSL0	../libchip/include/SAM3S.h	4114;"	d
PWM_OSS_OSSL1	../libchip/include/SAM3S.h	4115;"	d
PWM_OSS_OSSL2	../libchip/include/SAM3S.h	4116;"	d
PWM_OSS_OSSL3	../libchip/include/SAM3S.h	4117;"	d
PWM_OS_OSH0	../libchip/include/SAM3S.h	4101;"	d
PWM_OS_OSH1	../libchip/include/SAM3S.h	4102;"	d
PWM_OS_OSH2	../libchip/include/SAM3S.h	4103;"	d
PWM_OS_OSH3	../libchip/include/SAM3S.h	4104;"	d
PWM_OS_OSL0	../libchip/include/SAM3S.h	4105;"	d
PWM_OS_OSL1	../libchip/include/SAM3S.h	4106;"	d
PWM_OS_OSL2	../libchip/include/SAM3S.h	4107;"	d
PWM_OS_OSL3	../libchip/include/SAM3S.h	4108;"	d
PWM_PTCR	../libchip/include/SAM3S.h	/^  WoReg      PWM_PTCR;      \/**< \\brief (Pwm Offset: 0x120) Transfer Control Register *\/$/;"	m	struct:__anon21
PWM_PTCR_RXTDIS	../libchip/include/SAM3S.h	4272;"	d
PWM_PTCR_RXTEN	../libchip/include/SAM3S.h	4271;"	d
PWM_PTCR_TXTDIS	../libchip/include/SAM3S.h	4274;"	d
PWM_PTCR_TXTEN	../libchip/include/SAM3S.h	4273;"	d
PWM_PTSR	../libchip/include/SAM3S.h	/^  RoReg      PWM_PTSR;      \/**< \\brief (Pwm Offset: 0x124) Transfer Status Register *\/$/;"	m	struct:__anon21
PWM_PTSR_RXTEN	../libchip/include/SAM3S.h	4276;"	d
PWM_PTSR_TXTEN	../libchip/include/SAM3S.h	4277;"	d
PWM_RCR	../libchip/include/SAM3S.h	/^  RwReg      PWM_RCR;       \/**< \\brief (Pwm Offset: 0x104) Receive Counter Register *\/$/;"	m	struct:__anon21
PWM_RCR_RXCTR	../libchip/include/SAM3S.h	4245;"	d
PWM_RCR_RXCTR_Msk	../libchip/include/SAM3S.h	4244;"	d
PWM_RCR_RXCTR_Pos	../libchip/include/SAM3S.h	4243;"	d
PWM_RNCR	../libchip/include/SAM3S.h	/^  RwReg      PWM_RNCR;      \/**< \\brief (Pwm Offset: 0x114) Receive Next Counter Register *\/$/;"	m	struct:__anon21
PWM_RNCR_RXNCTR	../libchip/include/SAM3S.h	4261;"	d
PWM_RNCR_RXNCTR_Msk	../libchip/include/SAM3S.h	4260;"	d
PWM_RNCR_RXNCTR_Pos	../libchip/include/SAM3S.h	4259;"	d
PWM_RNPR	../libchip/include/SAM3S.h	/^  RwReg      PWM_RNPR;      \/**< \\brief (Pwm Offset: 0x110) Receive Next Pointer Register *\/$/;"	m	struct:__anon21
PWM_RNPR_RXNPTR	../libchip/include/SAM3S.h	4257;"	d
PWM_RNPR_RXNPTR_Msk	../libchip/include/SAM3S.h	4256;"	d
PWM_RNPR_RXNPTR_Pos	../libchip/include/SAM3S.h	4255;"	d
PWM_RPR	../libchip/include/SAM3S.h	/^  RwReg      PWM_RPR;       \/**< \\brief (Pwm Offset: 0x100) Receive Pointer Register *\/$/;"	m	struct:__anon21
PWM_RPR_RXPTR	../libchip/include/SAM3S.h	4241;"	d
PWM_RPR_RXPTR_Msk	../libchip/include/SAM3S.h	4240;"	d
PWM_RPR_RXPTR_Pos	../libchip/include/SAM3S.h	4239;"	d
PWM_SCM	../libchip/include/SAM3S.h	/^  RwReg      PWM_SCM;       \/**< \\brief (Pwm Offset: 0x20) PWM Sync Channels Mode Register *\/$/;"	m	struct:__anon21
PWM_SCM_PTRCS	../libchip/include/SAM3S.h	3993;"	d
PWM_SCM_PTRCS_Msk	../libchip/include/SAM3S.h	3992;"	d
PWM_SCM_PTRCS_Pos	../libchip/include/SAM3S.h	3991;"	d
PWM_SCM_PTRM	../libchip/include/SAM3S.h	3990;"	d
PWM_SCM_SYNC0	../libchip/include/SAM3S.h	3981;"	d
PWM_SCM_SYNC1	../libchip/include/SAM3S.h	3982;"	d
PWM_SCM_SYNC2	../libchip/include/SAM3S.h	3983;"	d
PWM_SCM_SYNC3	../libchip/include/SAM3S.h	3984;"	d
PWM_SCM_UPDM_MODE0	../libchip/include/SAM3S.h	3987;"	d
PWM_SCM_UPDM_MODE1	../libchip/include/SAM3S.h	3988;"	d
PWM_SCM_UPDM_MODE2	../libchip/include/SAM3S.h	3989;"	d
PWM_SCM_UPDM_Msk	../libchip/include/SAM3S.h	3986;"	d
PWM_SCM_UPDM_Pos	../libchip/include/SAM3S.h	3985;"	d
PWM_SCUC	../libchip/include/SAM3S.h	/^  RwReg      PWM_SCUC;      \/**< \\brief (Pwm Offset: 0x28) PWM Sync Channels Update Control Register *\/$/;"	m	struct:__anon21
PWM_SCUC_UPDULOCK	../libchip/include/SAM3S.h	3995;"	d
PWM_SCUP	../libchip/include/SAM3S.h	/^  RwReg      PWM_SCUP;      \/**< \\brief (Pwm Offset: 0x2C) PWM Sync Channels Update Period Register *\/$/;"	m	struct:__anon21
PWM_SCUPUPD	../libchip/include/SAM3S.h	/^  WoReg      PWM_SCUPUPD;   \/**< \\brief (Pwm Offset: 0x30) PWM Sync Channels Update Period Update Register *\/$/;"	m	struct:__anon21
PWM_SCUPUPD_UPRUPD	../libchip/include/SAM3S.h	4006;"	d
PWM_SCUPUPD_UPRUPD_Msk	../libchip/include/SAM3S.h	4005;"	d
PWM_SCUPUPD_UPRUPD_Pos	../libchip/include/SAM3S.h	4004;"	d
PWM_SCUP_UPR	../libchip/include/SAM3S.h	3999;"	d
PWM_SCUP_UPRCNT	../libchip/include/SAM3S.h	4002;"	d
PWM_SCUP_UPRCNT_Msk	../libchip/include/SAM3S.h	4001;"	d
PWM_SCUP_UPRCNT_Pos	../libchip/include/SAM3S.h	4000;"	d
PWM_SCUP_UPR_Msk	../libchip/include/SAM3S.h	3998;"	d
PWM_SCUP_UPR_Pos	../libchip/include/SAM3S.h	3997;"	d
PWM_SMMR	../libchip/include/SAM3S.h	/^  RwReg      PWM_SMMR;      \/**< \\brief (Pwm Offset: 0xB0) PWM Stepper Motor Mode Register *\/$/;"	m	struct:__anon21
PWM_SMMR_DOWN0	../libchip/include/SAM3S.h	4207;"	d
PWM_SMMR_DOWN1	../libchip/include/SAM3S.h	4208;"	d
PWM_SMMR_GCEN0	../libchip/include/SAM3S.h	4205;"	d
PWM_SMMR_GCEN1	../libchip/include/SAM3S.h	4206;"	d
PWM_SR	../libchip/include/SAM3S.h	/^  RoReg      PWM_SR;        \/**< \\brief (Pwm Offset: 0x0C) PWM Status Register *\/$/;"	m	struct:__anon21
PWM_SR_CHID0	../libchip/include/SAM3S.h	3940;"	d
PWM_SR_CHID1	../libchip/include/SAM3S.h	3941;"	d
PWM_SR_CHID2	../libchip/include/SAM3S.h	3942;"	d
PWM_SR_CHID3	../libchip/include/SAM3S.h	3943;"	d
PWM_TCR	../libchip/include/SAM3S.h	/^  RwReg      PWM_TCR;       \/**< \\brief (Pwm Offset: 0x10C) Transmit Counter Register *\/$/;"	m	struct:__anon21
PWM_TCR_TXCTR	../libchip/include/SAM3S.h	4253;"	d
PWM_TCR_TXCTR_Msk	../libchip/include/SAM3S.h	4252;"	d
PWM_TCR_TXCTR_Pos	../libchip/include/SAM3S.h	4251;"	d
PWM_TNCR	../libchip/include/SAM3S.h	/^  RwReg      PWM_TNCR;      \/**< \\brief (Pwm Offset: 0x11C) Transmit Next Counter Register *\/$/;"	m	struct:__anon21
PWM_TNCR_TXNCTR	../libchip/include/SAM3S.h	4269;"	d
PWM_TNCR_TXNCTR_Msk	../libchip/include/SAM3S.h	4268;"	d
PWM_TNCR_TXNCTR_Pos	../libchip/include/SAM3S.h	4267;"	d
PWM_TNPR	../libchip/include/SAM3S.h	/^  RwReg      PWM_TNPR;      \/**< \\brief (Pwm Offset: 0x118) Transmit Next Pointer Register *\/$/;"	m	struct:__anon21
PWM_TNPR_TXNPTR	../libchip/include/SAM3S.h	4265;"	d
PWM_TNPR_TXNPTR_Msk	../libchip/include/SAM3S.h	4264;"	d
PWM_TNPR_TXNPTR_Pos	../libchip/include/SAM3S.h	4263;"	d
PWM_TPR	../libchip/include/SAM3S.h	/^  RwReg      PWM_TPR;       \/**< \\brief (Pwm Offset: 0x108) Transmit Pointer Register *\/$/;"	m	struct:__anon21
PWM_TPR_TXPTR	../libchip/include/SAM3S.h	4249;"	d
PWM_TPR_TXPTR_Msk	../libchip/include/SAM3S.h	4248;"	d
PWM_TPR_TXPTR_Pos	../libchip/include/SAM3S.h	4247;"	d
PWM_WPCR	../libchip/include/SAM3S.h	/^  WoReg      PWM_WPCR;      \/**< \\brief (Pwm Offset: 0xE4) PWM Write Protect Control Register *\/$/;"	m	struct:__anon21
PWM_WPCR_WPCMD	../libchip/include/SAM3S.h	4212;"	d
PWM_WPCR_WPCMD_Msk	../libchip/include/SAM3S.h	4211;"	d
PWM_WPCR_WPCMD_Pos	../libchip/include/SAM3S.h	4210;"	d
PWM_WPCR_WPKEY	../libchip/include/SAM3S.h	4221;"	d
PWM_WPCR_WPKEY_Msk	../libchip/include/SAM3S.h	4220;"	d
PWM_WPCR_WPKEY_Pos	../libchip/include/SAM3S.h	4219;"	d
PWM_WPCR_WPRG0	../libchip/include/SAM3S.h	4213;"	d
PWM_WPCR_WPRG1	../libchip/include/SAM3S.h	4214;"	d
PWM_WPCR_WPRG2	../libchip/include/SAM3S.h	4215;"	d
PWM_WPCR_WPRG3	../libchip/include/SAM3S.h	4216;"	d
PWM_WPCR_WPRG4	../libchip/include/SAM3S.h	4217;"	d
PWM_WPCR_WPRG5	../libchip/include/SAM3S.h	4218;"	d
PWM_WPSR	../libchip/include/SAM3S.h	/^  RoReg      PWM_WPSR;      \/**< \\brief (Pwm Offset: 0xE8) PWM Write Protect Status Register *\/$/;"	m	struct:__anon21
PWM_WPSR_WPHWS0	../libchip/include/SAM3S.h	4230;"	d
PWM_WPSR_WPHWS1	../libchip/include/SAM3S.h	4231;"	d
PWM_WPSR_WPHWS2	../libchip/include/SAM3S.h	4232;"	d
PWM_WPSR_WPHWS3	../libchip/include/SAM3S.h	4233;"	d
PWM_WPSR_WPHWS4	../libchip/include/SAM3S.h	4234;"	d
PWM_WPSR_WPHWS5	../libchip/include/SAM3S.h	4235;"	d
PWM_WPSR_WPSWS0	../libchip/include/SAM3S.h	4223;"	d
PWM_WPSR_WPSWS1	../libchip/include/SAM3S.h	4224;"	d
PWM_WPSR_WPSWS2	../libchip/include/SAM3S.h	4225;"	d
PWM_WPSR_WPSWS3	../libchip/include/SAM3S.h	4226;"	d
PWM_WPSR_WPSWS4	../libchip/include/SAM3S.h	4227;"	d
PWM_WPSR_WPSWS5	../libchip/include/SAM3S.h	4228;"	d
PWM_WPSR_WPVS	../libchip/include/SAM3S.h	4229;"	d
PWM_WPSR_WPVSRC_Msk	../libchip/include/SAM3S.h	4237;"	d
PWM_WPSR_WPVSRC_Pos	../libchip/include/SAM3S.h	4236;"	d
Pdc	../libchip/include/SAM3S.h	/^} Pdc;$/;"	t	typeref:struct:__anon16
PendSV_Handler	../libchip/source/exceptions.c	/^WEAK void PendSV_Handler( void )$/;"	f
PendSV_IRQn	../libchip/include/SAM3S.h	/^  PendSV_IRQn           = -2,  \/**< 14 Cortex-M3 Pend SV Interrupt           *\/$/;"	e	enum:IRQn
Pin	../libchip/include/pio.h	/^} Pin ;$/;"	t	typeref:struct:_Pin
Pio	../libchip/include/SAM3S.h	/^} Pio;$/;"	t	typeref:struct:__anon17
PioInterruptHandler	../libchip/source/pio_it.c	/^extern void PioInterruptHandler( uint32_t id, Pio *pPio )$/;"	f
Pmc	../libchip/include/SAM3S.h	/^} Pmc;$/;"	t	typeref:struct:__anon18
Pwm	../libchip/include/SAM3S.h	/^} Pwm;$/;"	t	typeref:struct:__anon21
PwmCh_num	../libchip/include/SAM3S.h	/^} PwmCh_num;$/;"	t	typeref:struct:__anon19
PwmCmp	../libchip/include/SAM3S.h	/^} PwmCmp;$/;"	t	typeref:struct:__anon20
RASR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t RASR;                         \/*!< Offset: 0x10  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon45
RASR_A1	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t RASR_A1;                      \/*!< Offset: 0x18  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon45
RASR_A2	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t RASR_A2;                      \/*!< Offset: 0x20  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon45
RASR_A3	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t RASR_A3;                      \/*!< Offset: 0x28  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon45
RBAR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t RBAR;                         \/*!< Offset: 0x0C  MPU Region Base Address Register               *\/$/;"	m	struct:__anon45
RBAR_A1	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t RBAR_A1;                      \/*!< Offset: 0x14  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon45
RBAR_A2	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t RBAR_A2;                      \/*!< Offset: 0x1C  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon45
RBAR_A3	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t RBAR_A3;                      \/*!< Offset: 0x24  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon45
REG_ACCESS	../libchip/include/SAM3S.h	60;"	d
REG_ACCESS	../libchip/include/SAM3S.h	63;"	d
REG_ACC_ACR	../libchip/include/SAM3S.h	7010;"	d
REG_ACC_CR	../libchip/include/SAM3S.h	7004;"	d
REG_ACC_IDR	../libchip/include/SAM3S.h	7007;"	d
REG_ACC_IER	../libchip/include/SAM3S.h	7006;"	d
REG_ACC_IMR	../libchip/include/SAM3S.h	7008;"	d
REG_ACC_ISR	../libchip/include/SAM3S.h	7009;"	d
REG_ACC_MR	../libchip/include/SAM3S.h	7005;"	d
REG_ACC_WPMR	../libchip/include/SAM3S.h	7011;"	d
REG_ACC_WPSR	../libchip/include/SAM3S.h	7012;"	d
REG_ADC_ACR	../libchip/include/SAM3S.h	6966;"	d
REG_ADC_CDR	../libchip/include/SAM3S.h	6965;"	d
REG_ADC_CGR	../libchip/include/SAM3S.h	6963;"	d
REG_ADC_CHDR	../libchip/include/SAM3S.h	6953;"	d
REG_ADC_CHER	../libchip/include/SAM3S.h	6952;"	d
REG_ADC_CHSR	../libchip/include/SAM3S.h	6954;"	d
REG_ADC_COR	../libchip/include/SAM3S.h	6964;"	d
REG_ADC_CR	../libchip/include/SAM3S.h	6948;"	d
REG_ADC_CWR	../libchip/include/SAM3S.h	6962;"	d
REG_ADC_EMR	../libchip/include/SAM3S.h	6961;"	d
REG_ADC_IDR	../libchip/include/SAM3S.h	6957;"	d
REG_ADC_IER	../libchip/include/SAM3S.h	6956;"	d
REG_ADC_IMR	../libchip/include/SAM3S.h	6958;"	d
REG_ADC_ISR	../libchip/include/SAM3S.h	6959;"	d
REG_ADC_LCDR	../libchip/include/SAM3S.h	6955;"	d
REG_ADC_MR	../libchip/include/SAM3S.h	6949;"	d
REG_ADC_OVER	../libchip/include/SAM3S.h	6960;"	d
REG_ADC_PTCR	../libchip/include/SAM3S.h	6977;"	d
REG_ADC_PTSR	../libchip/include/SAM3S.h	6978;"	d
REG_ADC_RCR	../libchip/include/SAM3S.h	6970;"	d
REG_ADC_RNCR	../libchip/include/SAM3S.h	6974;"	d
REG_ADC_RNPR	../libchip/include/SAM3S.h	6973;"	d
REG_ADC_RPR	../libchip/include/SAM3S.h	6969;"	d
REG_ADC_SEQR1	../libchip/include/SAM3S.h	6950;"	d
REG_ADC_SEQR2	../libchip/include/SAM3S.h	6951;"	d
REG_ADC_TCR	../libchip/include/SAM3S.h	6972;"	d
REG_ADC_TNCR	../libchip/include/SAM3S.h	6976;"	d
REG_ADC_TNPR	../libchip/include/SAM3S.h	6975;"	d
REG_ADC_TPR	../libchip/include/SAM3S.h	6971;"	d
REG_ADC_WPMR	../libchip/include/SAM3S.h	6967;"	d
REG_ADC_WPSR	../libchip/include/SAM3S.h	6968;"	d
REG_CHIPID_CIDR	../libchip/include/SAM3S.h	7115;"	d
REG_CHIPID_EXID	../libchip/include/SAM3S.h	7116;"	d
REG_CRCCU_CR	../libchip/include/SAM3S.h	7022;"	d
REG_CRCCU_DMA_DIS	../libchip/include/SAM3S.h	7016;"	d
REG_CRCCU_DMA_EN	../libchip/include/SAM3S.h	7015;"	d
REG_CRCCU_DMA_IDR	../libchip/include/SAM3S.h	7019;"	d
REG_CRCCU_DMA_IER	../libchip/include/SAM3S.h	7018;"	d
REG_CRCCU_DMA_IMR	../libchip/include/SAM3S.h	7020;"	d
REG_CRCCU_DMA_ISR	../libchip/include/SAM3S.h	7021;"	d
REG_CRCCU_DMA_SR	../libchip/include/SAM3S.h	7017;"	d
REG_CRCCU_DSCR	../libchip/include/SAM3S.h	7014;"	d
REG_CRCCU_IDR	../libchip/include/SAM3S.h	7026;"	d
REG_CRCCU_IER	../libchip/include/SAM3S.h	7025;"	d
REG_CRCCU_IMR	../libchip/include/SAM3S.h	7027;"	d
REG_CRCCU_ISR	../libchip/include/SAM3S.h	7028;"	d
REG_CRCCU_MR	../libchip/include/SAM3S.h	7023;"	d
REG_CRCCU_SR	../libchip/include/SAM3S.h	7024;"	d
REG_DACC_ACR	../libchip/include/SAM3S.h	6990;"	d
REG_DACC_CDR	../libchip/include/SAM3S.h	6985;"	d
REG_DACC_CHDR	../libchip/include/SAM3S.h	6983;"	d
REG_DACC_CHER	../libchip/include/SAM3S.h	6982;"	d
REG_DACC_CHSR	../libchip/include/SAM3S.h	6984;"	d
REG_DACC_CR	../libchip/include/SAM3S.h	6980;"	d
REG_DACC_IDR	../libchip/include/SAM3S.h	6987;"	d
REG_DACC_IER	../libchip/include/SAM3S.h	6986;"	d
REG_DACC_IMR	../libchip/include/SAM3S.h	6988;"	d
REG_DACC_ISR	../libchip/include/SAM3S.h	6989;"	d
REG_DACC_MR	../libchip/include/SAM3S.h	6981;"	d
REG_DACC_PTCR	../libchip/include/SAM3S.h	7001;"	d
REG_DACC_PTSR	../libchip/include/SAM3S.h	7002;"	d
REG_DACC_RCR	../libchip/include/SAM3S.h	6994;"	d
REG_DACC_RNCR	../libchip/include/SAM3S.h	6998;"	d
REG_DACC_RNPR	../libchip/include/SAM3S.h	6997;"	d
REG_DACC_RPR	../libchip/include/SAM3S.h	6993;"	d
REG_DACC_TCR	../libchip/include/SAM3S.h	6996;"	d
REG_DACC_TNCR	../libchip/include/SAM3S.h	7000;"	d
REG_DACC_TNPR	../libchip/include/SAM3S.h	6999;"	d
REG_DACC_TPR	../libchip/include/SAM3S.h	6995;"	d
REG_DACC_WPMR	../libchip/include/SAM3S.h	6991;"	d
REG_DACC_WPSR	../libchip/include/SAM3S.h	6992;"	d
REG_EFC_FCR	../libchip/include/SAM3S.h	7139;"	d
REG_EFC_FMR	../libchip/include/SAM3S.h	7138;"	d
REG_EFC_FRR	../libchip/include/SAM3S.h	7141;"	d
REG_EFC_FSR	../libchip/include/SAM3S.h	7140;"	d
REG_GPBR_GPBR0	../libchip/include/SAM3S.h	7348;"	d
REG_GPBR_GPBR1	../libchip/include/SAM3S.h	7349;"	d
REG_GPBR_GPBR2	../libchip/include/SAM3S.h	7350;"	d
REG_GPBR_GPBR3	../libchip/include/SAM3S.h	7351;"	d
REG_GPBR_GPBR4	../libchip/include/SAM3S.h	7352;"	d
REG_GPBR_GPBR5	../libchip/include/SAM3S.h	7353;"	d
REG_GPBR_GPBR6	../libchip/include/SAM3S.h	7354;"	d
REG_GPBR_GPBR7	../libchip/include/SAM3S.h	7355;"	d
REG_HSMCI_ARGR	../libchip/include/SAM3S.h	6567;"	d
REG_HSMCI_BLKR	../libchip/include/SAM3S.h	6569;"	d
REG_HSMCI_CFG	../libchip/include/SAM3S.h	6578;"	d
REG_HSMCI_CMDR	../libchip/include/SAM3S.h	6568;"	d
REG_HSMCI_CR	../libchip/include/SAM3S.h	6563;"	d
REG_HSMCI_CSTOR	../libchip/include/SAM3S.h	6570;"	d
REG_HSMCI_DTOR	../libchip/include/SAM3S.h	6565;"	d
REG_HSMCI_FIFO	../libchip/include/SAM3S.h	6591;"	d
REG_HSMCI_IDR	../libchip/include/SAM3S.h	6576;"	d
REG_HSMCI_IER	../libchip/include/SAM3S.h	6575;"	d
REG_HSMCI_IMR	../libchip/include/SAM3S.h	6577;"	d
REG_HSMCI_MR	../libchip/include/SAM3S.h	6564;"	d
REG_HSMCI_PTCR	../libchip/include/SAM3S.h	6589;"	d
REG_HSMCI_PTSR	../libchip/include/SAM3S.h	6590;"	d
REG_HSMCI_RCR	../libchip/include/SAM3S.h	6582;"	d
REG_HSMCI_RDR	../libchip/include/SAM3S.h	6572;"	d
REG_HSMCI_RNCR	../libchip/include/SAM3S.h	6586;"	d
REG_HSMCI_RNPR	../libchip/include/SAM3S.h	6585;"	d
REG_HSMCI_RPR	../libchip/include/SAM3S.h	6581;"	d
REG_HSMCI_RSPR	../libchip/include/SAM3S.h	6571;"	d
REG_HSMCI_SDCR	../libchip/include/SAM3S.h	6566;"	d
REG_HSMCI_SR	../libchip/include/SAM3S.h	6574;"	d
REG_HSMCI_TCR	../libchip/include/SAM3S.h	6584;"	d
REG_HSMCI_TDR	../libchip/include/SAM3S.h	6573;"	d
REG_HSMCI_TNCR	../libchip/include/SAM3S.h	6588;"	d
REG_HSMCI_TNPR	../libchip/include/SAM3S.h	6587;"	d
REG_HSMCI_TPR	../libchip/include/SAM3S.h	6583;"	d
REG_HSMCI_WPMR	../libchip/include/SAM3S.h	6579;"	d
REG_HSMCI_WPSR	../libchip/include/SAM3S.h	6580;"	d
REG_MATRIX_MCFG	../libchip/include/SAM3S.h	7056;"	d
REG_MATRIX_PRAS0	../libchip/include/SAM3S.h	7058;"	d
REG_MATRIX_PRAS1	../libchip/include/SAM3S.h	7059;"	d
REG_MATRIX_PRAS2	../libchip/include/SAM3S.h	7060;"	d
REG_MATRIX_PRAS3	../libchip/include/SAM3S.h	7061;"	d
REG_MATRIX_PRAS4	../libchip/include/SAM3S.h	7062;"	d
REG_MATRIX_SCFG	../libchip/include/SAM3S.h	7057;"	d
REG_MATRIX_SMCNFCS	../libchip/include/SAM3S.h	7064;"	d
REG_MATRIX_SYSIO	../libchip/include/SAM3S.h	7063;"	d
REG_MATRIX_WPMR	../libchip/include/SAM3S.h	7065;"	d
REG_MATRIX_WPSR	../libchip/include/SAM3S.h	7066;"	d
REG_NO_EFFECT_1_ALL	../libusb/source/USBD_HAL.c	87;"	d	file:
REG_PIOA_ABCDSR	../libchip/include/SAM3S.h	7166;"	d
REG_PIOA_AIMDR	../libchip/include/SAM3S.h	7178;"	d
REG_PIOA_AIMER	../libchip/include/SAM3S.h	7177;"	d
REG_PIOA_AIMMR	../libchip/include/SAM3S.h	7179;"	d
REG_PIOA_CODR	../libchip/include/SAM3S.h	7153;"	d
REG_PIOA_ELSR	../libchip/include/SAM3S.h	7182;"	d
REG_PIOA_ESR	../libchip/include/SAM3S.h	7180;"	d
REG_PIOA_FELLSR	../libchip/include/SAM3S.h	7183;"	d
REG_PIOA_FRLHSR	../libchip/include/SAM3S.h	7185;"	d
REG_PIOA_IDR	../libchip/include/SAM3S.h	7157;"	d
REG_PIOA_IER	../libchip/include/SAM3S.h	7156;"	d
REG_PIOA_IFDR	../libchip/include/SAM3S.h	7150;"	d
REG_PIOA_IFER	../libchip/include/SAM3S.h	7149;"	d
REG_PIOA_IFSCDR	../libchip/include/SAM3S.h	7167;"	d
REG_PIOA_IFSCER	../libchip/include/SAM3S.h	7168;"	d
REG_PIOA_IFSCSR	../libchip/include/SAM3S.h	7169;"	d
REG_PIOA_IFSR	../libchip/include/SAM3S.h	7151;"	d
REG_PIOA_IMR	../libchip/include/SAM3S.h	7158;"	d
REG_PIOA_ISR	../libchip/include/SAM3S.h	7159;"	d
REG_PIOA_LOCKSR	../libchip/include/SAM3S.h	7186;"	d
REG_PIOA_LSR	../libchip/include/SAM3S.h	7181;"	d
REG_PIOA_MDDR	../libchip/include/SAM3S.h	7161;"	d
REG_PIOA_MDER	../libchip/include/SAM3S.h	7160;"	d
REG_PIOA_MDSR	../libchip/include/SAM3S.h	7162;"	d
REG_PIOA_ODR	../libchip/include/SAM3S.h	7147;"	d
REG_PIOA_ODSR	../libchip/include/SAM3S.h	7154;"	d
REG_PIOA_OER	../libchip/include/SAM3S.h	7146;"	d
REG_PIOA_OSR	../libchip/include/SAM3S.h	7148;"	d
REG_PIOA_OWDR	../libchip/include/SAM3S.h	7175;"	d
REG_PIOA_OWER	../libchip/include/SAM3S.h	7174;"	d
REG_PIOA_OWSR	../libchip/include/SAM3S.h	7176;"	d
REG_PIOA_PCIDR	../libchip/include/SAM3S.h	7192;"	d
REG_PIOA_PCIER	../libchip/include/SAM3S.h	7191;"	d
REG_PIOA_PCIMR	../libchip/include/SAM3S.h	7193;"	d
REG_PIOA_PCISR	../libchip/include/SAM3S.h	7194;"	d
REG_PIOA_PCMR	../libchip/include/SAM3S.h	7190;"	d
REG_PIOA_PCRHR	../libchip/include/SAM3S.h	7195;"	d
REG_PIOA_PDR	../libchip/include/SAM3S.h	7144;"	d
REG_PIOA_PDSR	../libchip/include/SAM3S.h	7155;"	d
REG_PIOA_PER	../libchip/include/SAM3S.h	7143;"	d
REG_PIOA_PPDDR	../libchip/include/SAM3S.h	7171;"	d
REG_PIOA_PPDER	../libchip/include/SAM3S.h	7172;"	d
REG_PIOA_PPDSR	../libchip/include/SAM3S.h	7173;"	d
REG_PIOA_PSR	../libchip/include/SAM3S.h	7145;"	d
REG_PIOA_PTCR	../libchip/include/SAM3S.h	7204;"	d
REG_PIOA_PTSR	../libchip/include/SAM3S.h	7205;"	d
REG_PIOA_PUDR	../libchip/include/SAM3S.h	7163;"	d
REG_PIOA_PUER	../libchip/include/SAM3S.h	7164;"	d
REG_PIOA_PUSR	../libchip/include/SAM3S.h	7165;"	d
REG_PIOA_RCR	../libchip/include/SAM3S.h	7197;"	d
REG_PIOA_REHLSR	../libchip/include/SAM3S.h	7184;"	d
REG_PIOA_RNCR	../libchip/include/SAM3S.h	7201;"	d
REG_PIOA_RNPR	../libchip/include/SAM3S.h	7200;"	d
REG_PIOA_RPR	../libchip/include/SAM3S.h	7196;"	d
REG_PIOA_SCDR	../libchip/include/SAM3S.h	7170;"	d
REG_PIOA_SCHMITT	../libchip/include/SAM3S.h	7189;"	d
REG_PIOA_SODR	../libchip/include/SAM3S.h	7152;"	d
REG_PIOA_TCR	../libchip/include/SAM3S.h	7199;"	d
REG_PIOA_TNCR	../libchip/include/SAM3S.h	7203;"	d
REG_PIOA_TNPR	../libchip/include/SAM3S.h	7202;"	d
REG_PIOA_TPR	../libchip/include/SAM3S.h	7198;"	d
REG_PIOA_WPMR	../libchip/include/SAM3S.h	7187;"	d
REG_PIOA_WPSR	../libchip/include/SAM3S.h	7188;"	d
REG_PIOB_ABCDSR	../libchip/include/SAM3S.h	7230;"	d
REG_PIOB_AIMDR	../libchip/include/SAM3S.h	7242;"	d
REG_PIOB_AIMER	../libchip/include/SAM3S.h	7241;"	d
REG_PIOB_AIMMR	../libchip/include/SAM3S.h	7243;"	d
REG_PIOB_CODR	../libchip/include/SAM3S.h	7217;"	d
REG_PIOB_ELSR	../libchip/include/SAM3S.h	7246;"	d
REG_PIOB_ESR	../libchip/include/SAM3S.h	7244;"	d
REG_PIOB_FELLSR	../libchip/include/SAM3S.h	7247;"	d
REG_PIOB_FRLHSR	../libchip/include/SAM3S.h	7249;"	d
REG_PIOB_IDR	../libchip/include/SAM3S.h	7221;"	d
REG_PIOB_IER	../libchip/include/SAM3S.h	7220;"	d
REG_PIOB_IFDR	../libchip/include/SAM3S.h	7214;"	d
REG_PIOB_IFER	../libchip/include/SAM3S.h	7213;"	d
REG_PIOB_IFSCDR	../libchip/include/SAM3S.h	7231;"	d
REG_PIOB_IFSCER	../libchip/include/SAM3S.h	7232;"	d
REG_PIOB_IFSCSR	../libchip/include/SAM3S.h	7233;"	d
REG_PIOB_IFSR	../libchip/include/SAM3S.h	7215;"	d
REG_PIOB_IMR	../libchip/include/SAM3S.h	7222;"	d
REG_PIOB_ISR	../libchip/include/SAM3S.h	7223;"	d
REG_PIOB_LOCKSR	../libchip/include/SAM3S.h	7250;"	d
REG_PIOB_LSR	../libchip/include/SAM3S.h	7245;"	d
REG_PIOB_MDDR	../libchip/include/SAM3S.h	7225;"	d
REG_PIOB_MDER	../libchip/include/SAM3S.h	7224;"	d
REG_PIOB_MDSR	../libchip/include/SAM3S.h	7226;"	d
REG_PIOB_ODR	../libchip/include/SAM3S.h	7211;"	d
REG_PIOB_ODSR	../libchip/include/SAM3S.h	7218;"	d
REG_PIOB_OER	../libchip/include/SAM3S.h	7210;"	d
REG_PIOB_OSR	../libchip/include/SAM3S.h	7212;"	d
REG_PIOB_OWDR	../libchip/include/SAM3S.h	7239;"	d
REG_PIOB_OWER	../libchip/include/SAM3S.h	7238;"	d
REG_PIOB_OWSR	../libchip/include/SAM3S.h	7240;"	d
REG_PIOB_PCIDR	../libchip/include/SAM3S.h	7256;"	d
REG_PIOB_PCIER	../libchip/include/SAM3S.h	7255;"	d
REG_PIOB_PCIMR	../libchip/include/SAM3S.h	7257;"	d
REG_PIOB_PCISR	../libchip/include/SAM3S.h	7258;"	d
REG_PIOB_PCMR	../libchip/include/SAM3S.h	7254;"	d
REG_PIOB_PCRHR	../libchip/include/SAM3S.h	7259;"	d
REG_PIOB_PDR	../libchip/include/SAM3S.h	7208;"	d
REG_PIOB_PDSR	../libchip/include/SAM3S.h	7219;"	d
REG_PIOB_PER	../libchip/include/SAM3S.h	7207;"	d
REG_PIOB_PPDDR	../libchip/include/SAM3S.h	7235;"	d
REG_PIOB_PPDER	../libchip/include/SAM3S.h	7236;"	d
REG_PIOB_PPDSR	../libchip/include/SAM3S.h	7237;"	d
REG_PIOB_PSR	../libchip/include/SAM3S.h	7209;"	d
REG_PIOB_PUDR	../libchip/include/SAM3S.h	7227;"	d
REG_PIOB_PUER	../libchip/include/SAM3S.h	7228;"	d
REG_PIOB_PUSR	../libchip/include/SAM3S.h	7229;"	d
REG_PIOB_REHLSR	../libchip/include/SAM3S.h	7248;"	d
REG_PIOB_SCDR	../libchip/include/SAM3S.h	7234;"	d
REG_PIOB_SCHMITT	../libchip/include/SAM3S.h	7253;"	d
REG_PIOB_SODR	../libchip/include/SAM3S.h	7216;"	d
REG_PIOB_WPMR	../libchip/include/SAM3S.h	7251;"	d
REG_PIOB_WPSR	../libchip/include/SAM3S.h	7252;"	d
REG_PIOC_ABCDSR	../libchip/include/SAM3S.h	7284;"	d
REG_PIOC_AIMDR	../libchip/include/SAM3S.h	7296;"	d
REG_PIOC_AIMER	../libchip/include/SAM3S.h	7295;"	d
REG_PIOC_AIMMR	../libchip/include/SAM3S.h	7297;"	d
REG_PIOC_CODR	../libchip/include/SAM3S.h	7271;"	d
REG_PIOC_ELSR	../libchip/include/SAM3S.h	7300;"	d
REG_PIOC_ESR	../libchip/include/SAM3S.h	7298;"	d
REG_PIOC_FELLSR	../libchip/include/SAM3S.h	7301;"	d
REG_PIOC_FRLHSR	../libchip/include/SAM3S.h	7303;"	d
REG_PIOC_IDR	../libchip/include/SAM3S.h	7275;"	d
REG_PIOC_IER	../libchip/include/SAM3S.h	7274;"	d
REG_PIOC_IFDR	../libchip/include/SAM3S.h	7268;"	d
REG_PIOC_IFER	../libchip/include/SAM3S.h	7267;"	d
REG_PIOC_IFSCDR	../libchip/include/SAM3S.h	7285;"	d
REG_PIOC_IFSCER	../libchip/include/SAM3S.h	7286;"	d
REG_PIOC_IFSCSR	../libchip/include/SAM3S.h	7287;"	d
REG_PIOC_IFSR	../libchip/include/SAM3S.h	7269;"	d
REG_PIOC_IMR	../libchip/include/SAM3S.h	7276;"	d
REG_PIOC_ISR	../libchip/include/SAM3S.h	7277;"	d
REG_PIOC_LOCKSR	../libchip/include/SAM3S.h	7304;"	d
REG_PIOC_LSR	../libchip/include/SAM3S.h	7299;"	d
REG_PIOC_MDDR	../libchip/include/SAM3S.h	7279;"	d
REG_PIOC_MDER	../libchip/include/SAM3S.h	7278;"	d
REG_PIOC_MDSR	../libchip/include/SAM3S.h	7280;"	d
REG_PIOC_ODR	../libchip/include/SAM3S.h	7265;"	d
REG_PIOC_ODSR	../libchip/include/SAM3S.h	7272;"	d
REG_PIOC_OER	../libchip/include/SAM3S.h	7264;"	d
REG_PIOC_OSR	../libchip/include/SAM3S.h	7266;"	d
REG_PIOC_OWDR	../libchip/include/SAM3S.h	7293;"	d
REG_PIOC_OWER	../libchip/include/SAM3S.h	7292;"	d
REG_PIOC_OWSR	../libchip/include/SAM3S.h	7294;"	d
REG_PIOC_PCIDR	../libchip/include/SAM3S.h	7310;"	d
REG_PIOC_PCIER	../libchip/include/SAM3S.h	7309;"	d
REG_PIOC_PCIMR	../libchip/include/SAM3S.h	7311;"	d
REG_PIOC_PCISR	../libchip/include/SAM3S.h	7312;"	d
REG_PIOC_PCMR	../libchip/include/SAM3S.h	7308;"	d
REG_PIOC_PCRHR	../libchip/include/SAM3S.h	7313;"	d
REG_PIOC_PDR	../libchip/include/SAM3S.h	7262;"	d
REG_PIOC_PDSR	../libchip/include/SAM3S.h	7273;"	d
REG_PIOC_PER	../libchip/include/SAM3S.h	7261;"	d
REG_PIOC_PPDDR	../libchip/include/SAM3S.h	7289;"	d
REG_PIOC_PPDER	../libchip/include/SAM3S.h	7290;"	d
REG_PIOC_PPDSR	../libchip/include/SAM3S.h	7291;"	d
REG_PIOC_PSR	../libchip/include/SAM3S.h	7263;"	d
REG_PIOC_PUDR	../libchip/include/SAM3S.h	7281;"	d
REG_PIOC_PUER	../libchip/include/SAM3S.h	7282;"	d
REG_PIOC_PUSR	../libchip/include/SAM3S.h	7283;"	d
REG_PIOC_REHLSR	../libchip/include/SAM3S.h	7302;"	d
REG_PIOC_SCDR	../libchip/include/SAM3S.h	7288;"	d
REG_PIOC_SCHMITT	../libchip/include/SAM3S.h	7307;"	d
REG_PIOC_SODR	../libchip/include/SAM3S.h	7270;"	d
REG_PIOC_WPMR	../libchip/include/SAM3S.h	7305;"	d
REG_PIOC_WPSR	../libchip/include/SAM3S.h	7306;"	d
REG_PMC_FOCR	../libchip/include/SAM3S.h	7087;"	d
REG_PMC_FSMR	../libchip/include/SAM3S.h	7085;"	d
REG_PMC_FSPR	../libchip/include/SAM3S.h	7086;"	d
REG_PMC_IDR	../libchip/include/SAM3S.h	7082;"	d
REG_PMC_IER	../libchip/include/SAM3S.h	7081;"	d
REG_PMC_IMR	../libchip/include/SAM3S.h	7084;"	d
REG_PMC_MCFR	../libchip/include/SAM3S.h	7075;"	d
REG_PMC_MCKR	../libchip/include/SAM3S.h	7078;"	d
REG_PMC_MOR	../libchip/include/SAM3S.h	7074;"	d
REG_PMC_OCR	../libchip/include/SAM3S.h	7093;"	d
REG_PMC_PCDR0	../libchip/include/SAM3S.h	7072;"	d
REG_PMC_PCDR1	../libchip/include/SAM3S.h	7091;"	d
REG_PMC_PCER0	../libchip/include/SAM3S.h	7071;"	d
REG_PMC_PCER1	../libchip/include/SAM3S.h	7090;"	d
REG_PMC_PCK	../libchip/include/SAM3S.h	7080;"	d
REG_PMC_PCSR0	../libchip/include/SAM3S.h	7073;"	d
REG_PMC_PCSR1	../libchip/include/SAM3S.h	7092;"	d
REG_PMC_PLLAR	../libchip/include/SAM3S.h	7076;"	d
REG_PMC_PLLBR	../libchip/include/SAM3S.h	7077;"	d
REG_PMC_SCDR	../libchip/include/SAM3S.h	7069;"	d
REG_PMC_SCER	../libchip/include/SAM3S.h	7068;"	d
REG_PMC_SCSR	../libchip/include/SAM3S.h	7070;"	d
REG_PMC_SR	../libchip/include/SAM3S.h	7083;"	d
REG_PMC_USB	../libchip/include/SAM3S.h	7079;"	d
REG_PMC_WPMR	../libchip/include/SAM3S.h	7088;"	d
REG_PMC_WPSR	../libchip/include/SAM3S.h	7089;"	d
REG_PWM_CCNT0	../libchip/include/SAM3S.h	6851;"	d
REG_PWM_CCNT1	../libchip/include/SAM3S.h	6859;"	d
REG_PWM_CCNT2	../libchip/include/SAM3S.h	6867;"	d
REG_PWM_CCNT3	../libchip/include/SAM3S.h	6875;"	d
REG_PWM_CDTY0	../libchip/include/SAM3S.h	6847;"	d
REG_PWM_CDTY1	../libchip/include/SAM3S.h	6855;"	d
REG_PWM_CDTY2	../libchip/include/SAM3S.h	6863;"	d
REG_PWM_CDTY3	../libchip/include/SAM3S.h	6871;"	d
REG_PWM_CDTYUPD0	../libchip/include/SAM3S.h	6848;"	d
REG_PWM_CDTYUPD1	../libchip/include/SAM3S.h	6856;"	d
REG_PWM_CDTYUPD2	../libchip/include/SAM3S.h	6864;"	d
REG_PWM_CDTYUPD3	../libchip/include/SAM3S.h	6872;"	d
REG_PWM_CLK	../libchip/include/SAM3S.h	6772;"	d
REG_PWM_CMP0M	../libchip/include/SAM3S.h	6816;"	d
REG_PWM_CMP0MUPD	../libchip/include/SAM3S.h	6817;"	d
REG_PWM_CMP0V	../libchip/include/SAM3S.h	6814;"	d
REG_PWM_CMP0VUPD	../libchip/include/SAM3S.h	6815;"	d
REG_PWM_CMP1M	../libchip/include/SAM3S.h	6820;"	d
REG_PWM_CMP1MUPD	../libchip/include/SAM3S.h	6821;"	d
REG_PWM_CMP1V	../libchip/include/SAM3S.h	6818;"	d
REG_PWM_CMP1VUPD	../libchip/include/SAM3S.h	6819;"	d
REG_PWM_CMP2M	../libchip/include/SAM3S.h	6824;"	d
REG_PWM_CMP2MUPD	../libchip/include/SAM3S.h	6825;"	d
REG_PWM_CMP2V	../libchip/include/SAM3S.h	6822;"	d
REG_PWM_CMP2VUPD	../libchip/include/SAM3S.h	6823;"	d
REG_PWM_CMP3M	../libchip/include/SAM3S.h	6828;"	d
REG_PWM_CMP3MUPD	../libchip/include/SAM3S.h	6829;"	d
REG_PWM_CMP3V	../libchip/include/SAM3S.h	6826;"	d
REG_PWM_CMP3VUPD	../libchip/include/SAM3S.h	6827;"	d
REG_PWM_CMP4M	../libchip/include/SAM3S.h	6832;"	d
REG_PWM_CMP4MUPD	../libchip/include/SAM3S.h	6833;"	d
REG_PWM_CMP4V	../libchip/include/SAM3S.h	6830;"	d
REG_PWM_CMP4VUPD	../libchip/include/SAM3S.h	6831;"	d
REG_PWM_CMP5M	../libchip/include/SAM3S.h	6836;"	d
REG_PWM_CMP5MUPD	../libchip/include/SAM3S.h	6837;"	d
REG_PWM_CMP5V	../libchip/include/SAM3S.h	6834;"	d
REG_PWM_CMP5VUPD	../libchip/include/SAM3S.h	6835;"	d
REG_PWM_CMP6M	../libchip/include/SAM3S.h	6840;"	d
REG_PWM_CMP6MUPD	../libchip/include/SAM3S.h	6841;"	d
REG_PWM_CMP6V	../libchip/include/SAM3S.h	6838;"	d
REG_PWM_CMP6VUPD	../libchip/include/SAM3S.h	6839;"	d
REG_PWM_CMP7M	../libchip/include/SAM3S.h	6844;"	d
REG_PWM_CMP7MUPD	../libchip/include/SAM3S.h	6845;"	d
REG_PWM_CMP7V	../libchip/include/SAM3S.h	6842;"	d
REG_PWM_CMP7VUPD	../libchip/include/SAM3S.h	6843;"	d
REG_PWM_CMR0	../libchip/include/SAM3S.h	6846;"	d
REG_PWM_CMR1	../libchip/include/SAM3S.h	6854;"	d
REG_PWM_CMR2	../libchip/include/SAM3S.h	6862;"	d
REG_PWM_CMR3	../libchip/include/SAM3S.h	6870;"	d
REG_PWM_CPRD0	../libchip/include/SAM3S.h	6849;"	d
REG_PWM_CPRD1	../libchip/include/SAM3S.h	6857;"	d
REG_PWM_CPRD2	../libchip/include/SAM3S.h	6865;"	d
REG_PWM_CPRD3	../libchip/include/SAM3S.h	6873;"	d
REG_PWM_CPRDUPD0	../libchip/include/SAM3S.h	6850;"	d
REG_PWM_CPRDUPD1	../libchip/include/SAM3S.h	6858;"	d
REG_PWM_CPRDUPD2	../libchip/include/SAM3S.h	6866;"	d
REG_PWM_CPRDUPD3	../libchip/include/SAM3S.h	6874;"	d
REG_PWM_DIS	../libchip/include/SAM3S.h	6774;"	d
REG_PWM_DT0	../libchip/include/SAM3S.h	6852;"	d
REG_PWM_DT1	../libchip/include/SAM3S.h	6860;"	d
REG_PWM_DT2	../libchip/include/SAM3S.h	6868;"	d
REG_PWM_DT3	../libchip/include/SAM3S.h	6876;"	d
REG_PWM_DTUPD0	../libchip/include/SAM3S.h	6853;"	d
REG_PWM_DTUPD1	../libchip/include/SAM3S.h	6861;"	d
REG_PWM_DTUPD2	../libchip/include/SAM3S.h	6869;"	d
REG_PWM_DTUPD3	../libchip/include/SAM3S.h	6877;"	d
REG_PWM_EL0MR	../libchip/include/SAM3S.h	6799;"	d
REG_PWM_EL1MR	../libchip/include/SAM3S.h	6800;"	d
REG_PWM_ENA	../libchip/include/SAM3S.h	6773;"	d
REG_PWM_FCR	../libchip/include/SAM3S.h	6796;"	d
REG_PWM_FMR	../libchip/include/SAM3S.h	6794;"	d
REG_PWM_FPE	../libchip/include/SAM3S.h	6798;"	d
REG_PWM_FPV	../libchip/include/SAM3S.h	6797;"	d
REG_PWM_FSR	../libchip/include/SAM3S.h	6795;"	d
REG_PWM_IDR1	../libchip/include/SAM3S.h	6777;"	d
REG_PWM_IDR2	../libchip/include/SAM3S.h	6785;"	d
REG_PWM_IER1	../libchip/include/SAM3S.h	6776;"	d
REG_PWM_IER2	../libchip/include/SAM3S.h	6784;"	d
REG_PWM_IMR1	../libchip/include/SAM3S.h	6778;"	d
REG_PWM_IMR2	../libchip/include/SAM3S.h	6786;"	d
REG_PWM_ISR1	../libchip/include/SAM3S.h	6779;"	d
REG_PWM_ISR2	../libchip/include/SAM3S.h	6787;"	d
REG_PWM_OOV	../libchip/include/SAM3S.h	6788;"	d
REG_PWM_OS	../libchip/include/SAM3S.h	6789;"	d
REG_PWM_OSC	../libchip/include/SAM3S.h	6791;"	d
REG_PWM_OSCUPD	../libchip/include/SAM3S.h	6793;"	d
REG_PWM_OSS	../libchip/include/SAM3S.h	6790;"	d
REG_PWM_OSSUPD	../libchip/include/SAM3S.h	6792;"	d
REG_PWM_PTCR	../libchip/include/SAM3S.h	6812;"	d
REG_PWM_PTSR	../libchip/include/SAM3S.h	6813;"	d
REG_PWM_RCR	../libchip/include/SAM3S.h	6805;"	d
REG_PWM_RNCR	../libchip/include/SAM3S.h	6809;"	d
REG_PWM_RNPR	../libchip/include/SAM3S.h	6808;"	d
REG_PWM_RPR	../libchip/include/SAM3S.h	6804;"	d
REG_PWM_SCM	../libchip/include/SAM3S.h	6780;"	d
REG_PWM_SCUC	../libchip/include/SAM3S.h	6781;"	d
REG_PWM_SCUP	../libchip/include/SAM3S.h	6782;"	d
REG_PWM_SCUPUPD	../libchip/include/SAM3S.h	6783;"	d
REG_PWM_SMMR	../libchip/include/SAM3S.h	6801;"	d
REG_PWM_SR	../libchip/include/SAM3S.h	6775;"	d
REG_PWM_TCR	../libchip/include/SAM3S.h	6807;"	d
REG_PWM_TNCR	../libchip/include/SAM3S.h	6811;"	d
REG_PWM_TNPR	../libchip/include/SAM3S.h	6810;"	d
REG_PWM_TPR	../libchip/include/SAM3S.h	6806;"	d
REG_PWM_WPCR	../libchip/include/SAM3S.h	6802;"	d
REG_PWM_WPSR	../libchip/include/SAM3S.h	6803;"	d
REG_RSTC_CR	../libchip/include/SAM3S.h	7315;"	d
REG_RSTC_MR	../libchip/include/SAM3S.h	7317;"	d
REG_RSTC_SR	../libchip/include/SAM3S.h	7316;"	d
REG_RTC_CALALR	../libchip/include/SAM3S.h	7340;"	d
REG_RTC_CALR	../libchip/include/SAM3S.h	7338;"	d
REG_RTC_CR	../libchip/include/SAM3S.h	7335;"	d
REG_RTC_IDR	../libchip/include/SAM3S.h	7344;"	d
REG_RTC_IER	../libchip/include/SAM3S.h	7343;"	d
REG_RTC_IMR	../libchip/include/SAM3S.h	7345;"	d
REG_RTC_MR	../libchip/include/SAM3S.h	7336;"	d
REG_RTC_SCCR	../libchip/include/SAM3S.h	7342;"	d
REG_RTC_SR	../libchip/include/SAM3S.h	7341;"	d
REG_RTC_TIMALR	../libchip/include/SAM3S.h	7339;"	d
REG_RTC_TIMR	../libchip/include/SAM3S.h	7337;"	d
REG_RTC_VER	../libchip/include/SAM3S.h	7346;"	d
REG_RTT_AR	../libchip/include/SAM3S.h	7327;"	d
REG_RTT_MR	../libchip/include/SAM3S.h	7326;"	d
REG_RTT_SR	../libchip/include/SAM3S.h	7329;"	d
REG_RTT_VR	../libchip/include/SAM3S.h	7328;"	d
REG_SMC_CYCLE0	../libchip/include/SAM3S.h	7032;"	d
REG_SMC_CYCLE1	../libchip/include/SAM3S.h	7036;"	d
REG_SMC_CYCLE2	../libchip/include/SAM3S.h	7040;"	d
REG_SMC_CYCLE3	../libchip/include/SAM3S.h	7044;"	d
REG_SMC_CYCLE4	../libchip/include/SAM3S.h	7048;"	d
REG_SMC_KEY1	../libchip/include/SAM3S.h	7051;"	d
REG_SMC_KEY2	../libchip/include/SAM3S.h	7052;"	d
REG_SMC_MODE0	../libchip/include/SAM3S.h	7033;"	d
REG_SMC_MODE1	../libchip/include/SAM3S.h	7037;"	d
REG_SMC_MODE2	../libchip/include/SAM3S.h	7041;"	d
REG_SMC_MODE3	../libchip/include/SAM3S.h	7045;"	d
REG_SMC_MODE4	../libchip/include/SAM3S.h	7049;"	d
REG_SMC_OCMS	../libchip/include/SAM3S.h	7050;"	d
REG_SMC_PULSE0	../libchip/include/SAM3S.h	7031;"	d
REG_SMC_PULSE1	../libchip/include/SAM3S.h	7035;"	d
REG_SMC_PULSE2	../libchip/include/SAM3S.h	7039;"	d
REG_SMC_PULSE3	../libchip/include/SAM3S.h	7043;"	d
REG_SMC_PULSE4	../libchip/include/SAM3S.h	7047;"	d
REG_SMC_SETUP0	../libchip/include/SAM3S.h	7030;"	d
REG_SMC_SETUP1	../libchip/include/SAM3S.h	7034;"	d
REG_SMC_SETUP2	../libchip/include/SAM3S.h	7038;"	d
REG_SMC_SETUP3	../libchip/include/SAM3S.h	7042;"	d
REG_SMC_SETUP4	../libchip/include/SAM3S.h	7046;"	d
REG_SMC_WPMR	../libchip/include/SAM3S.h	7053;"	d
REG_SMC_WPSR	../libchip/include/SAM3S.h	7054;"	d
REG_SPI_CR	../libchip/include/SAM3S.h	6622;"	d
REG_SPI_CSR	../libchip/include/SAM3S.h	6630;"	d
REG_SPI_IDR	../libchip/include/SAM3S.h	6628;"	d
REG_SPI_IER	../libchip/include/SAM3S.h	6627;"	d
REG_SPI_IMR	../libchip/include/SAM3S.h	6629;"	d
REG_SPI_MR	../libchip/include/SAM3S.h	6623;"	d
REG_SPI_PTCR	../libchip/include/SAM3S.h	6641;"	d
REG_SPI_PTSR	../libchip/include/SAM3S.h	6642;"	d
REG_SPI_RCR	../libchip/include/SAM3S.h	6634;"	d
REG_SPI_RDR	../libchip/include/SAM3S.h	6624;"	d
REG_SPI_RNCR	../libchip/include/SAM3S.h	6638;"	d
REG_SPI_RNPR	../libchip/include/SAM3S.h	6637;"	d
REG_SPI_RPR	../libchip/include/SAM3S.h	6633;"	d
REG_SPI_SR	../libchip/include/SAM3S.h	6626;"	d
REG_SPI_TCR	../libchip/include/SAM3S.h	6636;"	d
REG_SPI_TDR	../libchip/include/SAM3S.h	6625;"	d
REG_SPI_TNCR	../libchip/include/SAM3S.h	6640;"	d
REG_SPI_TNPR	../libchip/include/SAM3S.h	6639;"	d
REG_SPI_TPR	../libchip/include/SAM3S.h	6635;"	d
REG_SPI_WPMR	../libchip/include/SAM3S.h	6631;"	d
REG_SPI_WPSR	../libchip/include/SAM3S.h	6632;"	d
REG_SSC_CMR	../libchip/include/SAM3S.h	6594;"	d
REG_SSC_CR	../libchip/include/SAM3S.h	6593;"	d
REG_SSC_IDR	../libchip/include/SAM3S.h	6607;"	d
REG_SSC_IER	../libchip/include/SAM3S.h	6606;"	d
REG_SSC_IMR	../libchip/include/SAM3S.h	6608;"	d
REG_SSC_PTCR	../libchip/include/SAM3S.h	6619;"	d
REG_SSC_PTSR	../libchip/include/SAM3S.h	6620;"	d
REG_SSC_RC0R	../libchip/include/SAM3S.h	6603;"	d
REG_SSC_RC1R	../libchip/include/SAM3S.h	6604;"	d
REG_SSC_RCMR	../libchip/include/SAM3S.h	6595;"	d
REG_SSC_RCR	../libchip/include/SAM3S.h	6612;"	d
REG_SSC_RFMR	../libchip/include/SAM3S.h	6596;"	d
REG_SSC_RHR	../libchip/include/SAM3S.h	6599;"	d
REG_SSC_RNCR	../libchip/include/SAM3S.h	6616;"	d
REG_SSC_RNPR	../libchip/include/SAM3S.h	6615;"	d
REG_SSC_RPR	../libchip/include/SAM3S.h	6611;"	d
REG_SSC_RSHR	../libchip/include/SAM3S.h	6601;"	d
REG_SSC_SR	../libchip/include/SAM3S.h	6605;"	d
REG_SSC_TCMR	../libchip/include/SAM3S.h	6597;"	d
REG_SSC_TCR	../libchip/include/SAM3S.h	6614;"	d
REG_SSC_TFMR	../libchip/include/SAM3S.h	6598;"	d
REG_SSC_THR	../libchip/include/SAM3S.h	6600;"	d
REG_SSC_TNCR	../libchip/include/SAM3S.h	6618;"	d
REG_SSC_TNPR	../libchip/include/SAM3S.h	6617;"	d
REG_SSC_TPR	../libchip/include/SAM3S.h	6613;"	d
REG_SSC_TSHR	../libchip/include/SAM3S.h	6602;"	d
REG_SSC_WPMR	../libchip/include/SAM3S.h	6609;"	d
REG_SSC_WPSR	../libchip/include/SAM3S.h	6610;"	d
REG_SUPC_CR	../libchip/include/SAM3S.h	7319;"	d
REG_SUPC_MR	../libchip/include/SAM3S.h	7321;"	d
REG_SUPC_SMMR	../libchip/include/SAM3S.h	7320;"	d
REG_SUPC_SR	../libchip/include/SAM3S.h	7324;"	d
REG_SUPC_WUIR	../libchip/include/SAM3S.h	7323;"	d
REG_SUPC_WUMR	../libchip/include/SAM3S.h	7322;"	d
REG_TC0_BCR	../libchip/include/SAM3S.h	6677;"	d
REG_TC0_BMR	../libchip/include/SAM3S.h	6678;"	d
REG_TC0_CCR0	../libchip/include/SAM3S.h	6644;"	d
REG_TC0_CCR1	../libchip/include/SAM3S.h	6655;"	d
REG_TC0_CCR2	../libchip/include/SAM3S.h	6666;"	d
REG_TC0_CMR0	../libchip/include/SAM3S.h	6645;"	d
REG_TC0_CMR1	../libchip/include/SAM3S.h	6656;"	d
REG_TC0_CMR2	../libchip/include/SAM3S.h	6667;"	d
REG_TC0_CV0	../libchip/include/SAM3S.h	6647;"	d
REG_TC0_CV1	../libchip/include/SAM3S.h	6658;"	d
REG_TC0_CV2	../libchip/include/SAM3S.h	6669;"	d
REG_TC0_FMR	../libchip/include/SAM3S.h	6683;"	d
REG_TC0_IDR0	../libchip/include/SAM3S.h	6653;"	d
REG_TC0_IDR1	../libchip/include/SAM3S.h	6664;"	d
REG_TC0_IDR2	../libchip/include/SAM3S.h	6675;"	d
REG_TC0_IER0	../libchip/include/SAM3S.h	6652;"	d
REG_TC0_IER1	../libchip/include/SAM3S.h	6663;"	d
REG_TC0_IER2	../libchip/include/SAM3S.h	6674;"	d
REG_TC0_IMR0	../libchip/include/SAM3S.h	6654;"	d
REG_TC0_IMR1	../libchip/include/SAM3S.h	6665;"	d
REG_TC0_IMR2	../libchip/include/SAM3S.h	6676;"	d
REG_TC0_QIDR	../libchip/include/SAM3S.h	6680;"	d
REG_TC0_QIER	../libchip/include/SAM3S.h	6679;"	d
REG_TC0_QIMR	../libchip/include/SAM3S.h	6681;"	d
REG_TC0_QISR	../libchip/include/SAM3S.h	6682;"	d
REG_TC0_RA0	../libchip/include/SAM3S.h	6648;"	d
REG_TC0_RA1	../libchip/include/SAM3S.h	6659;"	d
REG_TC0_RA2	../libchip/include/SAM3S.h	6670;"	d
REG_TC0_RB0	../libchip/include/SAM3S.h	6649;"	d
REG_TC0_RB1	../libchip/include/SAM3S.h	6660;"	d
REG_TC0_RB2	../libchip/include/SAM3S.h	6671;"	d
REG_TC0_RC0	../libchip/include/SAM3S.h	6650;"	d
REG_TC0_RC1	../libchip/include/SAM3S.h	6661;"	d
REG_TC0_RC2	../libchip/include/SAM3S.h	6672;"	d
REG_TC0_SMMR0	../libchip/include/SAM3S.h	6646;"	d
REG_TC0_SMMR1	../libchip/include/SAM3S.h	6657;"	d
REG_TC0_SMMR2	../libchip/include/SAM3S.h	6668;"	d
REG_TC0_SR0	../libchip/include/SAM3S.h	6651;"	d
REG_TC0_SR1	../libchip/include/SAM3S.h	6662;"	d
REG_TC0_SR2	../libchip/include/SAM3S.h	6673;"	d
REG_TC0_WPMR	../libchip/include/SAM3S.h	6684;"	d
REG_TC1_BCR	../libchip/include/SAM3S.h	6719;"	d
REG_TC1_BMR	../libchip/include/SAM3S.h	6720;"	d
REG_TC1_CCR0	../libchip/include/SAM3S.h	6686;"	d
REG_TC1_CCR1	../libchip/include/SAM3S.h	6697;"	d
REG_TC1_CCR2	../libchip/include/SAM3S.h	6708;"	d
REG_TC1_CMR0	../libchip/include/SAM3S.h	6687;"	d
REG_TC1_CMR1	../libchip/include/SAM3S.h	6698;"	d
REG_TC1_CMR2	../libchip/include/SAM3S.h	6709;"	d
REG_TC1_CV0	../libchip/include/SAM3S.h	6689;"	d
REG_TC1_CV1	../libchip/include/SAM3S.h	6700;"	d
REG_TC1_CV2	../libchip/include/SAM3S.h	6711;"	d
REG_TC1_FMR	../libchip/include/SAM3S.h	6725;"	d
REG_TC1_IDR0	../libchip/include/SAM3S.h	6695;"	d
REG_TC1_IDR1	../libchip/include/SAM3S.h	6706;"	d
REG_TC1_IDR2	../libchip/include/SAM3S.h	6717;"	d
REG_TC1_IER0	../libchip/include/SAM3S.h	6694;"	d
REG_TC1_IER1	../libchip/include/SAM3S.h	6705;"	d
REG_TC1_IER2	../libchip/include/SAM3S.h	6716;"	d
REG_TC1_IMR0	../libchip/include/SAM3S.h	6696;"	d
REG_TC1_IMR1	../libchip/include/SAM3S.h	6707;"	d
REG_TC1_IMR2	../libchip/include/SAM3S.h	6718;"	d
REG_TC1_QIDR	../libchip/include/SAM3S.h	6722;"	d
REG_TC1_QIER	../libchip/include/SAM3S.h	6721;"	d
REG_TC1_QIMR	../libchip/include/SAM3S.h	6723;"	d
REG_TC1_QISR	../libchip/include/SAM3S.h	6724;"	d
REG_TC1_RA0	../libchip/include/SAM3S.h	6690;"	d
REG_TC1_RA1	../libchip/include/SAM3S.h	6701;"	d
REG_TC1_RA2	../libchip/include/SAM3S.h	6712;"	d
REG_TC1_RB0	../libchip/include/SAM3S.h	6691;"	d
REG_TC1_RB1	../libchip/include/SAM3S.h	6702;"	d
REG_TC1_RB2	../libchip/include/SAM3S.h	6713;"	d
REG_TC1_RC0	../libchip/include/SAM3S.h	6692;"	d
REG_TC1_RC1	../libchip/include/SAM3S.h	6703;"	d
REG_TC1_RC2	../libchip/include/SAM3S.h	6714;"	d
REG_TC1_SMMR0	../libchip/include/SAM3S.h	6688;"	d
REG_TC1_SMMR1	../libchip/include/SAM3S.h	6699;"	d
REG_TC1_SMMR2	../libchip/include/SAM3S.h	6710;"	d
REG_TC1_SR0	../libchip/include/SAM3S.h	6693;"	d
REG_TC1_SR1	../libchip/include/SAM3S.h	6704;"	d
REG_TC1_SR2	../libchip/include/SAM3S.h	6715;"	d
REG_TC1_WPMR	../libchip/include/SAM3S.h	6726;"	d
REG_TWI0_CR	../libchip/include/SAM3S.h	6728;"	d
REG_TWI0_CWGR	../libchip/include/SAM3S.h	6732;"	d
REG_TWI0_IADR	../libchip/include/SAM3S.h	6731;"	d
REG_TWI0_IDR	../libchip/include/SAM3S.h	6735;"	d
REG_TWI0_IER	../libchip/include/SAM3S.h	6734;"	d
REG_TWI0_IMR	../libchip/include/SAM3S.h	6736;"	d
REG_TWI0_MMR	../libchip/include/SAM3S.h	6729;"	d
REG_TWI0_PTCR	../libchip/include/SAM3S.h	6747;"	d
REG_TWI0_PTSR	../libchip/include/SAM3S.h	6748;"	d
REG_TWI0_RCR	../libchip/include/SAM3S.h	6740;"	d
REG_TWI0_RHR	../libchip/include/SAM3S.h	6737;"	d
REG_TWI0_RNCR	../libchip/include/SAM3S.h	6744;"	d
REG_TWI0_RNPR	../libchip/include/SAM3S.h	6743;"	d
REG_TWI0_RPR	../libchip/include/SAM3S.h	6739;"	d
REG_TWI0_SMR	../libchip/include/SAM3S.h	6730;"	d
REG_TWI0_SR	../libchip/include/SAM3S.h	6733;"	d
REG_TWI0_TCR	../libchip/include/SAM3S.h	6742;"	d
REG_TWI0_THR	../libchip/include/SAM3S.h	6738;"	d
REG_TWI0_TNCR	../libchip/include/SAM3S.h	6746;"	d
REG_TWI0_TNPR	../libchip/include/SAM3S.h	6745;"	d
REG_TWI0_TPR	../libchip/include/SAM3S.h	6741;"	d
REG_TWI1_CR	../libchip/include/SAM3S.h	6750;"	d
REG_TWI1_CWGR	../libchip/include/SAM3S.h	6754;"	d
REG_TWI1_IADR	../libchip/include/SAM3S.h	6753;"	d
REG_TWI1_IDR	../libchip/include/SAM3S.h	6757;"	d
REG_TWI1_IER	../libchip/include/SAM3S.h	6756;"	d
REG_TWI1_IMR	../libchip/include/SAM3S.h	6758;"	d
REG_TWI1_MMR	../libchip/include/SAM3S.h	6751;"	d
REG_TWI1_PTCR	../libchip/include/SAM3S.h	6769;"	d
REG_TWI1_PTSR	../libchip/include/SAM3S.h	6770;"	d
REG_TWI1_RCR	../libchip/include/SAM3S.h	6762;"	d
REG_TWI1_RHR	../libchip/include/SAM3S.h	6759;"	d
REG_TWI1_RNCR	../libchip/include/SAM3S.h	6766;"	d
REG_TWI1_RNPR	../libchip/include/SAM3S.h	6765;"	d
REG_TWI1_RPR	../libchip/include/SAM3S.h	6761;"	d
REG_TWI1_SMR	../libchip/include/SAM3S.h	6752;"	d
REG_TWI1_SR	../libchip/include/SAM3S.h	6755;"	d
REG_TWI1_TCR	../libchip/include/SAM3S.h	6764;"	d
REG_TWI1_THR	../libchip/include/SAM3S.h	6760;"	d
REG_TWI1_TNCR	../libchip/include/SAM3S.h	6768;"	d
REG_TWI1_TNPR	../libchip/include/SAM3S.h	6767;"	d
REG_TWI1_TPR	../libchip/include/SAM3S.h	6763;"	d
REG_UART0_BRGR	../libchip/include/SAM3S.h	7103;"	d
REG_UART0_CR	../libchip/include/SAM3S.h	7095;"	d
REG_UART0_IDR	../libchip/include/SAM3S.h	7098;"	d
REG_UART0_IER	../libchip/include/SAM3S.h	7097;"	d
REG_UART0_IMR	../libchip/include/SAM3S.h	7099;"	d
REG_UART0_MR	../libchip/include/SAM3S.h	7096;"	d
REG_UART0_PTCR	../libchip/include/SAM3S.h	7112;"	d
REG_UART0_PTSR	../libchip/include/SAM3S.h	7113;"	d
REG_UART0_RCR	../libchip/include/SAM3S.h	7105;"	d
REG_UART0_RHR	../libchip/include/SAM3S.h	7101;"	d
REG_UART0_RNCR	../libchip/include/SAM3S.h	7109;"	d
REG_UART0_RNPR	../libchip/include/SAM3S.h	7108;"	d
REG_UART0_RPR	../libchip/include/SAM3S.h	7104;"	d
REG_UART0_SR	../libchip/include/SAM3S.h	7100;"	d
REG_UART0_TCR	../libchip/include/SAM3S.h	7107;"	d
REG_UART0_THR	../libchip/include/SAM3S.h	7102;"	d
REG_UART0_TNCR	../libchip/include/SAM3S.h	7111;"	d
REG_UART0_TNPR	../libchip/include/SAM3S.h	7110;"	d
REG_UART0_TPR	../libchip/include/SAM3S.h	7106;"	d
REG_UART1_BRGR	../libchip/include/SAM3S.h	7126;"	d
REG_UART1_CR	../libchip/include/SAM3S.h	7118;"	d
REG_UART1_IDR	../libchip/include/SAM3S.h	7121;"	d
REG_UART1_IER	../libchip/include/SAM3S.h	7120;"	d
REG_UART1_IMR	../libchip/include/SAM3S.h	7122;"	d
REG_UART1_MR	../libchip/include/SAM3S.h	7119;"	d
REG_UART1_PTCR	../libchip/include/SAM3S.h	7135;"	d
REG_UART1_PTSR	../libchip/include/SAM3S.h	7136;"	d
REG_UART1_RCR	../libchip/include/SAM3S.h	7128;"	d
REG_UART1_RHR	../libchip/include/SAM3S.h	7124;"	d
REG_UART1_RNCR	../libchip/include/SAM3S.h	7132;"	d
REG_UART1_RNPR	../libchip/include/SAM3S.h	7131;"	d
REG_UART1_RPR	../libchip/include/SAM3S.h	7127;"	d
REG_UART1_SR	../libchip/include/SAM3S.h	7123;"	d
REG_UART1_TCR	../libchip/include/SAM3S.h	7130;"	d
REG_UART1_THR	../libchip/include/SAM3S.h	7125;"	d
REG_UART1_TNCR	../libchip/include/SAM3S.h	7134;"	d
REG_UART1_TNPR	../libchip/include/SAM3S.h	7133;"	d
REG_UART1_TPR	../libchip/include/SAM3S.h	7129;"	d
REG_UDP_CSR	../libchip/include/SAM3S.h	6944;"	d
REG_UDP_FADDR	../libchip/include/SAM3S.h	6937;"	d
REG_UDP_FDR	../libchip/include/SAM3S.h	6945;"	d
REG_UDP_FRM_NUM	../libchip/include/SAM3S.h	6935;"	d
REG_UDP_GLB_STAT	../libchip/include/SAM3S.h	6936;"	d
REG_UDP_ICR	../libchip/include/SAM3S.h	6942;"	d
REG_UDP_IDR	../libchip/include/SAM3S.h	6939;"	d
REG_UDP_IER	../libchip/include/SAM3S.h	6938;"	d
REG_UDP_IMR	../libchip/include/SAM3S.h	6940;"	d
REG_UDP_ISR	../libchip/include/SAM3S.h	6941;"	d
REG_UDP_RST_EP	../libchip/include/SAM3S.h	6943;"	d
REG_UDP_TXVC	../libchip/include/SAM3S.h	6946;"	d
REG_USART0_BRGR	../libchip/include/SAM3S.h	6887;"	d
REG_USART0_CR	../libchip/include/SAM3S.h	6879;"	d
REG_USART0_CSR	../libchip/include/SAM3S.h	6884;"	d
REG_USART0_FIDI	../libchip/include/SAM3S.h	6890;"	d
REG_USART0_IDR	../libchip/include/SAM3S.h	6882;"	d
REG_USART0_IER	../libchip/include/SAM3S.h	6881;"	d
REG_USART0_IF	../libchip/include/SAM3S.h	6892;"	d
REG_USART0_IMR	../libchip/include/SAM3S.h	6883;"	d
REG_USART0_MAN	../libchip/include/SAM3S.h	6893;"	d
REG_USART0_MR	../libchip/include/SAM3S.h	6880;"	d
REG_USART0_NER	../libchip/include/SAM3S.h	6891;"	d
REG_USART0_PTCR	../libchip/include/SAM3S.h	6904;"	d
REG_USART0_PTSR	../libchip/include/SAM3S.h	6905;"	d
REG_USART0_RCR	../libchip/include/SAM3S.h	6897;"	d
REG_USART0_RHR	../libchip/include/SAM3S.h	6885;"	d
REG_USART0_RNCR	../libchip/include/SAM3S.h	6901;"	d
REG_USART0_RNPR	../libchip/include/SAM3S.h	6900;"	d
REG_USART0_RPR	../libchip/include/SAM3S.h	6896;"	d
REG_USART0_RTOR	../libchip/include/SAM3S.h	6888;"	d
REG_USART0_TCR	../libchip/include/SAM3S.h	6899;"	d
REG_USART0_THR	../libchip/include/SAM3S.h	6886;"	d
REG_USART0_TNCR	../libchip/include/SAM3S.h	6903;"	d
REG_USART0_TNPR	../libchip/include/SAM3S.h	6902;"	d
REG_USART0_TPR	../libchip/include/SAM3S.h	6898;"	d
REG_USART0_TTGR	../libchip/include/SAM3S.h	6889;"	d
REG_USART0_WPMR	../libchip/include/SAM3S.h	6894;"	d
REG_USART0_WPSR	../libchip/include/SAM3S.h	6895;"	d
REG_USART1_BRGR	../libchip/include/SAM3S.h	6915;"	d
REG_USART1_CR	../libchip/include/SAM3S.h	6907;"	d
REG_USART1_CSR	../libchip/include/SAM3S.h	6912;"	d
REG_USART1_FIDI	../libchip/include/SAM3S.h	6918;"	d
REG_USART1_IDR	../libchip/include/SAM3S.h	6910;"	d
REG_USART1_IER	../libchip/include/SAM3S.h	6909;"	d
REG_USART1_IF	../libchip/include/SAM3S.h	6920;"	d
REG_USART1_IMR	../libchip/include/SAM3S.h	6911;"	d
REG_USART1_MAN	../libchip/include/SAM3S.h	6921;"	d
REG_USART1_MR	../libchip/include/SAM3S.h	6908;"	d
REG_USART1_NER	../libchip/include/SAM3S.h	6919;"	d
REG_USART1_PTCR	../libchip/include/SAM3S.h	6932;"	d
REG_USART1_PTSR	../libchip/include/SAM3S.h	6933;"	d
REG_USART1_RCR	../libchip/include/SAM3S.h	6925;"	d
REG_USART1_RHR	../libchip/include/SAM3S.h	6913;"	d
REG_USART1_RNCR	../libchip/include/SAM3S.h	6929;"	d
REG_USART1_RNPR	../libchip/include/SAM3S.h	6928;"	d
REG_USART1_RPR	../libchip/include/SAM3S.h	6924;"	d
REG_USART1_RTOR	../libchip/include/SAM3S.h	6916;"	d
REG_USART1_TCR	../libchip/include/SAM3S.h	6927;"	d
REG_USART1_THR	../libchip/include/SAM3S.h	6914;"	d
REG_USART1_TNCR	../libchip/include/SAM3S.h	6931;"	d
REG_USART1_TNPR	../libchip/include/SAM3S.h	6930;"	d
REG_USART1_TPR	../libchip/include/SAM3S.h	6926;"	d
REG_USART1_TTGR	../libchip/include/SAM3S.h	6917;"	d
REG_USART1_WPMR	../libchip/include/SAM3S.h	6922;"	d
REG_USART1_WPSR	../libchip/include/SAM3S.h	6923;"	d
REG_WDT_CR	../libchip/include/SAM3S.h	7331;"	d
REG_WDT_MR	../libchip/include/SAM3S.h	7332;"	d
REG_WDT_SR	../libchip/include/SAM3S.h	7333;"	d
RESERVED0	../libchip/cmsis/core_cm3.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon44
RESERVED0	../libchip/cmsis/core_cm3.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon39
RESERVED0	../libchip/cmsis/core_cm3.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon42
RESERVED1	../libchip/cmsis/core_cm3.h	/^       uint32_t RESERVED1;$/;"	m	struct:__anon44
RESERVED1	../libchip/cmsis/core_cm3.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon42
RESERVED2	../libchip/cmsis/core_cm3.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon42
RESERVED2	../libchip/cmsis/core_cm3.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon39
RESERVED3	../libchip/cmsis/core_cm3.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon39
RESERVED3	../libchip/cmsis/core_cm3.h	/^       uint32_t RESERVED3[29];$/;"	m	struct:__anon42
RESERVED4	../libchip/cmsis/core_cm3.h	/^       uint32_t RESERVED4[43];$/;"	m	struct:__anon42
RESERVED4	../libchip/cmsis/core_cm3.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon39
RESERVED5	../libchip/cmsis/core_cm3.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon39
RESERVED5	../libchip/cmsis/core_cm3.h	/^       uint32_t RESERVED5[6];$/;"	m	struct:__anon42
RNR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t RNR;                          \/*!< Offset: 0x08  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon45
RSERVED1	../libchip/cmsis/core_cm3.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon39
RSTC	../libchip/include/SAM3S.h	7442;"	d
RSTC_CR	../libchip/include/SAM3S.h	/^  WoReg RSTC_CR; \/**< \\brief (Rstc Offset: 0x00) Control Register *\/$/;"	m	struct:__anon22
RSTC_CR_EXTRST	../libchip/include/SAM3S.h	4391;"	d
RSTC_CR_KEY	../libchip/include/SAM3S.h	4394;"	d
RSTC_CR_KEY_Msk	../libchip/include/SAM3S.h	4393;"	d
RSTC_CR_KEY_Pos	../libchip/include/SAM3S.h	4392;"	d
RSTC_CR_PERRST	../libchip/include/SAM3S.h	4390;"	d
RSTC_CR_PROCRST	../libchip/include/SAM3S.h	4389;"	d
RSTC_IRQn	../libchip/include/SAM3S.h	/^  RSTC_IRQn            =  1, \/**<  1 SAM3S Reset Controller (RSTC) *\/$/;"	e	enum:IRQn
RSTC_IrqHandler	../libchip/source/exceptions.c	/^WEAK void RSTC_IrqHandler( void )$/;"	f
RSTC_MR	../libchip/include/SAM3S.h	/^  RwReg RSTC_MR; \/**< \\brief (Rstc Offset: 0x08) Mode Register *\/$/;"	m	struct:__anon22
RSTC_MR_ERSTL	../libchip/include/SAM3S.h	4406;"	d
RSTC_MR_ERSTL_Msk	../libchip/include/SAM3S.h	4405;"	d
RSTC_MR_ERSTL_Pos	../libchip/include/SAM3S.h	4404;"	d
RSTC_MR_KEY	../libchip/include/SAM3S.h	4409;"	d
RSTC_MR_KEY_Msk	../libchip/include/SAM3S.h	4408;"	d
RSTC_MR_KEY_Pos	../libchip/include/SAM3S.h	4407;"	d
RSTC_MR_URSTEN	../libchip/include/SAM3S.h	4402;"	d
RSTC_MR_URSTIEN	../libchip/include/SAM3S.h	4403;"	d
RSTC_SR	../libchip/include/SAM3S.h	/^  RoReg RSTC_SR; \/**< \\brief (Rstc Offset: 0x04) Status Register *\/$/;"	m	struct:__anon22
RSTC_SR_NRSTL	../libchip/include/SAM3S.h	4399;"	d
RSTC_SR_RSTTYP_Msk	../libchip/include/SAM3S.h	4398;"	d
RSTC_SR_RSTTYP_Pos	../libchip/include/SAM3S.h	4397;"	d
RSTC_SR_SRCMP	../libchip/include/SAM3S.h	4400;"	d
RSTC_SR_URSTS	../libchip/include/SAM3S.h	4396;"	d
RTC	../libchip/include/SAM3S.h	7446;"	d
RTC_CALALR	../libchip/include/SAM3S.h	/^  RwReg RTC_CALALR; \/**< \\brief (Rtc Offset: 0x14) Calendar Alarm Register *\/$/;"	m	struct:__anon23
RTC_CALALR_DATE	../libchip/include/SAM3S.h	4500;"	d
RTC_CALALR_DATEEN	../libchip/include/SAM3S.h	4501;"	d
RTC_CALALR_DATE_Msk	../libchip/include/SAM3S.h	4499;"	d
RTC_CALALR_DATE_Pos	../libchip/include/SAM3S.h	4498;"	d
RTC_CALALR_MONTH	../libchip/include/SAM3S.h	4496;"	d
RTC_CALALR_MONTH_Msk	../libchip/include/SAM3S.h	4495;"	d
RTC_CALALR_MONTH_Pos	../libchip/include/SAM3S.h	4494;"	d
RTC_CALALR_MTHEN	../libchip/include/SAM3S.h	4497;"	d
RTC_CALR	../libchip/include/SAM3S.h	/^  RwReg RTC_CALR;   \/**< \\brief (Rtc Offset: 0x0C) Calendar Register *\/$/;"	m	struct:__anon23
RTC_CALR_CENT	../libchip/include/SAM3S.h	4466;"	d
RTC_CALR_CENT_Msk	../libchip/include/SAM3S.h	4465;"	d
RTC_CALR_CENT_Pos	../libchip/include/SAM3S.h	4464;"	d
RTC_CALR_DATE	../libchip/include/SAM3S.h	4478;"	d
RTC_CALR_DATE_Msk	../libchip/include/SAM3S.h	4477;"	d
RTC_CALR_DATE_Pos	../libchip/include/SAM3S.h	4476;"	d
RTC_CALR_DAY	../libchip/include/SAM3S.h	4475;"	d
RTC_CALR_DAY_Msk	../libchip/include/SAM3S.h	4474;"	d
RTC_CALR_DAY_Pos	../libchip/include/SAM3S.h	4473;"	d
RTC_CALR_MONTH	../libchip/include/SAM3S.h	4472;"	d
RTC_CALR_MONTH_Msk	../libchip/include/SAM3S.h	4471;"	d
RTC_CALR_MONTH_Pos	../libchip/include/SAM3S.h	4470;"	d
RTC_CALR_YEAR	../libchip/include/SAM3S.h	4469;"	d
RTC_CALR_YEAR_Msk	../libchip/include/SAM3S.h	4468;"	d
RTC_CALR_YEAR_Pos	../libchip/include/SAM3S.h	4467;"	d
RTC_CENT_BIT_LEN_MASK	../libchip/include/rtc.h	54;"	d
RTC_CR	../libchip/include/SAM3S.h	/^  RwReg RTC_CR;     \/**< \\brief (Rtc Offset: 0x00) Control Register *\/$/;"	m	struct:__anon23
RTC_CR_CALEVSEL_MONTH	../libchip/include/SAM3S.h	4448;"	d
RTC_CR_CALEVSEL_Msk	../libchip/include/SAM3S.h	4446;"	d
RTC_CR_CALEVSEL_Pos	../libchip/include/SAM3S.h	4445;"	d
RTC_CR_CALEVSEL_WEEK	../libchip/include/SAM3S.h	4447;"	d
RTC_CR_CALEVSEL_YEAR	../libchip/include/SAM3S.h	4449;"	d
RTC_CR_TIMEVSEL_HOUR	../libchip/include/SAM3S.h	4442;"	d
RTC_CR_TIMEVSEL_MIDNIGHT	../libchip/include/SAM3S.h	4443;"	d
RTC_CR_TIMEVSEL_MINUTE	../libchip/include/SAM3S.h	4441;"	d
RTC_CR_TIMEVSEL_Msk	../libchip/include/SAM3S.h	4440;"	d
RTC_CR_TIMEVSEL_NOON	../libchip/include/SAM3S.h	4444;"	d
RTC_CR_TIMEVSEL_Pos	../libchip/include/SAM3S.h	4439;"	d
RTC_CR_UPDCAL	../libchip/include/SAM3S.h	4438;"	d
RTC_CR_UPDTIM	../libchip/include/SAM3S.h	4437;"	d
RTC_ClearSCCR	../libchip/source/rtc.c	/^extern void RTC_ClearSCCR( Rtc* pRtc, uint32_t dwMask )$/;"	f
RTC_DATE_BIT_LEN_MASK	../libchip/include/rtc.h	57;"	d
RTC_DisableIt	../libchip/source/rtc.c	/^extern void RTC_DisableIt( Rtc* pRtc, uint32_t dwSources )$/;"	f
RTC_EnableIt	../libchip/source/rtc.c	/^extern void RTC_EnableIt( Rtc* pRtc, uint32_t dwSources )$/;"	f
RTC_GetDate	../libchip/source/rtc.c	/^extern void RTC_GetDate( Rtc* pRtc, uint16_t *pwYear, uint8_t *pucMonth, uint8_t *pucDay, uint8_t *pucWeek )$/;"	f
RTC_GetHourMode	../libchip/source/rtc.c	/^extern uint32_t RTC_GetHourMode( Rtc* pRtc )$/;"	f
RTC_GetSR	../libchip/source/rtc.c	/^extern uint32_t RTC_GetSR( Rtc* pRtc, uint32_t dwMask )$/;"	f
RTC_GetTime	../libchip/source/rtc.c	/^extern void RTC_GetTime( Rtc* pRtc, uint8_t *pucHour, uint8_t *pucMinute, uint8_t *pucSecond )$/;"	f
RTC_HOUR_BIT_LEN_MASK	../libchip/include/rtc.h	51;"	d
RTC_IDR	../libchip/include/SAM3S.h	/^  WoReg RTC_IDR;    \/**< \\brief (Rtc Offset: 0x24) Interrupt Disable Register *\/$/;"	m	struct:__anon23
RTC_IDR_ACKDIS	../libchip/include/SAM3S.h	4521;"	d
RTC_IDR_ALRDIS	../libchip/include/SAM3S.h	4522;"	d
RTC_IDR_CALDIS	../libchip/include/SAM3S.h	4525;"	d
RTC_IDR_SECDIS	../libchip/include/SAM3S.h	4523;"	d
RTC_IDR_TIMDIS	../libchip/include/SAM3S.h	4524;"	d
RTC_IER	../libchip/include/SAM3S.h	/^  WoReg RTC_IER;    \/**< \\brief (Rtc Offset: 0x20) Interrupt Enable Register *\/$/;"	m	struct:__anon23
RTC_IER_ACKEN	../libchip/include/SAM3S.h	4515;"	d
RTC_IER_ALREN	../libchip/include/SAM3S.h	4516;"	d
RTC_IER_CALEN	../libchip/include/SAM3S.h	4519;"	d
RTC_IER_SECEN	../libchip/include/SAM3S.h	4517;"	d
RTC_IER_TIMEN	../libchip/include/SAM3S.h	4518;"	d
RTC_IMR	../libchip/include/SAM3S.h	/^  RoReg RTC_IMR;    \/**< \\brief (Rtc Offset: 0x28) Interrupt Mask Register *\/$/;"	m	struct:__anon23
RTC_IMR_ACK	../libchip/include/SAM3S.h	4527;"	d
RTC_IMR_ALR	../libchip/include/SAM3S.h	4528;"	d
RTC_IMR_CAL	../libchip/include/SAM3S.h	4531;"	d
RTC_IMR_SEC	../libchip/include/SAM3S.h	4529;"	d
RTC_IMR_TIM	../libchip/include/SAM3S.h	4530;"	d
RTC_IRQn	../libchip/include/SAM3S.h	/^  RTC_IRQn             =  2, \/**<  2 SAM3S Real Time Clock (RTC) *\/$/;"	e	enum:IRQn
RTC_IrqHandler	../libchip/source/exceptions.c	/^WEAK void RTC_IrqHandler( void )$/;"	f
RTC_MIN_BIT_LEN_MASK	../libchip/include/rtc.h	52;"	d
RTC_MONTH_BIT_LEN_MASK	../libchip/include/rtc.h	56;"	d
RTC_MR	../libchip/include/SAM3S.h	/^  RwReg RTC_MR;     \/**< \\brief (Rtc Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon23
RTC_MR_HRMOD	../libchip/include/SAM3S.h	4451;"	d
RTC_SCCR	../libchip/include/SAM3S.h	/^  WoReg RTC_SCCR;   \/**< \\brief (Rtc Offset: 0x1C) Status Clear Command Register *\/$/;"	m	struct:__anon23
RTC_SCCR_ACKCLR	../libchip/include/SAM3S.h	4509;"	d
RTC_SCCR_ALRCLR	../libchip/include/SAM3S.h	4510;"	d
RTC_SCCR_CALCLR	../libchip/include/SAM3S.h	4513;"	d
RTC_SCCR_SECCLR	../libchip/include/SAM3S.h	4511;"	d
RTC_SCCR_TIMCLR	../libchip/include/SAM3S.h	4512;"	d
RTC_SEC_BIT_LEN_MASK	../libchip/include/rtc.h	53;"	d
RTC_SR	../libchip/include/SAM3S.h	/^  RoReg RTC_SR;     \/**< \\brief (Rtc Offset: 0x18) Status Register *\/$/;"	m	struct:__anon23
RTC_SR_ACKUPD	../libchip/include/SAM3S.h	4503;"	d
RTC_SR_ALARM	../libchip/include/SAM3S.h	4504;"	d
RTC_SR_CALEV	../libchip/include/SAM3S.h	4507;"	d
RTC_SR_SEC	../libchip/include/SAM3S.h	4505;"	d
RTC_SR_TIMEV	../libchip/include/SAM3S.h	4506;"	d
RTC_SetDate	../libchip/source/rtc.c	/^extern int RTC_SetDate( Rtc* pRtc, uint16_t wYear, uint8_t ucMonth, uint8_t ucDay, uint8_t ucWeek )$/;"	f
RTC_SetDateAlarm	../libchip/source/rtc.c	/^extern int RTC_SetDateAlarm( Rtc* pRtc, uint8_t *pucMonth, uint8_t *pucDay )$/;"	f
RTC_SetHourMode	../libchip/source/rtc.c	/^extern void RTC_SetHourMode( Rtc* pRtc, uint32_t dwMode )$/;"	f
RTC_SetTime	../libchip/source/rtc.c	/^extern int RTC_SetTime( Rtc* pRtc, uint8_t ucHour, uint8_t ucMinute, uint8_t ucSecond )$/;"	f
RTC_SetTimeAlarm	../libchip/source/rtc.c	/^extern int RTC_SetTimeAlarm( Rtc* pRtc, uint8_t *pucHour, uint8_t *pucMinute, uint8_t *pucSecond )$/;"	f
RTC_TIMALR	../libchip/include/SAM3S.h	/^  RwReg RTC_TIMALR; \/**< \\brief (Rtc Offset: 0x10) Time Alarm Register *\/$/;"	m	struct:__anon23
RTC_TIMALR_AMPM	../libchip/include/SAM3S.h	4491;"	d
RTC_TIMALR_HOUR	../libchip/include/SAM3S.h	4490;"	d
RTC_TIMALR_HOUREN	../libchip/include/SAM3S.h	4492;"	d
RTC_TIMALR_HOUR_Msk	../libchip/include/SAM3S.h	4489;"	d
RTC_TIMALR_HOUR_Pos	../libchip/include/SAM3S.h	4488;"	d
RTC_TIMALR_MIN	../libchip/include/SAM3S.h	4486;"	d
RTC_TIMALR_MINEN	../libchip/include/SAM3S.h	4487;"	d
RTC_TIMALR_MIN_Msk	../libchip/include/SAM3S.h	4485;"	d
RTC_TIMALR_MIN_Pos	../libchip/include/SAM3S.h	4484;"	d
RTC_TIMALR_SEC	../libchip/include/SAM3S.h	4482;"	d
RTC_TIMALR_SECEN	../libchip/include/SAM3S.h	4483;"	d
RTC_TIMALR_SEC_Msk	../libchip/include/SAM3S.h	4481;"	d
RTC_TIMALR_SEC_Pos	../libchip/include/SAM3S.h	4480;"	d
RTC_TIMR	../libchip/include/SAM3S.h	/^  RwReg RTC_TIMR;   \/**< \\brief (Rtc Offset: 0x08) Time Register *\/$/;"	m	struct:__anon23
RTC_TIMR_AMPM	../libchip/include/SAM3S.h	4462;"	d
RTC_TIMR_HOUR	../libchip/include/SAM3S.h	4461;"	d
RTC_TIMR_HOUR_Msk	../libchip/include/SAM3S.h	4460;"	d
RTC_TIMR_HOUR_Pos	../libchip/include/SAM3S.h	4459;"	d
RTC_TIMR_MIN	../libchip/include/SAM3S.h	4458;"	d
RTC_TIMR_MIN_Msk	../libchip/include/SAM3S.h	4457;"	d
RTC_TIMR_MIN_Pos	../libchip/include/SAM3S.h	4456;"	d
RTC_TIMR_SEC	../libchip/include/SAM3S.h	4455;"	d
RTC_TIMR_SEC_Msk	../libchip/include/SAM3S.h	4454;"	d
RTC_TIMR_SEC_Pos	../libchip/include/SAM3S.h	4453;"	d
RTC_VER	../libchip/include/SAM3S.h	/^  RoReg RTC_VER;    \/**< \\brief (Rtc Offset: 0x2C) Valid Entry Register *\/$/;"	m	struct:__anon23
RTC_VER_NVCAL	../libchip/include/SAM3S.h	4534;"	d
RTC_VER_NVCALALR	../libchip/include/SAM3S.h	4536;"	d
RTC_VER_NVTIM	../libchip/include/SAM3S.h	4533;"	d
RTC_VER_NVTIMALR	../libchip/include/SAM3S.h	4535;"	d
RTC_WEEK_BIT_LEN_MASK	../libchip/include/rtc.h	58;"	d
RTC_YEAR_BIT_LEN_MASK	../libchip/include/rtc.h	55;"	d
RTT	../libchip/include/SAM3S.h	7444;"	d
RTT_AR	../libchip/include/SAM3S.h	/^  RwReg RTT_AR; \/**< \\brief (Rtt Offset: 0x04) Alarm Register *\/$/;"	m	struct:__anon24
RTT_AR_ALMV	../libchip/include/SAM3S.h	4565;"	d
RTT_AR_ALMV_Msk	../libchip/include/SAM3S.h	4564;"	d
RTT_AR_ALMV_Pos	../libchip/include/SAM3S.h	4563;"	d
RTT_EnableIT	../libchip/source/rtt.c	/^void RTT_EnableIT(Rtt *rtt, uint32_t sources)$/;"	f
RTT_GetStatus	../libchip/source/rtt.c	/^uint32_t RTT_GetStatus(Rtt *rtt)$/;"	f
RTT_GetTime	../libchip/source/rtt.c	/^uint32_t RTT_GetTime(Rtt *rtt)$/;"	f
RTT_IRQn	../libchip/include/SAM3S.h	/^  RTT_IRQn             =  3, \/**<  3 SAM3S Real Time Timer (RTT) *\/$/;"	e	enum:IRQn
RTT_IrqHandler	../libchip/source/exceptions.c	/^WEAK void RTT_IrqHandler( void )$/;"	f
RTT_MR	../libchip/include/SAM3S.h	/^  RwReg RTT_MR; \/**< \\brief (Rtt Offset: 0x00) Mode Register *\/$/;"	m	struct:__anon24
RTT_MR_ALMIEN	../libchip/include/SAM3S.h	4559;"	d
RTT_MR_RTPRES	../libchip/include/SAM3S.h	4558;"	d
RTT_MR_RTPRES_Msk	../libchip/include/SAM3S.h	4557;"	d
RTT_MR_RTPRES_Pos	../libchip/include/SAM3S.h	4556;"	d
RTT_MR_RTTINCIEN	../libchip/include/SAM3S.h	4560;"	d
RTT_MR_RTTRST	../libchip/include/SAM3S.h	4561;"	d
RTT_SR	../libchip/include/SAM3S.h	/^  RoReg RTT_SR; \/**< \\brief (Rtt Offset: 0x0C) Status Register *\/$/;"	m	struct:__anon24
RTT_SR_ALMS	../libchip/include/SAM3S.h	4570;"	d
RTT_SR_RTTINC	../libchip/include/SAM3S.h	4571;"	d
RTT_SetAlarm	../libchip/source/rtt.c	/^void RTT_SetAlarm(Rtt *pRtt, uint32_t time)$/;"	f
RTT_SetPrescaler	../libchip/source/rtt.c	/^void RTT_SetPrescaler(Rtt *rtt, uint16_t prescaler)$/;"	f
RTT_VR	../libchip/include/SAM3S.h	/^  RoReg RTT_VR; \/**< \\brief (Rtt Offset: 0x08) Value Register *\/$/;"	m	struct:__anon24
RTT_VR_CRTV_Msk	../libchip/include/SAM3S.h	4568;"	d
RTT_VR_CRTV_Pos	../libchip/include/SAM3S.h	4567;"	d
RULES	Makefile	/^define RULES$/;"	m
RXBUFFERSIZE	board/usb_console.c	37;"	d	file:
Reserved1	../libchip/include/SAM3S.h	/^  RwReg         Reserved1[12];$/;"	m	struct:__anon26
Reserved1	../libchip/include/SAM3S.h	/^  RwReg      Reserved1[1];$/;"	m	struct:__anon21
Reserved1	../libchip/include/SAM3S.h	/^  RwReg      Reserved1[1];$/;"	m	struct:__anon30
Reserved1	../libchip/include/SAM3S.h	/^  RwReg      Reserved1[2];$/;"	m	struct:__anon31
Reserved1	../libchip/include/SAM3S.h	/^  RwReg Reserved1[12];$/;"	m	struct:__anon15
Reserved1	../libchip/include/SAM3S.h	/^  RwReg Reserved1[1];$/;"	m	struct:__anon10
Reserved1	../libchip/include/SAM3S.h	/^  RwReg Reserved1[1];$/;"	m	struct:__anon17
Reserved1	../libchip/include/SAM3S.h	/^  RwReg Reserved1[1];$/;"	m	struct:__anon18
Reserved1	../libchip/include/SAM3S.h	/^  RwReg Reserved1[1];$/;"	m	struct:__anon34
Reserved1	../libchip/include/SAM3S.h	/^  RwReg Reserved1[1];$/;"	m	struct:__anon8
Reserved1	../libchip/include/SAM3S.h	/^  RwReg Reserved1[2];$/;"	m	struct:__anon11
Reserved1	../libchip/include/SAM3S.h	/^  RwReg Reserved1[2];$/;"	m	struct:__anon14
Reserved1	../libchip/include/SAM3S.h	/^  RwReg Reserved1[2];$/;"	m	struct:__anon28
Reserved1	../libchip/include/SAM3S.h	/^  RwReg Reserved1[3];$/;"	m	struct:__anon32
Reserved1	../libchip/include/SAM3S.h	/^  RwReg Reserved1[4];$/;"	m	struct:__anon27
Reserved1	../libchip/include/SAM3S.h	/^  RwReg Reserved1[55];$/;"	m	struct:__anon33
Reserved1	../libchip/include/SAM3S.h	/^  RwReg Reserved1[5];$/;"	m	struct:__anon35
Reserved1	../libchip/include/SAM3S.h	/^  RwReg Reserved1[64];$/;"	m	struct:__anon16
Reserved1	../libchip/include/SAM3S.h	/^  RwReg Reserved1[7];$/;"	m	struct:__anon7
Reserved10	../libchip/include/SAM3S.h	/^  RwReg Reserved10[1];$/;"	m	struct:__anon17
Reserved10	../libchip/include/SAM3S.h	/^  RwReg Reserved10[49];$/;"	m	struct:__anon15
Reserved11	../libchip/include/SAM3S.h	/^  RwReg Reserved11[1];$/;"	m	struct:__anon17
Reserved12	../libchip/include/SAM3S.h	/^  RwReg Reserved12[5];$/;"	m	struct:__anon17
Reserved13	../libchip/include/SAM3S.h	/^  RwReg Reserved13[19];$/;"	m	struct:__anon17
Reserved2	../libchip/include/SAM3S.h	/^  RwReg         Reserved2[22];$/;"	m	struct:__anon26
Reserved2	../libchip/include/SAM3S.h	/^  RwReg      Reserved2[3];$/;"	m	struct:__anon21
Reserved2	../libchip/include/SAM3S.h	/^  RwReg      Reserved2[4];$/;"	m	struct:__anon30
Reserved2	../libchip/include/SAM3S.h	/^  RwReg Reserved2[11];$/;"	m	struct:__anon15
Reserved2	../libchip/include/SAM3S.h	/^  RwReg Reserved2[1];$/;"	m	struct:__anon11
Reserved2	../libchip/include/SAM3S.h	/^  RwReg Reserved2[1];$/;"	m	struct:__anon14
Reserved2	../libchip/include/SAM3S.h	/^  RwReg Reserved2[1];$/;"	m	struct:__anon17
Reserved2	../libchip/include/SAM3S.h	/^  RwReg Reserved2[1];$/;"	m	struct:__anon18
Reserved2	../libchip/include/SAM3S.h	/^  RwReg Reserved2[1];$/;"	m	struct:__anon34
Reserved2	../libchip/include/SAM3S.h	/^  RwReg Reserved2[1];$/;"	m	struct:__anon35
Reserved2	../libchip/include/SAM3S.h	/^  RwReg Reserved2[24];$/;"	m	struct:__anon7
Reserved2	../libchip/include/SAM3S.h	/^  RwReg Reserved2[2];$/;"	m	struct:__anon28
Reserved2	../libchip/include/SAM3S.h	/^  RwReg Reserved2[2];$/;"	m	struct:__anon8
Reserved2	../libchip/include/SAM3S.h	/^  RwReg Reserved2[41];$/;"	m	struct:__anon27
Reserved2	../libchip/include/SAM3S.h	/^  RwReg Reserved2[4];$/;"	m	struct:__anon10
Reserved2	../libchip/include/SAM3S.h	/^  RwReg Reserved2[50];$/;"	m	struct:__anon32
Reserved3	../libchip/include/SAM3S.h	/^  RwReg      Reserved3[11];$/;"	m	struct:__anon21
Reserved3	../libchip/include/SAM3S.h	/^  RwReg Reserved3[19];$/;"	m	struct:__anon7
Reserved3	../libchip/include/SAM3S.h	/^  RwReg Reserved3[1];$/;"	m	struct:__anon15
Reserved3	../libchip/include/SAM3S.h	/^  RwReg Reserved3[1];$/;"	m	struct:__anon17
Reserved3	../libchip/include/SAM3S.h	/^  RwReg Reserved3[1];$/;"	m	struct:__anon18
Reserved3	../libchip/include/SAM3S.h	/^  RwReg Reserved3[1];$/;"	m	struct:__anon34
Reserved3	../libchip/include/SAM3S.h	/^  RwReg Reserved3[1];$/;"	m	struct:__anon8
Reserved3	../libchip/include/SAM3S.h	/^  RwReg Reserved3[24];$/;"	m	struct:__anon11
Reserved3	../libchip/include/SAM3S.h	/^  RwReg Reserved3[35];$/;"	m	struct:__anon14
Reserved3	../libchip/include/SAM3S.h	/^  RwReg Reserved3[36];$/;"	m	struct:__anon35
Reserved3	../libchip/include/SAM3S.h	/^  RwReg Reserved3[37];$/;"	m	struct:__anon28
Reserved3	../libchip/include/SAM3S.h	/^  RwReg Reserved3[5];$/;"	m	struct:__anon27
Reserved4	../libchip/include/SAM3S.h	/^  RwReg      Reserved4[12];$/;"	m	struct:__anon21
Reserved4	../libchip/include/SAM3S.h	/^  RwReg Reserved4[19];$/;"	m	struct:__anon11
Reserved4	../libchip/include/SAM3S.h	/^  RwReg Reserved4[19];$/;"	m	struct:__anon8
Reserved4	../libchip/include/SAM3S.h	/^  RwReg Reserved4[1];$/;"	m	struct:__anon15
Reserved4	../libchip/include/SAM3S.h	/^  RwReg Reserved4[1];$/;"	m	struct:__anon17
Reserved4	../libchip/include/SAM3S.h	/^  RwReg Reserved4[1];$/;"	m	struct:__anon18
Reserved4	../libchip/include/SAM3S.h	/^  RwReg Reserved4[1];$/;"	m	struct:__anon34
Reserved4	../libchip/include/SAM3S.h	/^  RwReg Reserved4[5];$/;"	m	struct:__anon14
Reserved4	../libchip/include/SAM3S.h	/^  RwReg Reserved4[5];$/;"	m	struct:__anon28
Reserved4	../libchip/include/SAM3S.h	/^  RwReg Reserved4[5];$/;"	m	struct:__anon35
Reserved5	../libchip/include/SAM3S.h	/^  RwReg      Reserved5[5];$/;"	m	struct:__anon21
Reserved5	../libchip/include/SAM3S.h	/^  RwReg Reserved5[1];$/;"	m	struct:__anon15
Reserved5	../libchip/include/SAM3S.h	/^  RwReg Reserved5[1];$/;"	m	struct:__anon17
Reserved5	../libchip/include/SAM3S.h	/^  RwReg Reserved5[54];$/;"	m	struct:__anon14
Reserved5	../libchip/include/SAM3S.h	/^  RwReg Reserved5[5];$/;"	m	struct:__anon11
Reserved5	../libchip/include/SAM3S.h	/^  RwReg Reserved5[5];$/;"	m	struct:__anon18
Reserved5	../libchip/include/SAM3S.h	/^  RwReg Reserved5[5];$/;"	m	struct:__anon8
Reserved6	../libchip/include/SAM3S.h	/^  RwReg      Reserved6[2];$/;"	m	struct:__anon21
Reserved6	../libchip/include/SAM3S.h	/^  RwReg Reserved6[1];$/;"	m	struct:__anon15
Reserved6	../libchip/include/SAM3S.h	/^  RwReg Reserved6[26];$/;"	m	struct:__anon18
Reserved6	../libchip/include/SAM3S.h	/^  RwReg Reserved6[2];$/;"	m	struct:__anon17
Reserved7	../libchip/include/SAM3S.h	/^  RwReg      Reserved7[20];$/;"	m	struct:__anon21
Reserved7	../libchip/include/SAM3S.h	/^  RwReg Reserved7[1];$/;"	m	struct:__anon15
Reserved7	../libchip/include/SAM3S.h	/^  RwReg Reserved7[1];$/;"	m	struct:__anon17
Reserved7	../libchip/include/SAM3S.h	/^  RwReg Reserved7[5];$/;"	m	struct:__anon18
Reserved8	../libchip/include/SAM3S.h	/^  RwReg Reserved8[1];$/;"	m	struct:__anon17
Reserved8	../libchip/include/SAM3S.h	/^  RwReg Reserved8[1];$/;"	m	struct:__anon18
Reserved8	../libchip/include/SAM3S.h	/^  RwReg Reserved8[27];$/;"	m	struct:__anon15
Reserved9	../libchip/include/SAM3S.h	/^  RwReg Reserved9[1];$/;"	m	struct:__anon15
Reserved9	../libchip/include/SAM3S.h	/^  RwReg Reserved9[1];$/;"	m	struct:__anon17
ResetException	board/startup.c	/^void ResetException( void )$/;"	f
RoReg	../libchip/include/SAM3S.h	/^typedef volatile       uint32_t RoReg; \/**< Read only 32-bit register (volatile const unsigned int) *\/$/;"	t
RoReg	../libchip/include/SAM3S.h	/^typedef volatile const uint32_t RoReg; \/**< Read only 32-bit register (volatile const unsigned int) *\/$/;"	t
Rstc	../libchip/include/SAM3S.h	/^} Rstc;$/;"	t	typeref:struct:__anon22
Rtc	../libchip/include/SAM3S.h	/^} Rtc;$/;"	t	typeref:struct:__anon23
Rtt	../libchip/include/SAM3S.h	/^} Rtt;$/;"	t	typeref:struct:__anon24
RwReg	../libchip/include/SAM3S.h	/^typedef volatile       uint32_t RwReg; \/**< Read-Write 32-bit register (volatile unsigned int) *\/$/;"	t
SAM3S_H	../libchip/include/SAM3S.h	35;"	d
SCB	../libchip/cmsis/core_cm3.h	723;"	d
SCB_AIRCR_ENDIANESS_Msk	../libchip/cmsis/core_cm3.h	237;"	d
SCB_AIRCR_ENDIANESS_Pos	../libchip/cmsis/core_cm3.h	236;"	d
SCB_AIRCR_PRIGROUP_Msk	../libchip/cmsis/core_cm3.h	240;"	d
SCB_AIRCR_PRIGROUP_Pos	../libchip/cmsis/core_cm3.h	239;"	d
SCB_AIRCR_SYSRESETREQ_Msk	../libchip/cmsis/core_cm3.h	243;"	d
SCB_AIRCR_SYSRESETREQ_Pos	../libchip/cmsis/core_cm3.h	242;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	../libchip/cmsis/core_cm3.h	246;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	../libchip/cmsis/core_cm3.h	245;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	../libchip/cmsis/core_cm3.h	234;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	../libchip/cmsis/core_cm3.h	233;"	d
SCB_AIRCR_VECTKEY_Msk	../libchip/cmsis/core_cm3.h	231;"	d
SCB_AIRCR_VECTKEY_Pos	../libchip/cmsis/core_cm3.h	230;"	d
SCB_AIRCR_VECTRESET_Msk	../libchip/cmsis/core_cm3.h	249;"	d
SCB_AIRCR_VECTRESET_Pos	../libchip/cmsis/core_cm3.h	248;"	d
SCB_BASE	../libchip/cmsis/core_cm3.h	720;"	d
SCB_CCR_BFHFNMIGN_Msk	../libchip/cmsis/core_cm3.h	266;"	d
SCB_CCR_BFHFNMIGN_Pos	../libchip/cmsis/core_cm3.h	265;"	d
SCB_CCR_DIV_0_TRP_Msk	../libchip/cmsis/core_cm3.h	269;"	d
SCB_CCR_DIV_0_TRP_Pos	../libchip/cmsis/core_cm3.h	268;"	d
SCB_CCR_NONBASETHRDENA_Msk	../libchip/cmsis/core_cm3.h	278;"	d
SCB_CCR_NONBASETHRDENA_Pos	../libchip/cmsis/core_cm3.h	277;"	d
SCB_CCR_STKALIGN_Msk	../libchip/cmsis/core_cm3.h	263;"	d
SCB_CCR_STKALIGN_Pos	../libchip/cmsis/core_cm3.h	262;"	d
SCB_CCR_UNALIGN_TRP_Msk	../libchip/cmsis/core_cm3.h	272;"	d
SCB_CCR_UNALIGN_TRP_Pos	../libchip/cmsis/core_cm3.h	271;"	d
SCB_CCR_USERSETMPEND_Msk	../libchip/cmsis/core_cm3.h	275;"	d
SCB_CCR_USERSETMPEND_Pos	../libchip/cmsis/core_cm3.h	274;"	d
SCB_CFSR_BUSFAULTSR_Msk	../libchip/cmsis/core_cm3.h	328;"	d
SCB_CFSR_BUSFAULTSR_Pos	../libchip/cmsis/core_cm3.h	327;"	d
SCB_CFSR_MEMFAULTSR_Msk	../libchip/cmsis/core_cm3.h	331;"	d
SCB_CFSR_MEMFAULTSR_Pos	../libchip/cmsis/core_cm3.h	330;"	d
SCB_CFSR_USGFAULTSR_Msk	../libchip/cmsis/core_cm3.h	325;"	d
SCB_CFSR_USGFAULTSR_Pos	../libchip/cmsis/core_cm3.h	324;"	d
SCB_CPUID_IMPLEMENTER_Msk	../libchip/cmsis/core_cm3.h	180;"	d
SCB_CPUID_IMPLEMENTER_Pos	../libchip/cmsis/core_cm3.h	179;"	d
SCB_CPUID_PARTNO_Msk	../libchip/cmsis/core_cm3.h	186;"	d
SCB_CPUID_PARTNO_Pos	../libchip/cmsis/core_cm3.h	185;"	d
SCB_CPUID_REVISION_Msk	../libchip/cmsis/core_cm3.h	189;"	d
SCB_CPUID_REVISION_Pos	../libchip/cmsis/core_cm3.h	188;"	d
SCB_CPUID_VARIANT_Msk	../libchip/cmsis/core_cm3.h	183;"	d
SCB_CPUID_VARIANT_Pos	../libchip/cmsis/core_cm3.h	182;"	d
SCB_DFSR_BKPT_Msk	../libchip/cmsis/core_cm3.h	354;"	d
SCB_DFSR_BKPT_Pos	../libchip/cmsis/core_cm3.h	353;"	d
SCB_DFSR_DWTTRAP_Msk	../libchip/cmsis/core_cm3.h	351;"	d
SCB_DFSR_DWTTRAP_Pos	../libchip/cmsis/core_cm3.h	350;"	d
SCB_DFSR_EXTERNAL_Msk	../libchip/cmsis/core_cm3.h	345;"	d
SCB_DFSR_EXTERNAL_Pos	../libchip/cmsis/core_cm3.h	344;"	d
SCB_DFSR_HALTED_Msk	../libchip/cmsis/core_cm3.h	357;"	d
SCB_DFSR_HALTED_Pos	../libchip/cmsis/core_cm3.h	356;"	d
SCB_DFSR_VCATCH_Msk	../libchip/cmsis/core_cm3.h	348;"	d
SCB_DFSR_VCATCH_Pos	../libchip/cmsis/core_cm3.h	347;"	d
SCB_HFSR_DEBUGEVT_Msk	../libchip/cmsis/core_cm3.h	335;"	d
SCB_HFSR_DEBUGEVT_Pos	../libchip/cmsis/core_cm3.h	334;"	d
SCB_HFSR_FORCED_Msk	../libchip/cmsis/core_cm3.h	338;"	d
SCB_HFSR_FORCED_Pos	../libchip/cmsis/core_cm3.h	337;"	d
SCB_HFSR_VECTTBL_Msk	../libchip/cmsis/core_cm3.h	341;"	d
SCB_HFSR_VECTTBL_Pos	../libchip/cmsis/core_cm3.h	340;"	d
SCB_ICSR_ISRPENDING_Msk	../libchip/cmsis/core_cm3.h	211;"	d
SCB_ICSR_ISRPENDING_Pos	../libchip/cmsis/core_cm3.h	210;"	d
SCB_ICSR_ISRPREEMPT_Msk	../libchip/cmsis/core_cm3.h	208;"	d
SCB_ICSR_ISRPREEMPT_Pos	../libchip/cmsis/core_cm3.h	207;"	d
SCB_ICSR_NMIPENDSET_Msk	../libchip/cmsis/core_cm3.h	193;"	d
SCB_ICSR_NMIPENDSET_Pos	../libchip/cmsis/core_cm3.h	192;"	d
SCB_ICSR_PENDSTCLR_Msk	../libchip/cmsis/core_cm3.h	205;"	d
SCB_ICSR_PENDSTCLR_Pos	../libchip/cmsis/core_cm3.h	204;"	d
SCB_ICSR_PENDSTSET_Msk	../libchip/cmsis/core_cm3.h	202;"	d
SCB_ICSR_PENDSTSET_Pos	../libchip/cmsis/core_cm3.h	201;"	d
SCB_ICSR_PENDSVCLR_Msk	../libchip/cmsis/core_cm3.h	199;"	d
SCB_ICSR_PENDSVCLR_Pos	../libchip/cmsis/core_cm3.h	198;"	d
SCB_ICSR_PENDSVSET_Msk	../libchip/cmsis/core_cm3.h	196;"	d
SCB_ICSR_PENDSVSET_Pos	../libchip/cmsis/core_cm3.h	195;"	d
SCB_ICSR_RETTOBASE_Msk	../libchip/cmsis/core_cm3.h	217;"	d
SCB_ICSR_RETTOBASE_Pos	../libchip/cmsis/core_cm3.h	216;"	d
SCB_ICSR_VECTACTIVE_Msk	../libchip/cmsis/core_cm3.h	220;"	d
SCB_ICSR_VECTACTIVE_Pos	../libchip/cmsis/core_cm3.h	219;"	d
SCB_ICSR_VECTPENDING_Msk	../libchip/cmsis/core_cm3.h	214;"	d
SCB_ICSR_VECTPENDING_Pos	../libchip/cmsis/core_cm3.h	213;"	d
SCB_SCR_SEVONPEND_Msk	../libchip/cmsis/core_cm3.h	253;"	d
SCB_SCR_SEVONPEND_Pos	../libchip/cmsis/core_cm3.h	252;"	d
SCB_SCR_SLEEPDEEP_Msk	../libchip/cmsis/core_cm3.h	256;"	d
SCB_SCR_SLEEPDEEP_Pos	../libchip/cmsis/core_cm3.h	255;"	d
SCB_SCR_SLEEPONEXIT_Msk	../libchip/cmsis/core_cm3.h	259;"	d
SCB_SCR_SLEEPONEXIT_Pos	../libchip/cmsis/core_cm3.h	258;"	d
SCB_SHCSR_BUSFAULTACT_Msk	../libchip/cmsis/core_cm3.h	318;"	d
SCB_SHCSR_BUSFAULTACT_Pos	../libchip/cmsis/core_cm3.h	317;"	d
SCB_SHCSR_BUSFAULTENA_Msk	../libchip/cmsis/core_cm3.h	285;"	d
SCB_SHCSR_BUSFAULTENA_Pos	../libchip/cmsis/core_cm3.h	284;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	../libchip/cmsis/core_cm3.h	294;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	../libchip/cmsis/core_cm3.h	293;"	d
SCB_SHCSR_MEMFAULTACT_Msk	../libchip/cmsis/core_cm3.h	321;"	d
SCB_SHCSR_MEMFAULTACT_Pos	../libchip/cmsis/core_cm3.h	320;"	d
SCB_SHCSR_MEMFAULTENA_Msk	../libchip/cmsis/core_cm3.h	288;"	d
SCB_SHCSR_MEMFAULTENA_Pos	../libchip/cmsis/core_cm3.h	287;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	../libchip/cmsis/core_cm3.h	297;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	../libchip/cmsis/core_cm3.h	296;"	d
SCB_SHCSR_MONITORACT_Msk	../libchip/cmsis/core_cm3.h	309;"	d
SCB_SHCSR_MONITORACT_Pos	../libchip/cmsis/core_cm3.h	308;"	d
SCB_SHCSR_PENDSVACT_Msk	../libchip/cmsis/core_cm3.h	306;"	d
SCB_SHCSR_PENDSVACT_Pos	../libchip/cmsis/core_cm3.h	305;"	d
SCB_SHCSR_SVCALLACT_Msk	../libchip/cmsis/core_cm3.h	312;"	d
SCB_SHCSR_SVCALLACT_Pos	../libchip/cmsis/core_cm3.h	311;"	d
SCB_SHCSR_SVCALLPENDED_Msk	../libchip/cmsis/core_cm3.h	291;"	d
SCB_SHCSR_SVCALLPENDED_Pos	../libchip/cmsis/core_cm3.h	290;"	d
SCB_SHCSR_SYSTICKACT_Msk	../libchip/cmsis/core_cm3.h	303;"	d
SCB_SHCSR_SYSTICKACT_Pos	../libchip/cmsis/core_cm3.h	302;"	d
SCB_SHCSR_USGFAULTACT_Msk	../libchip/cmsis/core_cm3.h	315;"	d
SCB_SHCSR_USGFAULTACT_Pos	../libchip/cmsis/core_cm3.h	314;"	d
SCB_SHCSR_USGFAULTENA_Msk	../libchip/cmsis/core_cm3.h	282;"	d
SCB_SHCSR_USGFAULTENA_Pos	../libchip/cmsis/core_cm3.h	281;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	../libchip/cmsis/core_cm3.h	300;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	../libchip/cmsis/core_cm3.h	299;"	d
SCB_Type	../libchip/cmsis/core_cm3.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon40
SCB_VTOR_TBLBASE_Msk	../libchip/cmsis/core_cm3.h	224;"	d
SCB_VTOR_TBLBASE_Pos	../libchip/cmsis/core_cm3.h	223;"	d
SCB_VTOR_TBLOFF_Msk	../libchip/cmsis/core_cm3.h	227;"	d
SCB_VTOR_TBLOFF_Pos	../libchip/cmsis/core_cm3.h	226;"	d
SCR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t SCR;                          \/*!< Offset: 0x10  System Control Register                               *\/$/;"	m	struct:__anon40
SCS_BASE	../libchip/cmsis/core_cm3.h	715;"	d
SERIE	../libchip/Makefile	/^SERIE=sam3s$/;"	m
SERIE	../libusb/Makefile	/^SERIE=sam3s$/;"	m
SERIE	Makefile	/^SERIE = sam3s$/;"	m
SET_CSR	../libusb/source/USBD_HAL.c	97;"	d	file:
SHCSR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t SHCSR;                        \/*!< Offset: 0x24  System Handler Control and State Register             *\/$/;"	m	struct:__anon40
SHP	../libchip/cmsis/core_cm3.h	/^  __IO uint8_t  SHP[12];                      \/*!< Offset: 0x18  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon40
SIZE	../libchip/Makefile	/^SIZE = $(CROSS_COMPILE)size$/;"	m
SIZE	../libusb/Makefile	/^SIZE = $(CROSS_COMPILE)size$/;"	m
SIZE	Makefile	/^SIZE = $(CROSS_COMPILE)size$/;"	m
SMC	../libchip/include/SAM3S.h	7429;"	d
SMC_CS_NUMBER	../libchip/include/SAM3S.h	/^  SmcCs_number  SMC_CS_NUMBER[5]; \/**< \\brief (Smc Offset: 0x0) CS_number = 0 .. 4 *\/$/;"	m	struct:__anon26
SMC_CYCLE	../libchip/include/SAM3S.h	/^  RwReg         SMC_CYCLE;        \/**< \\brief (SmcCs_number Offset: 0x8) SMC Cycle Register *\/$/;"	m	struct:__anon25
SMC_CYCLE_NRD_CYCLE	../libchip/include/SAM3S.h	4633;"	d
SMC_CYCLE_NRD_CYCLE_Msk	../libchip/include/SAM3S.h	4632;"	d
SMC_CYCLE_NRD_CYCLE_Pos	../libchip/include/SAM3S.h	4631;"	d
SMC_CYCLE_NWE_CYCLE	../libchip/include/SAM3S.h	4630;"	d
SMC_CYCLE_NWE_CYCLE_Msk	../libchip/include/SAM3S.h	4629;"	d
SMC_CYCLE_NWE_CYCLE_Pos	../libchip/include/SAM3S.h	4628;"	d
SMC_IRQn	../libchip/include/SAM3S.h	/^  SMC_IRQn             = 10, \/**< 10 SAM3S Static Memory Controller (SMC) *\/$/;"	e	enum:IRQn
SMC_IrqHandler	../libchip/source/exceptions.c	/^WEAK void SMC_IrqHandler( void )$/;"	f
SMC_KEY1	../libchip/include/SAM3S.h	/^  WoReg         SMC_KEY1;         \/**< \\brief (Smc Offset: 0x84) SMC OCMS KEY1 Register *\/$/;"	m	struct:__anon26
SMC_KEY1_KEY1	../libchip/include/SAM3S.h	4667;"	d
SMC_KEY1_KEY1_Msk	../libchip/include/SAM3S.h	4666;"	d
SMC_KEY1_KEY1_Pos	../libchip/include/SAM3S.h	4665;"	d
SMC_KEY2	../libchip/include/SAM3S.h	/^  WoReg         SMC_KEY2;         \/**< \\brief (Smc Offset: 0x88) SMC OCMS KEY2 Register *\/$/;"	m	struct:__anon26
SMC_KEY2_KEY2	../libchip/include/SAM3S.h	4671;"	d
SMC_KEY2_KEY2_Msk	../libchip/include/SAM3S.h	4670;"	d
SMC_KEY2_KEY2_Pos	../libchip/include/SAM3S.h	4669;"	d
SMC_MODE	../libchip/include/SAM3S.h	/^  RwReg         SMC_MODE;         \/**< \\brief (SmcCs_number Offset: 0xC) SMC Mode Register *\/$/;"	m	struct:__anon25
SMC_MODE_DBW_16_BIT	../libchip/include/SAM3S.h	4645;"	d
SMC_MODE_DBW_32_BIT	../libchip/include/SAM3S.h	4646;"	d
SMC_MODE_DBW_8_BIT	../libchip/include/SAM3S.h	4644;"	d
SMC_MODE_DBW_Msk	../libchip/include/SAM3S.h	4643;"	d
SMC_MODE_DBW_Pos	../libchip/include/SAM3S.h	4642;"	d
SMC_MODE_EXNW_MODE_DISABLED	../libchip/include/SAM3S.h	4639;"	d
SMC_MODE_EXNW_MODE_FROZEN	../libchip/include/SAM3S.h	4640;"	d
SMC_MODE_EXNW_MODE_Msk	../libchip/include/SAM3S.h	4638;"	d
SMC_MODE_EXNW_MODE_Pos	../libchip/include/SAM3S.h	4637;"	d
SMC_MODE_EXNW_MODE_READY	../libchip/include/SAM3S.h	4641;"	d
SMC_MODE_PMEN	../libchip/include/SAM3S.h	4651;"	d
SMC_MODE_PS_16_BYTE	../libchip/include/SAM3S.h	4656;"	d
SMC_MODE_PS_32_BYTE	../libchip/include/SAM3S.h	4657;"	d
SMC_MODE_PS_4_BYTE	../libchip/include/SAM3S.h	4654;"	d
SMC_MODE_PS_8_BYTE	../libchip/include/SAM3S.h	4655;"	d
SMC_MODE_PS_Msk	../libchip/include/SAM3S.h	4653;"	d
SMC_MODE_PS_Pos	../libchip/include/SAM3S.h	4652;"	d
SMC_MODE_READ_MODE	../libchip/include/SAM3S.h	4635;"	d
SMC_MODE_TDF_CYCLES	../libchip/include/SAM3S.h	4649;"	d
SMC_MODE_TDF_CYCLES_Msk	../libchip/include/SAM3S.h	4648;"	d
SMC_MODE_TDF_CYCLES_Pos	../libchip/include/SAM3S.h	4647;"	d
SMC_MODE_TDF_MODE	../libchip/include/SAM3S.h	4650;"	d
SMC_MODE_WRITE_MODE	../libchip/include/SAM3S.h	4636;"	d
SMC_OCMS	../libchip/include/SAM3S.h	/^  RwReg         SMC_OCMS;         \/**< \\brief (Smc Offset: 0x80) SMC OCMS MODE Register *\/$/;"	m	struct:__anon26
SMC_OCMS_CS0SE	../libchip/include/SAM3S.h	4660;"	d
SMC_OCMS_CS1SE	../libchip/include/SAM3S.h	4661;"	d
SMC_OCMS_CS2SE	../libchip/include/SAM3S.h	4662;"	d
SMC_OCMS_CS3SE	../libchip/include/SAM3S.h	4663;"	d
SMC_OCMS_SMSE	../libchip/include/SAM3S.h	4659;"	d
SMC_PULSE	../libchip/include/SAM3S.h	/^  RwReg         SMC_PULSE;        \/**< \\brief (SmcCs_number Offset: 0x4) SMC Pulse Register *\/$/;"	m	struct:__anon25
SMC_PULSE_NCS_RD_PULSE	../libchip/include/SAM3S.h	4626;"	d
SMC_PULSE_NCS_RD_PULSE_Msk	../libchip/include/SAM3S.h	4625;"	d
SMC_PULSE_NCS_RD_PULSE_Pos	../libchip/include/SAM3S.h	4624;"	d
SMC_PULSE_NCS_WR_PULSE	../libchip/include/SAM3S.h	4620;"	d
SMC_PULSE_NCS_WR_PULSE_Msk	../libchip/include/SAM3S.h	4619;"	d
SMC_PULSE_NCS_WR_PULSE_Pos	../libchip/include/SAM3S.h	4618;"	d
SMC_PULSE_NRD_PULSE	../libchip/include/SAM3S.h	4623;"	d
SMC_PULSE_NRD_PULSE_Msk	../libchip/include/SAM3S.h	4622;"	d
SMC_PULSE_NRD_PULSE_Pos	../libchip/include/SAM3S.h	4621;"	d
SMC_PULSE_NWE_PULSE	../libchip/include/SAM3S.h	4617;"	d
SMC_PULSE_NWE_PULSE_Msk	../libchip/include/SAM3S.h	4616;"	d
SMC_PULSE_NWE_PULSE_Pos	../libchip/include/SAM3S.h	4615;"	d
SMC_SETUP	../libchip/include/SAM3S.h	/^  RwReg         SMC_SETUP;        \/**< \\brief (SmcCs_number Offset: 0x0) SMC Setup Register *\/$/;"	m	struct:__anon25
SMC_SETUP_NCS_RD_SETUP	../libchip/include/SAM3S.h	4613;"	d
SMC_SETUP_NCS_RD_SETUP_Msk	../libchip/include/SAM3S.h	4612;"	d
SMC_SETUP_NCS_RD_SETUP_Pos	../libchip/include/SAM3S.h	4611;"	d
SMC_SETUP_NCS_WR_SETUP	../libchip/include/SAM3S.h	4607;"	d
SMC_SETUP_NCS_WR_SETUP_Msk	../libchip/include/SAM3S.h	4606;"	d
SMC_SETUP_NCS_WR_SETUP_Pos	../libchip/include/SAM3S.h	4605;"	d
SMC_SETUP_NRD_SETUP	../libchip/include/SAM3S.h	4610;"	d
SMC_SETUP_NRD_SETUP_Msk	../libchip/include/SAM3S.h	4609;"	d
SMC_SETUP_NRD_SETUP_Pos	../libchip/include/SAM3S.h	4608;"	d
SMC_SETUP_NWE_SETUP	../libchip/include/SAM3S.h	4604;"	d
SMC_SETUP_NWE_SETUP_Msk	../libchip/include/SAM3S.h	4603;"	d
SMC_SETUP_NWE_SETUP_Pos	../libchip/include/SAM3S.h	4602;"	d
SMC_WPMR	../libchip/include/SAM3S.h	/^  RwReg         SMC_WPMR;         \/**< \\brief (Smc Offset: 0xE4) SMC Write Protect Mode Register *\/$/;"	m	struct:__anon26
SMC_WPMR_WPEN	../libchip/include/SAM3S.h	4673;"	d
SMC_WPMR_WPKEY	../libchip/include/SAM3S.h	4676;"	d
SMC_WPMR_WPKEY_Msk	../libchip/include/SAM3S.h	4675;"	d
SMC_WPMR_WPKEY_Pos	../libchip/include/SAM3S.h	4674;"	d
SMC_WPSR	../libchip/include/SAM3S.h	/^  RoReg         SMC_WPSR;         \/**< \\brief (Smc Offset: 0xE8) SMC Write Protect Status Register *\/$/;"	m	struct:__anon26
SMC_WPSR_WPVS	../libchip/include/SAM3S.h	4678;"	d
SMC_WPSR_WPVSRC_Msk	../libchip/include/SAM3S.h	4680;"	d
SMC_WPSR_WPVSRC_Pos	../libchip/include/SAM3S.h	4679;"	d
SPI	../libchip/include/SAM3S.h	7408;"	d
SPID_CSR_DLYBCT	../libchip/include/spi_pdc.h	66;"	d
SPID_CSR_DLYBS	../libchip/include/spi_pdc.h	63;"	d
SPID_CSR_SCBR	../libchip/include/spi_pdc.h	60;"	d
SPID_Configure	../libchip/source/spi_pdc.c	/^extern uint32_t SPID_Configure( Spid* pSpid, Spi* pSpiHw, uint8_t spiId )$/;"	f
SPID_ConfigureCS	../libchip/source/spi_pdc.c	/^extern void SPID_ConfigureCS( Spid* pSpid, uint32_t dwCS, uint32_t dwCSR )$/;"	f
SPID_ERROR	../libchip/include/spi_pdc.h	50;"	d
SPID_ERROR_LOCK	../libchip/include/spi_pdc.h	53;"	d
SPID_Handler	../libchip/source/spi_pdc.c	/^extern void SPID_Handler( Spid* pSpid )$/;"	f
SPID_IsBusy	../libchip/source/spi_pdc.c	/^extern uint32_t SPID_IsBusy( const Spid* pSpid )$/;"	f
SPID_SendCommand	../libchip/source/spi_pdc.c	/^extern uint32_t SPID_SendCommand( Spid* pSpid, SpidCmd* pCommand )$/;"	f
SPI_CR	../libchip/include/SAM3S.h	/^  WoReg SPI_CR;        \/**< \\brief (Spi Offset: 0x00) Control Register *\/$/;"	m	struct:__anon27
SPI_CR_LASTXFER	../libchip/include/SAM3S.h	4723;"	d
SPI_CR_SPIDIS	../libchip/include/SAM3S.h	4721;"	d
SPI_CR_SPIEN	../libchip/include/SAM3S.h	4720;"	d
SPI_CR_SWRST	../libchip/include/SAM3S.h	4722;"	d
SPI_CSR	../libchip/include/SAM3S.h	/^  RwReg SPI_CSR[4];    \/**< \\brief (Spi Offset: 0x30) Chip Select Register *\/$/;"	m	struct:__anon27
SPI_CSR_BITS_10_BIT	../libchip/include/SAM3S.h	4808;"	d
SPI_CSR_BITS_11_BIT	../libchip/include/SAM3S.h	4809;"	d
SPI_CSR_BITS_12_BIT	../libchip/include/SAM3S.h	4810;"	d
SPI_CSR_BITS_13_BIT	../libchip/include/SAM3S.h	4811;"	d
SPI_CSR_BITS_14_BIT	../libchip/include/SAM3S.h	4812;"	d
SPI_CSR_BITS_15_BIT	../libchip/include/SAM3S.h	4813;"	d
SPI_CSR_BITS_16_BIT	../libchip/include/SAM3S.h	4814;"	d
SPI_CSR_BITS_8_BIT	../libchip/include/SAM3S.h	4806;"	d
SPI_CSR_BITS_9_BIT	../libchip/include/SAM3S.h	4807;"	d
SPI_CSR_BITS_Msk	../libchip/include/SAM3S.h	4805;"	d
SPI_CSR_BITS_Pos	../libchip/include/SAM3S.h	4804;"	d
SPI_CSR_CPOL	../libchip/include/SAM3S.h	4800;"	d
SPI_CSR_CSAAT	../libchip/include/SAM3S.h	4803;"	d
SPI_CSR_CSNAAT	../libchip/include/SAM3S.h	4802;"	d
SPI_CSR_DLYBCT	../libchip/include/SAM3S.h	4823;"	d
SPI_CSR_DLYBCT_Msk	../libchip/include/SAM3S.h	4822;"	d
SPI_CSR_DLYBCT_Pos	../libchip/include/SAM3S.h	4821;"	d
SPI_CSR_DLYBS	../libchip/include/SAM3S.h	4820;"	d
SPI_CSR_DLYBS_Msk	../libchip/include/SAM3S.h	4819;"	d
SPI_CSR_DLYBS_Pos	../libchip/include/SAM3S.h	4818;"	d
SPI_CSR_NCPHA	../libchip/include/SAM3S.h	4801;"	d
SPI_CSR_SCBR	../libchip/include/SAM3S.h	4817;"	d
SPI_CSR_SCBR_Msk	../libchip/include/SAM3S.h	4816;"	d
SPI_CSR_SCBR_Pos	../libchip/include/SAM3S.h	4815;"	d
SPI_Configure	../libchip/source/spi.c	/^extern void SPI_Configure( Spi* spi, uint32_t dwId, uint32_t dwConfiguration )$/;"	f
SPI_ConfigureNPCS	../libchip/source/spi.c	/^void SPI_ConfigureNPCS( Spi* spi, uint32_t dwNpcs, uint32_t dwConfiguration )$/;"	f
SPI_DLYBCT	../libchip/include/spi.h	72;"	d
SPI_DLYBS	../libchip/include/spi.h	69;"	d
SPI_Disable	../libchip/source/spi.c	/^extern void SPI_Disable( Spi* spi )$/;"	f
SPI_DisableIt	../libchip/source/spi.c	/^extern void SPI_DisableIt( Spi* spi, uint32_t dwSources )$/;"	f
SPI_Enable	../libchip/source/spi.c	/^extern void SPI_Enable( Spi* spi )$/;"	f
SPI_EnableIt	../libchip/source/spi.c	/^extern void SPI_EnableIt( Spi* spi, uint32_t dwSources )$/;"	f
SPI_GetStatus	../libchip/source/spi.c	/^extern uint32_t SPI_GetStatus( Spi* spi )$/;"	f
SPI_IDR	../libchip/include/SAM3S.h	/^  WoReg SPI_IDR;       \/**< \\brief (Spi Offset: 0x18) Interrupt Disable Register *\/$/;"	m	struct:__anon27
SPI_IDR_ENDRX	../libchip/include/SAM3S.h	4780;"	d
SPI_IDR_ENDTX	../libchip/include/SAM3S.h	4781;"	d
SPI_IDR_MODF	../libchip/include/SAM3S.h	4778;"	d
SPI_IDR_NSSR	../libchip/include/SAM3S.h	4784;"	d
SPI_IDR_OVRES	../libchip/include/SAM3S.h	4779;"	d
SPI_IDR_RDRF	../libchip/include/SAM3S.h	4776;"	d
SPI_IDR_RXBUFF	../libchip/include/SAM3S.h	4782;"	d
SPI_IDR_TDRE	../libchip/include/SAM3S.h	4777;"	d
SPI_IDR_TXBUFE	../libchip/include/SAM3S.h	4783;"	d
SPI_IDR_TXEMPTY	../libchip/include/SAM3S.h	4785;"	d
SPI_IDR_UNDES	../libchip/include/SAM3S.h	4786;"	d
SPI_IER	../libchip/include/SAM3S.h	/^  WoReg SPI_IER;       \/**< \\brief (Spi Offset: 0x14) Interrupt Enable Register *\/$/;"	m	struct:__anon27
SPI_IER_ENDRX	../libchip/include/SAM3S.h	4768;"	d
SPI_IER_ENDTX	../libchip/include/SAM3S.h	4769;"	d
SPI_IER_MODF	../libchip/include/SAM3S.h	4766;"	d
SPI_IER_NSSR	../libchip/include/SAM3S.h	4772;"	d
SPI_IER_OVRES	../libchip/include/SAM3S.h	4767;"	d
SPI_IER_RDRF	../libchip/include/SAM3S.h	4764;"	d
SPI_IER_RXBUFF	../libchip/include/SAM3S.h	4770;"	d
SPI_IER_TDRE	../libchip/include/SAM3S.h	4765;"	d
SPI_IER_TXBUFE	../libchip/include/SAM3S.h	4771;"	d
SPI_IER_TXEMPTY	../libchip/include/SAM3S.h	4773;"	d
SPI_IER_UNDES	../libchip/include/SAM3S.h	4774;"	d
SPI_IMR	../libchip/include/SAM3S.h	/^  RoReg SPI_IMR;       \/**< \\brief (Spi Offset: 0x1C) Interrupt Mask Register *\/$/;"	m	struct:__anon27
SPI_IMR_ENDRX	../libchip/include/SAM3S.h	4792;"	d
SPI_IMR_ENDTX	../libchip/include/SAM3S.h	4793;"	d
SPI_IMR_MODF	../libchip/include/SAM3S.h	4790;"	d
SPI_IMR_NSSR	../libchip/include/SAM3S.h	4796;"	d
SPI_IMR_OVRES	../libchip/include/SAM3S.h	4791;"	d
SPI_IMR_RDRF	../libchip/include/SAM3S.h	4788;"	d
SPI_IMR_RXBUFF	../libchip/include/SAM3S.h	4794;"	d
SPI_IMR_TDRE	../libchip/include/SAM3S.h	4789;"	d
SPI_IMR_TXBUFE	../libchip/include/SAM3S.h	4795;"	d
SPI_IMR_TXEMPTY	../libchip/include/SAM3S.h	4797;"	d
SPI_IMR_UNDES	../libchip/include/SAM3S.h	4798;"	d
SPI_IRQn	../libchip/include/SAM3S.h	/^  SPI_IRQn             = 21, \/**< 21 SAM3S Serial Peripheral Interface (SPI) *\/$/;"	e	enum:IRQn
SPI_IrqHandler	../libchip/source/exceptions.c	/^WEAK void SPI_IrqHandler( void )$/;"	f
SPI_IsFinished	../libchip/source/spi.c	/^extern uint32_t SPI_IsFinished( Spi* spi )$/;"	f
SPI_MR	../libchip/include/SAM3S.h	/^  RwReg SPI_MR;        \/**< \\brief (Spi Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon27
SPI_MR_DLYBCS	../libchip/include/SAM3S.h	4736;"	d
SPI_MR_DLYBCS_Msk	../libchip/include/SAM3S.h	4735;"	d
SPI_MR_DLYBCS_Pos	../libchip/include/SAM3S.h	4734;"	d
SPI_MR_LLB	../libchip/include/SAM3S.h	4730;"	d
SPI_MR_MODFDIS	../libchip/include/SAM3S.h	4728;"	d
SPI_MR_MSTR	../libchip/include/SAM3S.h	4725;"	d
SPI_MR_PCS	../libchip/include/SAM3S.h	4733;"	d
SPI_MR_PCSDEC	../libchip/include/SAM3S.h	4727;"	d
SPI_MR_PCS_Msk	../libchip/include/SAM3S.h	4732;"	d
SPI_MR_PCS_Pos	../libchip/include/SAM3S.h	4731;"	d
SPI_MR_PS	../libchip/include/SAM3S.h	4726;"	d
SPI_MR_WDRBT	../libchip/include/SAM3S.h	4729;"	d
SPI_PCS	../libchip/include/spi.h	63;"	d
SPI_PTCR	../libchip/include/SAM3S.h	/^  WoReg SPI_PTCR;      \/**< \\brief (Spi Offset: 0x120) Transfer Control Register *\/$/;"	m	struct:__anon27
SPI_PTCR_RXTDIS	../libchip/include/SAM3S.h	4868;"	d
SPI_PTCR_RXTEN	../libchip/include/SAM3S.h	4867;"	d
SPI_PTCR_TXTDIS	../libchip/include/SAM3S.h	4870;"	d
SPI_PTCR_TXTEN	../libchip/include/SAM3S.h	4869;"	d
SPI_PTSR	../libchip/include/SAM3S.h	/^  RoReg SPI_PTSR;      \/**< \\brief (Spi Offset: 0x124) Transfer Status Register *\/$/;"	m	struct:__anon27
SPI_PTSR_RXTEN	../libchip/include/SAM3S.h	4872;"	d
SPI_PTSR_TXTEN	../libchip/include/SAM3S.h	4873;"	d
SPI_PdcDisableRx	../libchip/source/spi.c	/^extern void SPI_PdcDisableRx( Spi* spi )$/;"	f
SPI_PdcDisableTx	../libchip/source/spi.c	/^extern void SPI_PdcDisableTx( Spi* spi )$/;"	f
SPI_PdcEnableRx	../libchip/source/spi.c	/^extern void SPI_PdcEnableRx( Spi* spi )$/;"	f
SPI_PdcEnableTx	../libchip/source/spi.c	/^extern void SPI_PdcEnableTx( Spi* spi )$/;"	f
SPI_PdcSetRx	../libchip/source/spi.c	/^extern void SPI_PdcSetRx( Spi* spi, void* pvRxBuf, uint32_t dwRxCount, void* pvRxNextBuf, uint32_t dwRxNextCount )$/;"	f
SPI_PdcSetTx	../libchip/source/spi.c	/^extern void SPI_PdcSetTx( Spi* spi, void* pvTxBuf, uint32_t dwTxCount, void* pvTxNextBuf, uint32_t dwTxNextCount )$/;"	f
SPI_RCR	../libchip/include/SAM3S.h	/^  RwReg SPI_RCR;       \/**< \\brief (Spi Offset: 0x104) Receive Counter Register *\/$/;"	m	struct:__anon27
SPI_RCR_RXCTR	../libchip/include/SAM3S.h	4841;"	d
SPI_RCR_RXCTR_Msk	../libchip/include/SAM3S.h	4840;"	d
SPI_RCR_RXCTR_Pos	../libchip/include/SAM3S.h	4839;"	d
SPI_RDR	../libchip/include/SAM3S.h	/^  RoReg SPI_RDR;       \/**< \\brief (Spi Offset: 0x08) Receive Data Register *\/$/;"	m	struct:__anon27
SPI_RDR_PCS_Msk	../libchip/include/SAM3S.h	4741;"	d
SPI_RDR_PCS_Pos	../libchip/include/SAM3S.h	4740;"	d
SPI_RDR_RD_Msk	../libchip/include/SAM3S.h	4739;"	d
SPI_RDR_RD_Pos	../libchip/include/SAM3S.h	4738;"	d
SPI_RNCR	../libchip/include/SAM3S.h	/^  RwReg SPI_RNCR;      \/**< \\brief (Spi Offset: 0x114) Receive Next Counter Register *\/$/;"	m	struct:__anon27
SPI_RNCR_RXNCTR	../libchip/include/SAM3S.h	4857;"	d
SPI_RNCR_RXNCTR_Msk	../libchip/include/SAM3S.h	4856;"	d
SPI_RNCR_RXNCTR_Pos	../libchip/include/SAM3S.h	4855;"	d
SPI_RNPR	../libchip/include/SAM3S.h	/^  RwReg SPI_RNPR;      \/**< \\brief (Spi Offset: 0x110) Receive Next Pointer Register *\/$/;"	m	struct:__anon27
SPI_RNPR_RXNPTR	../libchip/include/SAM3S.h	4853;"	d
SPI_RNPR_RXNPTR_Msk	../libchip/include/SAM3S.h	4852;"	d
SPI_RNPR_RXNPTR_Pos	../libchip/include/SAM3S.h	4851;"	d
SPI_RPR	../libchip/include/SAM3S.h	/^  RwReg SPI_RPR;       \/**< \\brief (Spi Offset: 0x100) Receive Pointer Register *\/$/;"	m	struct:__anon27
SPI_RPR_RXPTR	../libchip/include/SAM3S.h	4837;"	d
SPI_RPR_RXPTR_Msk	../libchip/include/SAM3S.h	4836;"	d
SPI_RPR_RXPTR_Pos	../libchip/include/SAM3S.h	4835;"	d
SPI_Read	../libchip/source/spi.c	/^extern uint32_t SPI_Read( Spi* spi )$/;"	f
SPI_ReadBuffer	../libchip/source/spi.c	/^extern uint32_t SPI_ReadBuffer( Spi* spi, void *pvBuffer, uint32_t dwLength )$/;"	f
SPI_SCBR	../libchip/include/spi.h	66;"	d
SPI_SR	../libchip/include/SAM3S.h	/^  RoReg SPI_SR;        \/**< \\brief (Spi Offset: 0x10) Status Register *\/$/;"	m	struct:__anon27
SPI_SR_ENDRX	../libchip/include/SAM3S.h	4755;"	d
SPI_SR_ENDTX	../libchip/include/SAM3S.h	4756;"	d
SPI_SR_MODF	../libchip/include/SAM3S.h	4753;"	d
SPI_SR_NSSR	../libchip/include/SAM3S.h	4759;"	d
SPI_SR_OVRES	../libchip/include/SAM3S.h	4754;"	d
SPI_SR_RDRF	../libchip/include/SAM3S.h	4751;"	d
SPI_SR_RXBUFF	../libchip/include/SAM3S.h	4757;"	d
SPI_SR_SPIENS	../libchip/include/SAM3S.h	4762;"	d
SPI_SR_TDRE	../libchip/include/SAM3S.h	4752;"	d
SPI_SR_TXBUFE	../libchip/include/SAM3S.h	4758;"	d
SPI_SR_TXEMPTY	../libchip/include/SAM3S.h	4760;"	d
SPI_SR_UNDES	../libchip/include/SAM3S.h	4761;"	d
SPI_TCR	../libchip/include/SAM3S.h	/^  RwReg SPI_TCR;       \/**< \\brief (Spi Offset: 0x10C) Transmit Counter Register *\/$/;"	m	struct:__anon27
SPI_TCR_TXCTR	../libchip/include/SAM3S.h	4849;"	d
SPI_TCR_TXCTR_Msk	../libchip/include/SAM3S.h	4848;"	d
SPI_TCR_TXCTR_Pos	../libchip/include/SAM3S.h	4847;"	d
SPI_TDR	../libchip/include/SAM3S.h	/^  WoReg SPI_TDR;       \/**< \\brief (Spi Offset: 0x0C) Transmit Data Register *\/$/;"	m	struct:__anon27
SPI_TDR_LASTXFER	../libchip/include/SAM3S.h	4749;"	d
SPI_TDR_PCS	../libchip/include/SAM3S.h	4748;"	d
SPI_TDR_PCS_Msk	../libchip/include/SAM3S.h	4747;"	d
SPI_TDR_PCS_Pos	../libchip/include/SAM3S.h	4746;"	d
SPI_TDR_TD	../libchip/include/SAM3S.h	4745;"	d
SPI_TDR_TD_Msk	../libchip/include/SAM3S.h	4744;"	d
SPI_TDR_TD_Pos	../libchip/include/SAM3S.h	4743;"	d
SPI_TNCR	../libchip/include/SAM3S.h	/^  RwReg SPI_TNCR;      \/**< \\brief (Spi Offset: 0x11C) Transmit Next Counter Register *\/$/;"	m	struct:__anon27
SPI_TNCR_TXNCTR	../libchip/include/SAM3S.h	4865;"	d
SPI_TNCR_TXNCTR_Msk	../libchip/include/SAM3S.h	4864;"	d
SPI_TNCR_TXNCTR_Pos	../libchip/include/SAM3S.h	4863;"	d
SPI_TNPR	../libchip/include/SAM3S.h	/^  RwReg SPI_TNPR;      \/**< \\brief (Spi Offset: 0x118) Transmit Next Pointer Register *\/$/;"	m	struct:__anon27
SPI_TNPR_TXNPTR	../libchip/include/SAM3S.h	4861;"	d
SPI_TNPR_TXNPTR_Msk	../libchip/include/SAM3S.h	4860;"	d
SPI_TNPR_TXNPTR_Pos	../libchip/include/SAM3S.h	4859;"	d
SPI_TPR	../libchip/include/SAM3S.h	/^  RwReg SPI_TPR;       \/**< \\brief (Spi Offset: 0x108) Transmit Pointer Register *\/$/;"	m	struct:__anon27
SPI_TPR_TXPTR	../libchip/include/SAM3S.h	4845;"	d
SPI_TPR_TXPTR_Msk	../libchip/include/SAM3S.h	4844;"	d
SPI_TPR_TXPTR_Pos	../libchip/include/SAM3S.h	4843;"	d
SPI_WPMR	../libchip/include/SAM3S.h	/^  RwReg SPI_WPMR;      \/**< \\brief (Spi Offset: 0xE4) Write Protection Control Register *\/$/;"	m	struct:__anon27
SPI_WPMR_SPIWPEN	../libchip/include/SAM3S.h	4825;"	d
SPI_WPMR_SPIWPKEY	../libchip/include/SAM3S.h	4828;"	d
SPI_WPMR_SPIWPKEY_Msk	../libchip/include/SAM3S.h	4827;"	d
SPI_WPMR_SPIWPKEY_Pos	../libchip/include/SAM3S.h	4826;"	d
SPI_WPSR	../libchip/include/SAM3S.h	/^  RoReg SPI_WPSR;      \/**< \\brief (Spi Offset: 0xE8) Write Protection Status Register *\/$/;"	m	struct:__anon27
SPI_WPSR_SPIWPVSRC_Msk	../libchip/include/SAM3S.h	4833;"	d
SPI_WPSR_SPIWPVSRC_Pos	../libchip/include/SAM3S.h	4832;"	d
SPI_WPSR_SPIWPVS_Msk	../libchip/include/SAM3S.h	4831;"	d
SPI_WPSR_SPIWPVS_Pos	../libchip/include/SAM3S.h	4830;"	d
SPI_Write	../libchip/source/spi.c	/^extern void SPI_Write( Spi* spi, uint32_t dwNpcs, uint16_t wData )$/;"	f
SPI_WriteBuffer	../libchip/source/spi.c	/^extern uint32_t SPI_WriteBuffer( Spi* spi, void* pvBuffer, uint32_t dwLength )$/;"	f
SSC	../libchip/include/SAM3S.h	7406;"	d
SSC_CMR	../libchip/include/SAM3S.h	/^  RwReg SSC_CMR;       \/**< \\brief (Ssc Offset: 0x4) Clock Mode Register *\/$/;"	m	struct:__anon28
SSC_CMR_DIV	../libchip/include/SAM3S.h	4929;"	d
SSC_CMR_DIV_Msk	../libchip/include/SAM3S.h	4928;"	d
SSC_CMR_DIV_Pos	../libchip/include/SAM3S.h	4927;"	d
SSC_CR	../libchip/include/SAM3S.h	/^  WoReg SSC_CR;        \/**< \\brief (Ssc Offset: 0x0) Control Register *\/$/;"	m	struct:__anon28
SSC_CR_RXDIS	../libchip/include/SAM3S.h	4922;"	d
SSC_CR_RXEN	../libchip/include/SAM3S.h	4921;"	d
SSC_CR_SWRST	../libchip/include/SAM3S.h	4925;"	d
SSC_CR_TXDIS	../libchip/include/SAM3S.h	4924;"	d
SSC_CR_TXEN	../libchip/include/SAM3S.h	4923;"	d
SSC_Configure	../libchip/source/ssc.c	/^void SSC_Configure(uint32_t bitRate, uint32_t masterClock)$/;"	f
SSC_ConfigureReceiver	../libchip/source/ssc.c	/^void SSC_ConfigureReceiver(uint32_t rcmr, uint32_t rfmr)$/;"	f
SSC_ConfigureTransmitter	../libchip/source/ssc.c	/^void SSC_ConfigureTransmitter(uint32_t tcmr, uint32_t tfmr)$/;"	f
SSC_DisableInterrupts	../libchip/source/ssc.c	/^void SSC_DisableInterrupts(uint32_t sources)$/;"	f
SSC_DisableReceiver	../libchip/source/ssc.c	/^void SSC_DisableReceiver(void)$/;"	f
SSC_DisableTransmitter	../libchip/source/ssc.c	/^void SSC_DisableTransmitter(void)$/;"	f
SSC_EnableInterrupts	../libchip/source/ssc.c	/^void SSC_EnableInterrupts(uint32_t sources)$/;"	f
SSC_EnableReceiver	../libchip/source/ssc.c	/^void SSC_EnableReceiver(void)$/;"	f
SSC_EnableTransmitter	../libchip/source/ssc.c	/^void SSC_EnableTransmitter(void)$/;"	f
SSC_IDR	../libchip/include/SAM3S.h	/^  WoReg SSC_IDR;       \/**< \\brief (Ssc Offset: 0x48) Interrupt Disable Register *\/$/;"	m	struct:__anon28
SSC_IDR_CP0	../libchip/include/SAM3S.h	5111;"	d
SSC_IDR_CP1	../libchip/include/SAM3S.h	5112;"	d
SSC_IDR_ENDRX	../libchip/include/SAM3S.h	5109;"	d
SSC_IDR_ENDTX	../libchip/include/SAM3S.h	5105;"	d
SSC_IDR_OVRUN	../libchip/include/SAM3S.h	5108;"	d
SSC_IDR_RXBUFF	../libchip/include/SAM3S.h	5110;"	d
SSC_IDR_RXRDY	../libchip/include/SAM3S.h	5107;"	d
SSC_IDR_RXSYN	../libchip/include/SAM3S.h	5114;"	d
SSC_IDR_TXBUFE	../libchip/include/SAM3S.h	5106;"	d
SSC_IDR_TXEMPTY	../libchip/include/SAM3S.h	5104;"	d
SSC_IDR_TXRDY	../libchip/include/SAM3S.h	5103;"	d
SSC_IDR_TXSYN	../libchip/include/SAM3S.h	5113;"	d
SSC_IER	../libchip/include/SAM3S.h	/^  WoReg SSC_IER;       \/**< \\brief (Ssc Offset: 0x44) Interrupt Enable Register *\/$/;"	m	struct:__anon28
SSC_IER_CP0	../libchip/include/SAM3S.h	5098;"	d
SSC_IER_CP1	../libchip/include/SAM3S.h	5099;"	d
SSC_IER_ENDRX	../libchip/include/SAM3S.h	5096;"	d
SSC_IER_ENDTX	../libchip/include/SAM3S.h	5092;"	d
SSC_IER_OVRUN	../libchip/include/SAM3S.h	5095;"	d
SSC_IER_RXBUFF	../libchip/include/SAM3S.h	5097;"	d
SSC_IER_RXRDY	../libchip/include/SAM3S.h	5094;"	d
SSC_IER_RXSYN	../libchip/include/SAM3S.h	5101;"	d
SSC_IER_TXBUFE	../libchip/include/SAM3S.h	5093;"	d
SSC_IER_TXEMPTY	../libchip/include/SAM3S.h	5091;"	d
SSC_IER_TXRDY	../libchip/include/SAM3S.h	5090;"	d
SSC_IER_TXSYN	../libchip/include/SAM3S.h	5100;"	d
SSC_IMR	../libchip/include/SAM3S.h	/^  RoReg SSC_IMR;       \/**< \\brief (Ssc Offset: 0x4C) Interrupt Mask Register *\/$/;"	m	struct:__anon28
SSC_IMR_CP0	../libchip/include/SAM3S.h	5124;"	d
SSC_IMR_CP1	../libchip/include/SAM3S.h	5125;"	d
SSC_IMR_ENDRX	../libchip/include/SAM3S.h	5122;"	d
SSC_IMR_ENDTX	../libchip/include/SAM3S.h	5118;"	d
SSC_IMR_OVRUN	../libchip/include/SAM3S.h	5121;"	d
SSC_IMR_RXBUFF	../libchip/include/SAM3S.h	5123;"	d
SSC_IMR_RXRDY	../libchip/include/SAM3S.h	5120;"	d
SSC_IMR_RXSYN	../libchip/include/SAM3S.h	5127;"	d
SSC_IMR_TXBUFE	../libchip/include/SAM3S.h	5119;"	d
SSC_IMR_TXEMPTY	../libchip/include/SAM3S.h	5117;"	d
SSC_IMR_TXRDY	../libchip/include/SAM3S.h	5116;"	d
SSC_IMR_TXSYN	../libchip/include/SAM3S.h	5126;"	d
SSC_IRQn	../libchip/include/SAM3S.h	/^  SSC_IRQn             = 22, \/**< 22 SAM3S Synchronous Serial Controler (SSC) *\/$/;"	e	enum:IRQn
SSC_IrqHandler	../libchip/source/exceptions.c	/^WEAK void SSC_IrqHandler( void )$/;"	f
SSC_PTCR	../libchip/include/SAM3S.h	/^  WoReg SSC_PTCR;      \/**< \\brief (Ssc Offset: 0x120) Transfer Control Register *\/$/;"	m	struct:__anon28
SSC_PTCR_RXTDIS	../libchip/include/SAM3S.h	5171;"	d
SSC_PTCR_RXTEN	../libchip/include/SAM3S.h	5170;"	d
SSC_PTCR_TXTDIS	../libchip/include/SAM3S.h	5173;"	d
SSC_PTCR_TXTEN	../libchip/include/SAM3S.h	5172;"	d
SSC_PTSR	../libchip/include/SAM3S.h	/^  RoReg SSC_PTSR;      \/**< \\brief (Ssc Offset: 0x124) Transfer Status Register *\/$/;"	m	struct:__anon28
SSC_PTSR_RXTEN	../libchip/include/SAM3S.h	5175;"	d
SSC_PTSR_TXTEN	../libchip/include/SAM3S.h	5176;"	d
SSC_RC0R	../libchip/include/SAM3S.h	/^  RwReg SSC_RC0R;      \/**< \\brief (Ssc Offset: 0x38) Receive Compare 0 Register *\/$/;"	m	struct:__anon28
SSC_RC0R_CP0	../libchip/include/SAM3S.h	5069;"	d
SSC_RC0R_CP0_Msk	../libchip/include/SAM3S.h	5068;"	d
SSC_RC0R_CP0_Pos	../libchip/include/SAM3S.h	5067;"	d
SSC_RC1R	../libchip/include/SAM3S.h	/^  RwReg SSC_RC1R;      \/**< \\brief (Ssc Offset: 0x3C) Receive Compare 1 Register *\/$/;"	m	struct:__anon28
SSC_RC1R_CP1	../libchip/include/SAM3S.h	5073;"	d
SSC_RC1R_CP1_Msk	../libchip/include/SAM3S.h	5072;"	d
SSC_RC1R_CP1_Pos	../libchip/include/SAM3S.h	5071;"	d
SSC_RCMR	../libchip/include/SAM3S.h	/^  RwReg SSC_RCMR;      \/**< \\brief (Ssc Offset: 0x10) Receive Clock Mode Register *\/$/;"	m	struct:__anon28
SSC_RCMR_CKG_CONTINUOUS	../libchip/include/SAM3S.h	4945;"	d
SSC_RCMR_CKG_Msk	../libchip/include/SAM3S.h	4943;"	d
SSC_RCMR_CKG_NONE	../libchip/include/SAM3S.h	4944;"	d
SSC_RCMR_CKG_Pos	../libchip/include/SAM3S.h	4942;"	d
SSC_RCMR_CKG_TRANSFER	../libchip/include/SAM3S.h	4946;"	d
SSC_RCMR_CKI	../libchip/include/SAM3S.h	4941;"	d
SSC_RCMR_CKO_CONTINUOUS	../libchip/include/SAM3S.h	4939;"	d
SSC_RCMR_CKO_Msk	../libchip/include/SAM3S.h	4937;"	d
SSC_RCMR_CKO_NONE	../libchip/include/SAM3S.h	4938;"	d
SSC_RCMR_CKO_Pos	../libchip/include/SAM3S.h	4936;"	d
SSC_RCMR_CKO_TRANSFER	../libchip/include/SAM3S.h	4940;"	d
SSC_RCMR_CKS_MCK	../libchip/include/SAM3S.h	4933;"	d
SSC_RCMR_CKS_Msk	../libchip/include/SAM3S.h	4932;"	d
SSC_RCMR_CKS_Pos	../libchip/include/SAM3S.h	4931;"	d
SSC_RCMR_CKS_RK	../libchip/include/SAM3S.h	4935;"	d
SSC_RCMR_CKS_TK	../libchip/include/SAM3S.h	4934;"	d
SSC_RCMR_PERIOD	../libchip/include/SAM3S.h	4964;"	d
SSC_RCMR_PERIOD_Msk	../libchip/include/SAM3S.h	4963;"	d
SSC_RCMR_PERIOD_Pos	../libchip/include/SAM3S.h	4962;"	d
SSC_RCMR_START_CMP_0	../libchip/include/SAM3S.h	4957;"	d
SSC_RCMR_START_CONTINUOUS	../libchip/include/SAM3S.h	4949;"	d
SSC_RCMR_START_Msk	../libchip/include/SAM3S.h	4948;"	d
SSC_RCMR_START_Pos	../libchip/include/SAM3S.h	4947;"	d
SSC_RCMR_START_RF_EDGE	../libchip/include/SAM3S.h	4956;"	d
SSC_RCMR_START_RF_FALLING	../libchip/include/SAM3S.h	4953;"	d
SSC_RCMR_START_RF_HIGH	../libchip/include/SAM3S.h	4952;"	d
SSC_RCMR_START_RF_LEVEL	../libchip/include/SAM3S.h	4955;"	d
SSC_RCMR_START_RF_LOW	../libchip/include/SAM3S.h	4951;"	d
SSC_RCMR_START_RF_RISING	../libchip/include/SAM3S.h	4954;"	d
SSC_RCMR_START_TRANSMIT	../libchip/include/SAM3S.h	4950;"	d
SSC_RCMR_STOP	../libchip/include/SAM3S.h	4958;"	d
SSC_RCMR_STTDLY	../libchip/include/SAM3S.h	4961;"	d
SSC_RCMR_STTDLY_Msk	../libchip/include/SAM3S.h	4960;"	d
SSC_RCMR_STTDLY_Pos	../libchip/include/SAM3S.h	4959;"	d
SSC_RCR	../libchip/include/SAM3S.h	/^  RwReg SSC_RCR;       \/**< \\brief (Ssc Offset: 0x104) Receive Counter Register *\/$/;"	m	struct:__anon28
SSC_RCR_RXCTR	../libchip/include/SAM3S.h	5144;"	d
SSC_RCR_RXCTR_Msk	../libchip/include/SAM3S.h	5143;"	d
SSC_RCR_RXCTR_Pos	../libchip/include/SAM3S.h	5142;"	d
SSC_RFMR	../libchip/include/SAM3S.h	/^  RwReg SSC_RFMR;      \/**< \\brief (Ssc Offset: 0x14) Receive Frame Mode Register *\/$/;"	m	struct:__anon28
SSC_RFMR_DATLEN	../libchip/include/SAM3S.h	4968;"	d
SSC_RFMR_DATLEN_Msk	../libchip/include/SAM3S.h	4967;"	d
SSC_RFMR_DATLEN_Pos	../libchip/include/SAM3S.h	4966;"	d
SSC_RFMR_DATNB	../libchip/include/SAM3S.h	4973;"	d
SSC_RFMR_DATNB_Msk	../libchip/include/SAM3S.h	4972;"	d
SSC_RFMR_DATNB_Pos	../libchip/include/SAM3S.h	4971;"	d
SSC_RFMR_FSEDGE	../libchip/include/SAM3S.h	4985;"	d
SSC_RFMR_FSEDGE_NEGATIVE	../libchip/include/SAM3S.h	4987;"	d
SSC_RFMR_FSEDGE_POSITIVE	../libchip/include/SAM3S.h	4986;"	d
SSC_RFMR_FSLEN	../libchip/include/SAM3S.h	4976;"	d
SSC_RFMR_FSLEN_EXT	../libchip/include/SAM3S.h	4990;"	d
SSC_RFMR_FSLEN_EXT_Msk	../libchip/include/SAM3S.h	4989;"	d
SSC_RFMR_FSLEN_EXT_Pos	../libchip/include/SAM3S.h	4988;"	d
SSC_RFMR_FSLEN_Msk	../libchip/include/SAM3S.h	4975;"	d
SSC_RFMR_FSLEN_Pos	../libchip/include/SAM3S.h	4974;"	d
SSC_RFMR_FSOS_HIGH	../libchip/include/SAM3S.h	4983;"	d
SSC_RFMR_FSOS_LOW	../libchip/include/SAM3S.h	4982;"	d
SSC_RFMR_FSOS_Msk	../libchip/include/SAM3S.h	4978;"	d
SSC_RFMR_FSOS_NEGATIVE	../libchip/include/SAM3S.h	4980;"	d
SSC_RFMR_FSOS_NONE	../libchip/include/SAM3S.h	4979;"	d
SSC_RFMR_FSOS_POSITIVE	../libchip/include/SAM3S.h	4981;"	d
SSC_RFMR_FSOS_Pos	../libchip/include/SAM3S.h	4977;"	d
SSC_RFMR_FSOS_TOGGLING	../libchip/include/SAM3S.h	4984;"	d
SSC_RFMR_LOOP	../libchip/include/SAM3S.h	4969;"	d
SSC_RFMR_MSBF	../libchip/include/SAM3S.h	4970;"	d
SSC_RHR	../libchip/include/SAM3S.h	/^  RoReg SSC_RHR;       \/**< \\brief (Ssc Offset: 0x20) Receive Holding Register *\/$/;"	m	struct:__anon28
SSC_RHR_RDAT_Msk	../libchip/include/SAM3S.h	5054;"	d
SSC_RHR_RDAT_Pos	../libchip/include/SAM3S.h	5053;"	d
SSC_RNCR	../libchip/include/SAM3S.h	/^  RwReg SSC_RNCR;      \/**< \\brief (Ssc Offset: 0x114) Receive Next Counter Register *\/$/;"	m	struct:__anon28
SSC_RNCR_RXNCTR	../libchip/include/SAM3S.h	5160;"	d
SSC_RNCR_RXNCTR_Msk	../libchip/include/SAM3S.h	5159;"	d
SSC_RNCR_RXNCTR_Pos	../libchip/include/SAM3S.h	5158;"	d
SSC_RNPR	../libchip/include/SAM3S.h	/^  RwReg SSC_RNPR;      \/**< \\brief (Ssc Offset: 0x110) Receive Next Pointer Register *\/$/;"	m	struct:__anon28
SSC_RNPR_RXNPTR	../libchip/include/SAM3S.h	5156;"	d
SSC_RNPR_RXNPTR_Msk	../libchip/include/SAM3S.h	5155;"	d
SSC_RNPR_RXNPTR_Pos	../libchip/include/SAM3S.h	5154;"	d
SSC_RPR	../libchip/include/SAM3S.h	/^  RwReg SSC_RPR;       \/**< \\brief (Ssc Offset: 0x100) Receive Pointer Register *\/$/;"	m	struct:__anon28
SSC_RPR_RXPTR	../libchip/include/SAM3S.h	5140;"	d
SSC_RPR_RXPTR_Msk	../libchip/include/SAM3S.h	5139;"	d
SSC_RPR_RXPTR_Pos	../libchip/include/SAM3S.h	5138;"	d
SSC_RSHR	../libchip/include/SAM3S.h	/^  RoReg SSC_RSHR;      \/**< \\brief (Ssc Offset: 0x30) Receive Sync. Holding Register *\/$/;"	m	struct:__anon28
SSC_RSHR_RSDAT_Msk	../libchip/include/SAM3S.h	5061;"	d
SSC_RSHR_RSDAT_Pos	../libchip/include/SAM3S.h	5060;"	d
SSC_Read	../libchip/source/ssc.c	/^uint32_t SSC_Read(void)$/;"	f
SSC_ReadBuffer	../libchip/source/ssc.c	/^uint8_t SSC_ReadBuffer(void *buffer, uint32_t length)$/;"	f
SSC_SR	../libchip/include/SAM3S.h	/^  RoReg SSC_SR;        \/**< \\brief (Ssc Offset: 0x40) Status Register *\/$/;"	m	struct:__anon28
SSC_SR_CP0	../libchip/include/SAM3S.h	5083;"	d
SSC_SR_CP1	../libchip/include/SAM3S.h	5084;"	d
SSC_SR_ENDRX	../libchip/include/SAM3S.h	5081;"	d
SSC_SR_ENDTX	../libchip/include/SAM3S.h	5077;"	d
SSC_SR_OVRUN	../libchip/include/SAM3S.h	5080;"	d
SSC_SR_RXBUFF	../libchip/include/SAM3S.h	5082;"	d
SSC_SR_RXEN	../libchip/include/SAM3S.h	5088;"	d
SSC_SR_RXRDY	../libchip/include/SAM3S.h	5079;"	d
SSC_SR_RXSYN	../libchip/include/SAM3S.h	5086;"	d
SSC_SR_TXBUFE	../libchip/include/SAM3S.h	5078;"	d
SSC_SR_TXEMPTY	../libchip/include/SAM3S.h	5076;"	d
SSC_SR_TXEN	../libchip/include/SAM3S.h	5087;"	d
SSC_SR_TXRDY	../libchip/include/SAM3S.h	5075;"	d
SSC_SR_TXSYN	../libchip/include/SAM3S.h	5085;"	d
SSC_TCMR	../libchip/include/SAM3S.h	/^  RwReg SSC_TCMR;      \/**< \\brief (Ssc Offset: 0x18) Transmit Clock Mode Register *\/$/;"	m	struct:__anon28
SSC_TCMR_CKG_CONTINUOUS	../libchip/include/SAM3S.h	5006;"	d
SSC_TCMR_CKG_Msk	../libchip/include/SAM3S.h	5004;"	d
SSC_TCMR_CKG_NONE	../libchip/include/SAM3S.h	5005;"	d
SSC_TCMR_CKG_Pos	../libchip/include/SAM3S.h	5003;"	d
SSC_TCMR_CKG_TRANSFER	../libchip/include/SAM3S.h	5007;"	d
SSC_TCMR_CKI	../libchip/include/SAM3S.h	5002;"	d
SSC_TCMR_CKO_CONTINUOUS	../libchip/include/SAM3S.h	5000;"	d
SSC_TCMR_CKO_Msk	../libchip/include/SAM3S.h	4998;"	d
SSC_TCMR_CKO_NONE	../libchip/include/SAM3S.h	4999;"	d
SSC_TCMR_CKO_Pos	../libchip/include/SAM3S.h	4997;"	d
SSC_TCMR_CKO_TRANSFER	../libchip/include/SAM3S.h	5001;"	d
SSC_TCMR_CKS_MCK	../libchip/include/SAM3S.h	4994;"	d
SSC_TCMR_CKS_Msk	../libchip/include/SAM3S.h	4993;"	d
SSC_TCMR_CKS_Pos	../libchip/include/SAM3S.h	4992;"	d
SSC_TCMR_CKS_RK	../libchip/include/SAM3S.h	4996;"	d
SSC_TCMR_CKS_TK	../libchip/include/SAM3S.h	4995;"	d
SSC_TCMR_PERIOD	../libchip/include/SAM3S.h	5024;"	d
SSC_TCMR_PERIOD_Msk	../libchip/include/SAM3S.h	5023;"	d
SSC_TCMR_PERIOD_Pos	../libchip/include/SAM3S.h	5022;"	d
SSC_TCMR_START_CMP_0	../libchip/include/SAM3S.h	5018;"	d
SSC_TCMR_START_CONTINUOUS	../libchip/include/SAM3S.h	5010;"	d
SSC_TCMR_START_Msk	../libchip/include/SAM3S.h	5009;"	d
SSC_TCMR_START_Pos	../libchip/include/SAM3S.h	5008;"	d
SSC_TCMR_START_RECEIVE	../libchip/include/SAM3S.h	5011;"	d
SSC_TCMR_START_RF_EDGE	../libchip/include/SAM3S.h	5017;"	d
SSC_TCMR_START_RF_FALLING	../libchip/include/SAM3S.h	5014;"	d
SSC_TCMR_START_RF_HIGH	../libchip/include/SAM3S.h	5013;"	d
SSC_TCMR_START_RF_LEVEL	../libchip/include/SAM3S.h	5016;"	d
SSC_TCMR_START_RF_LOW	../libchip/include/SAM3S.h	5012;"	d
SSC_TCMR_START_RF_RISING	../libchip/include/SAM3S.h	5015;"	d
SSC_TCMR_STTDLY	../libchip/include/SAM3S.h	5021;"	d
SSC_TCMR_STTDLY_Msk	../libchip/include/SAM3S.h	5020;"	d
SSC_TCMR_STTDLY_Pos	../libchip/include/SAM3S.h	5019;"	d
SSC_TCR	../libchip/include/SAM3S.h	/^  RwReg SSC_TCR;       \/**< \\brief (Ssc Offset: 0x10C) Transmit Counter Register *\/$/;"	m	struct:__anon28
SSC_TCR_TXCTR	../libchip/include/SAM3S.h	5152;"	d
SSC_TCR_TXCTR_Msk	../libchip/include/SAM3S.h	5151;"	d
SSC_TCR_TXCTR_Pos	../libchip/include/SAM3S.h	5150;"	d
SSC_TFMR	../libchip/include/SAM3S.h	/^  RwReg SSC_TFMR;      \/**< \\brief (Ssc Offset: 0x1C) Transmit Frame Mode Register *\/$/;"	m	struct:__anon28
SSC_TFMR_DATDEF	../libchip/include/SAM3S.h	5029;"	d
SSC_TFMR_DATLEN	../libchip/include/SAM3S.h	5028;"	d
SSC_TFMR_DATLEN_Msk	../libchip/include/SAM3S.h	5027;"	d
SSC_TFMR_DATLEN_Pos	../libchip/include/SAM3S.h	5026;"	d
SSC_TFMR_DATNB	../libchip/include/SAM3S.h	5033;"	d
SSC_TFMR_DATNB_Msk	../libchip/include/SAM3S.h	5032;"	d
SSC_TFMR_DATNB_Pos	../libchip/include/SAM3S.h	5031;"	d
SSC_TFMR_FSDEN	../libchip/include/SAM3S.h	5045;"	d
SSC_TFMR_FSEDGE	../libchip/include/SAM3S.h	5046;"	d
SSC_TFMR_FSEDGE_NEGATIVE	../libchip/include/SAM3S.h	5048;"	d
SSC_TFMR_FSEDGE_POSITIVE	../libchip/include/SAM3S.h	5047;"	d
SSC_TFMR_FSLEN	../libchip/include/SAM3S.h	5036;"	d
SSC_TFMR_FSLEN_EXT	../libchip/include/SAM3S.h	5051;"	d
SSC_TFMR_FSLEN_EXT_Msk	../libchip/include/SAM3S.h	5050;"	d
SSC_TFMR_FSLEN_EXT_Pos	../libchip/include/SAM3S.h	5049;"	d
SSC_TFMR_FSLEN_Msk	../libchip/include/SAM3S.h	5035;"	d
SSC_TFMR_FSLEN_Pos	../libchip/include/SAM3S.h	5034;"	d
SSC_TFMR_FSOS_HIGH	../libchip/include/SAM3S.h	5043;"	d
SSC_TFMR_FSOS_LOW	../libchip/include/SAM3S.h	5042;"	d
SSC_TFMR_FSOS_Msk	../libchip/include/SAM3S.h	5038;"	d
SSC_TFMR_FSOS_NEGATIVE	../libchip/include/SAM3S.h	5040;"	d
SSC_TFMR_FSOS_NONE	../libchip/include/SAM3S.h	5039;"	d
SSC_TFMR_FSOS_POSITIVE	../libchip/include/SAM3S.h	5041;"	d
SSC_TFMR_FSOS_Pos	../libchip/include/SAM3S.h	5037;"	d
SSC_TFMR_FSOS_TOGGLING	../libchip/include/SAM3S.h	5044;"	d
SSC_TFMR_MSBF	../libchip/include/SAM3S.h	5030;"	d
SSC_THR	../libchip/include/SAM3S.h	/^  WoReg SSC_THR;       \/**< \\brief (Ssc Offset: 0x24) Transmit Holding Register *\/$/;"	m	struct:__anon28
SSC_THR_TDAT	../libchip/include/SAM3S.h	5058;"	d
SSC_THR_TDAT_Msk	../libchip/include/SAM3S.h	5057;"	d
SSC_THR_TDAT_Pos	../libchip/include/SAM3S.h	5056;"	d
SSC_TNCR	../libchip/include/SAM3S.h	/^  RwReg SSC_TNCR;      \/**< \\brief (Ssc Offset: 0x11C) Transmit Next Counter Register *\/$/;"	m	struct:__anon28
SSC_TNCR_TXNCTR	../libchip/include/SAM3S.h	5168;"	d
SSC_TNCR_TXNCTR_Msk	../libchip/include/SAM3S.h	5167;"	d
SSC_TNCR_TXNCTR_Pos	../libchip/include/SAM3S.h	5166;"	d
SSC_TNPR	../libchip/include/SAM3S.h	/^  RwReg SSC_TNPR;      \/**< \\brief (Ssc Offset: 0x118) Transmit Next Pointer Register *\/$/;"	m	struct:__anon28
SSC_TNPR_TXNPTR	../libchip/include/SAM3S.h	5164;"	d
SSC_TNPR_TXNPTR_Msk	../libchip/include/SAM3S.h	5163;"	d
SSC_TNPR_TXNPTR_Pos	../libchip/include/SAM3S.h	5162;"	d
SSC_TPR	../libchip/include/SAM3S.h	/^  RwReg SSC_TPR;       \/**< \\brief (Ssc Offset: 0x108) Transmit Pointer Register *\/$/;"	m	struct:__anon28
SSC_TPR_TXPTR	../libchip/include/SAM3S.h	5148;"	d
SSC_TPR_TXPTR_Msk	../libchip/include/SAM3S.h	5147;"	d
SSC_TPR_TXPTR_Pos	../libchip/include/SAM3S.h	5146;"	d
SSC_TSHR	../libchip/include/SAM3S.h	/^  RwReg SSC_TSHR;      \/**< \\brief (Ssc Offset: 0x34) Transmit Sync. Holding Register *\/$/;"	m	struct:__anon28
SSC_TSHR_TSDAT	../libchip/include/SAM3S.h	5065;"	d
SSC_TSHR_TSDAT_Msk	../libchip/include/SAM3S.h	5064;"	d
SSC_TSHR_TSDAT_Pos	../libchip/include/SAM3S.h	5063;"	d
SSC_WPMR	../libchip/include/SAM3S.h	/^  RwReg SSC_WPMR;      \/**< \\brief (Ssc Offset: 0xE4) Write Protect Mode Register *\/$/;"	m	struct:__anon28
SSC_WPMR_WPEN	../libchip/include/SAM3S.h	5129;"	d
SSC_WPMR_WPKEY	../libchip/include/SAM3S.h	5132;"	d
SSC_WPMR_WPKEY_Msk	../libchip/include/SAM3S.h	5131;"	d
SSC_WPMR_WPKEY_Pos	../libchip/include/SAM3S.h	5130;"	d
SSC_WPSR	../libchip/include/SAM3S.h	/^  RoReg SSC_WPSR;      \/**< \\brief (Ssc Offset: 0xE8) Write Protect Status Register *\/$/;"	m	struct:__anon28
SSC_WPSR_WPVS	../libchip/include/SAM3S.h	5134;"	d
SSC_WPSR_WPVSRC_Msk	../libchip/include/SAM3S.h	5136;"	d
SSC_WPSR_WPVSRC_Pos	../libchip/include/SAM3S.h	5135;"	d
SSC_Write	../libchip/source/ssc.c	/^void SSC_Write(uint32_t frame)$/;"	f
SSC_WriteBuffer	../libchip/source/ssc.c	/^uint8_t SSC_WriteBuffer(void *buffer, uint32_t length)$/;"	f
STACK_SIZE	board/startup.c	41;"	d	file:
STIR	../libchip/cmsis/core_cm3.h	/^  __O  uint32_t STIR;                         \/*!< Offset: 0xE00  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon39
STRIP	Makefile	/^STRIP = $(CROSS_COMPILE)strip$/;"	m
SUPC	../libchip/include/SAM3S.h	7443;"	d
SUPC_CR	../libchip/include/SAM3S.h	/^  WoReg SUPC_CR;   \/**< \\brief (Supc Offset: 0x00) Supply Controller Control Register *\/$/;"	m	struct:__anon29
SUPC_CR_KEY	../libchip/include/SAM3S.h	5206;"	d
SUPC_CR_KEY_Msk	../libchip/include/SAM3S.h	5205;"	d
SUPC_CR_KEY_Pos	../libchip/include/SAM3S.h	5204;"	d
SUPC_CR_VROFF	../libchip/include/SAM3S.h	5198;"	d
SUPC_CR_VROFF_NO_EFFECT	../libchip/include/SAM3S.h	5199;"	d
SUPC_CR_VROFF_STOP_VREG	../libchip/include/SAM3S.h	5200;"	d
SUPC_CR_XTALSEL	../libchip/include/SAM3S.h	5201;"	d
SUPC_CR_XTALSEL_CRYSTAL_SEL	../libchip/include/SAM3S.h	5203;"	d
SUPC_CR_XTALSEL_NO_EFFECT	../libchip/include/SAM3S.h	5202;"	d
SUPC_DisableDeepMode	../libchip/source/supc.c	/^void SUPC_DisableDeepMode( Supc* pSupc )$/;"	f
SUPC_DisableFlash	../libchip/source/supc.c	/^void SUPC_DisableFlash( Supc* pSupc )$/;"	f
SUPC_DisableRtc	../libchip/source/supc.c	/^void SUPC_DisableRtc( Supc* pSupc )$/;"	f
SUPC_DisableSram	../libchip/source/supc.c	/^void SUPC_DisableSram( Supc* pSupc )$/;"	f
SUPC_DisableVoltageRegulator	../libchip/source/supc.c	/^void SUPC_DisableVoltageRegulator( Supc* pSupc )$/;"	f
SUPC_EnableDeepMode	../libchip/source/supc.c	/^void SUPC_EnableDeepMode( Supc* pSupc )$/;"	f
SUPC_EnableFlash	../libchip/source/supc.c	/^void SUPC_EnableFlash( Supc* pSupc, uint32_t dwTime )$/;"	f
SUPC_EnableRtc	../libchip/source/supc.c	/^void SUPC_EnableRtc( Supc* pSupc )$/;"	f
SUPC_EnableSram	../libchip/source/supc.c	/^void SUPC_EnableSram( Supc* pSupc )$/;"	f
SUPC_IRQn	../libchip/include/SAM3S.h	/^  SUPC_IRQn            =  0, \/**<  0 SAM3S Supply Controller (SUPC) *\/$/;"	e	enum:IRQn
SUPC_IrqHandler	../libchip/source/exceptions.c	/^WEAK void SUPC_IrqHandler( void )$/;"	f
SUPC_KEY	../libchip/source/supc.c	43;"	d	file:
SUPC_MR	../libchip/include/SAM3S.h	/^  RwReg SUPC_MR;   \/**< \\brief (Supc Offset: 0x08) Supply Controller Mode Register *\/$/;"	m	struct:__anon29
SUPC_MR_BODDIS	../libchip/include/SAM3S.h	5243;"	d
SUPC_MR_BODDIS_DISABLE	../libchip/include/SAM3S.h	5245;"	d
SUPC_MR_BODDIS_ENABLE	../libchip/include/SAM3S.h	5244;"	d
SUPC_MR_BODRSTEN	../libchip/include/SAM3S.h	5240;"	d
SUPC_MR_BODRSTEN_ENABLE	../libchip/include/SAM3S.h	5242;"	d
SUPC_MR_BODRSTEN_NOT_ENABLE	../libchip/include/SAM3S.h	5241;"	d
SUPC_MR_KEY	../libchip/include/SAM3S.h	5254;"	d
SUPC_MR_KEY_Msk	../libchip/include/SAM3S.h	5253;"	d
SUPC_MR_KEY_Pos	../libchip/include/SAM3S.h	5252;"	d
SUPC_MR_ONREG	../libchip/include/SAM3S.h	5246;"	d
SUPC_MR_ONREG_ONREG_UNUSED	../libchip/include/SAM3S.h	5247;"	d
SUPC_MR_ONREG_ONREG_USED	../libchip/include/SAM3S.h	5248;"	d
SUPC_MR_OSCBYPASS	../libchip/include/SAM3S.h	5249;"	d
SUPC_MR_OSCBYPASS_BYPASS	../libchip/include/SAM3S.h	5251;"	d
SUPC_MR_OSCBYPASS_NO_EFFECT	../libchip/include/SAM3S.h	5250;"	d
SUPC_SMMR	../libchip/include/SAM3S.h	/^  RwReg SUPC_SMMR; \/**< \\brief (Supc Offset: 0x04) Supply Controller Supply Monitor Mode Register *\/$/;"	m	struct:__anon29
SUPC_SMMR_SMIEN	../libchip/include/SAM3S.h	5236;"	d
SUPC_SMMR_SMIEN_ENABLE	../libchip/include/SAM3S.h	5238;"	d
SUPC_SMMR_SMIEN_NOT_ENABLE	../libchip/include/SAM3S.h	5237;"	d
SUPC_SMMR_SMRSTEN	../libchip/include/SAM3S.h	5233;"	d
SUPC_SMMR_SMRSTEN_ENABLE	../libchip/include/SAM3S.h	5235;"	d
SUPC_SMMR_SMRSTEN_NOT_ENABLE	../libchip/include/SAM3S.h	5234;"	d
SUPC_SMMR_SMSMPL_2048SLCK	../libchip/include/SAM3S.h	5232;"	d
SUPC_SMMR_SMSMPL_256SLCK	../libchip/include/SAM3S.h	5231;"	d
SUPC_SMMR_SMSMPL_32SLCK	../libchip/include/SAM3S.h	5230;"	d
SUPC_SMMR_SMSMPL_CSM	../libchip/include/SAM3S.h	5229;"	d
SUPC_SMMR_SMSMPL_Msk	../libchip/include/SAM3S.h	5227;"	d
SUPC_SMMR_SMSMPL_Pos	../libchip/include/SAM3S.h	5226;"	d
SUPC_SMMR_SMSMPL_SMD	../libchip/include/SAM3S.h	5228;"	d
SUPC_SMMR_SMTH_1_9V	../libchip/include/SAM3S.h	5210;"	d
SUPC_SMMR_SMTH_2_0V	../libchip/include/SAM3S.h	5211;"	d
SUPC_SMMR_SMTH_2_1V	../libchip/include/SAM3S.h	5212;"	d
SUPC_SMMR_SMTH_2_2V	../libchip/include/SAM3S.h	5213;"	d
SUPC_SMMR_SMTH_2_3V	../libchip/include/SAM3S.h	5214;"	d
SUPC_SMMR_SMTH_2_4V	../libchip/include/SAM3S.h	5215;"	d
SUPC_SMMR_SMTH_2_5V	../libchip/include/SAM3S.h	5216;"	d
SUPC_SMMR_SMTH_2_6V	../libchip/include/SAM3S.h	5217;"	d
SUPC_SMMR_SMTH_2_7V	../libchip/include/SAM3S.h	5218;"	d
SUPC_SMMR_SMTH_2_8V	../libchip/include/SAM3S.h	5219;"	d
SUPC_SMMR_SMTH_2_9V	../libchip/include/SAM3S.h	5220;"	d
SUPC_SMMR_SMTH_3_0V	../libchip/include/SAM3S.h	5221;"	d
SUPC_SMMR_SMTH_3_1V	../libchip/include/SAM3S.h	5222;"	d
SUPC_SMMR_SMTH_3_2V	../libchip/include/SAM3S.h	5223;"	d
SUPC_SMMR_SMTH_3_3V	../libchip/include/SAM3S.h	5224;"	d
SUPC_SMMR_SMTH_3_4V	../libchip/include/SAM3S.h	5225;"	d
SUPC_SMMR_SMTH_Msk	../libchip/include/SAM3S.h	5209;"	d
SUPC_SMMR_SMTH_Pos	../libchip/include/SAM3S.h	5208;"	d
SUPC_SR	../libchip/include/SAM3S.h	/^  RoReg SUPC_SR;   \/**< \\brief (Supc Offset: 0x14) Supply Controller Status Register *\/$/;"	m	struct:__anon29
SUPC_SR_BODRSTS	../libchip/include/SAM3S.h	5377;"	d
SUPC_SR_BODRSTS_NO	../libchip/include/SAM3S.h	5378;"	d
SUPC_SR_BODRSTS_PRESENT	../libchip/include/SAM3S.h	5379;"	d
SUPC_SR_OSCSEL	../libchip/include/SAM3S.h	5389;"	d
SUPC_SR_OSCSEL_CRYST	../libchip/include/SAM3S.h	5391;"	d
SUPC_SR_OSCSEL_RC	../libchip/include/SAM3S.h	5390;"	d
SUPC_SR_SMOS	../libchip/include/SAM3S.h	5386;"	d
SUPC_SR_SMOS_HIGH	../libchip/include/SAM3S.h	5387;"	d
SUPC_SR_SMOS_LOW	../libchip/include/SAM3S.h	5388;"	d
SUPC_SR_SMRSTS	../libchip/include/SAM3S.h	5380;"	d
SUPC_SR_SMRSTS_NO	../libchip/include/SAM3S.h	5381;"	d
SUPC_SR_SMRSTS_PRESENT	../libchip/include/SAM3S.h	5382;"	d
SUPC_SR_SMS	../libchip/include/SAM3S.h	5383;"	d
SUPC_SR_SMS_NO	../libchip/include/SAM3S.h	5384;"	d
SUPC_SR_SMS_PRESENT	../libchip/include/SAM3S.h	5385;"	d
SUPC_SR_SMWS	../libchip/include/SAM3S.h	5374;"	d
SUPC_SR_SMWS_NO	../libchip/include/SAM3S.h	5375;"	d
SUPC_SR_SMWS_PRESENT	../libchip/include/SAM3S.h	5376;"	d
SUPC_SR_WKUPIS0	../libchip/include/SAM3S.h	5392;"	d
SUPC_SR_WKUPIS0_DIS	../libchip/include/SAM3S.h	5393;"	d
SUPC_SR_WKUPIS0_EN	../libchip/include/SAM3S.h	5394;"	d
SUPC_SR_WKUPIS1	../libchip/include/SAM3S.h	5395;"	d
SUPC_SR_WKUPIS10	../libchip/include/SAM3S.h	5422;"	d
SUPC_SR_WKUPIS10_DIS	../libchip/include/SAM3S.h	5423;"	d
SUPC_SR_WKUPIS10_EN	../libchip/include/SAM3S.h	5424;"	d
SUPC_SR_WKUPIS11	../libchip/include/SAM3S.h	5425;"	d
SUPC_SR_WKUPIS11_DIS	../libchip/include/SAM3S.h	5426;"	d
SUPC_SR_WKUPIS11_EN	../libchip/include/SAM3S.h	5427;"	d
SUPC_SR_WKUPIS12	../libchip/include/SAM3S.h	5428;"	d
SUPC_SR_WKUPIS12_DIS	../libchip/include/SAM3S.h	5429;"	d
SUPC_SR_WKUPIS12_EN	../libchip/include/SAM3S.h	5430;"	d
SUPC_SR_WKUPIS13	../libchip/include/SAM3S.h	5431;"	d
SUPC_SR_WKUPIS13_DIS	../libchip/include/SAM3S.h	5432;"	d
SUPC_SR_WKUPIS13_EN	../libchip/include/SAM3S.h	5433;"	d
SUPC_SR_WKUPIS14	../libchip/include/SAM3S.h	5434;"	d
SUPC_SR_WKUPIS14_DIS	../libchip/include/SAM3S.h	5435;"	d
SUPC_SR_WKUPIS14_EN	../libchip/include/SAM3S.h	5436;"	d
SUPC_SR_WKUPIS15	../libchip/include/SAM3S.h	5437;"	d
SUPC_SR_WKUPIS15_DIS	../libchip/include/SAM3S.h	5438;"	d
SUPC_SR_WKUPIS15_EN	../libchip/include/SAM3S.h	5439;"	d
SUPC_SR_WKUPIS1_DIS	../libchip/include/SAM3S.h	5396;"	d
SUPC_SR_WKUPIS1_EN	../libchip/include/SAM3S.h	5397;"	d
SUPC_SR_WKUPIS2	../libchip/include/SAM3S.h	5398;"	d
SUPC_SR_WKUPIS2_DIS	../libchip/include/SAM3S.h	5399;"	d
SUPC_SR_WKUPIS2_EN	../libchip/include/SAM3S.h	5400;"	d
SUPC_SR_WKUPIS3	../libchip/include/SAM3S.h	5401;"	d
SUPC_SR_WKUPIS3_DIS	../libchip/include/SAM3S.h	5402;"	d
SUPC_SR_WKUPIS3_EN	../libchip/include/SAM3S.h	5403;"	d
SUPC_SR_WKUPIS4	../libchip/include/SAM3S.h	5404;"	d
SUPC_SR_WKUPIS4_DIS	../libchip/include/SAM3S.h	5405;"	d
SUPC_SR_WKUPIS4_EN	../libchip/include/SAM3S.h	5406;"	d
SUPC_SR_WKUPIS5	../libchip/include/SAM3S.h	5407;"	d
SUPC_SR_WKUPIS5_DIS	../libchip/include/SAM3S.h	5408;"	d
SUPC_SR_WKUPIS5_EN	../libchip/include/SAM3S.h	5409;"	d
SUPC_SR_WKUPIS6	../libchip/include/SAM3S.h	5410;"	d
SUPC_SR_WKUPIS6_DIS	../libchip/include/SAM3S.h	5411;"	d
SUPC_SR_WKUPIS6_EN	../libchip/include/SAM3S.h	5412;"	d
SUPC_SR_WKUPIS7	../libchip/include/SAM3S.h	5413;"	d
SUPC_SR_WKUPIS7_DIS	../libchip/include/SAM3S.h	5414;"	d
SUPC_SR_WKUPIS7_EN	../libchip/include/SAM3S.h	5415;"	d
SUPC_SR_WKUPIS8	../libchip/include/SAM3S.h	5416;"	d
SUPC_SR_WKUPIS8_DIS	../libchip/include/SAM3S.h	5417;"	d
SUPC_SR_WKUPIS8_EN	../libchip/include/SAM3S.h	5418;"	d
SUPC_SR_WKUPIS9	../libchip/include/SAM3S.h	5419;"	d
SUPC_SR_WKUPIS9_DIS	../libchip/include/SAM3S.h	5420;"	d
SUPC_SR_WKUPIS9_EN	../libchip/include/SAM3S.h	5421;"	d
SUPC_SR_WKUPS	../libchip/include/SAM3S.h	5371;"	d
SUPC_SR_WKUPS_NO	../libchip/include/SAM3S.h	5372;"	d
SUPC_SR_WKUPS_PRESENT	../libchip/include/SAM3S.h	5373;"	d
SUPC_SetBodSampling	../libchip/source/supc.c	/^void SUPC_SetBodSampling( Supc* pSupc, uint32_t dwMode )$/;"	f
SUPC_SetVoltageOutput	../libchip/source/supc.c	/^void SUPC_SetVoltageOutput( Supc* pSupc, uint32_t dwVoltage )$/;"	f
SUPC_SetWakeUpInputs	../libchip/source/supc.c	/^void SUPC_SetWakeUpInputs( Supc* pSupc, uint32_t dwInputs )$/;"	f
SUPC_SetWakeUpSources	../libchip/source/supc.c	/^void SUPC_SetWakeUpSources( Supc* pSupc, uint32_t dwSources )$/;"	f
SUPC_Shutdown	../libchip/source/supc.c	/^void SUPC_Shutdown( Supc* pSupc )$/;"	f
SUPC_WUIR	../libchip/include/SAM3S.h	/^  RwReg SUPC_WUIR; \/**< \\brief (Supc Offset: 0x10) Supply Controller Wake Up Inputs Register *\/$/;"	m	struct:__anon29
SUPC_WUIR_WKUPEN0	../libchip/include/SAM3S.h	5274;"	d
SUPC_WUIR_WKUPEN0_ENABLE	../libchip/include/SAM3S.h	5276;"	d
SUPC_WUIR_WKUPEN0_NOT_ENABLE	../libchip/include/SAM3S.h	5275;"	d
SUPC_WUIR_WKUPEN1	../libchip/include/SAM3S.h	5277;"	d
SUPC_WUIR_WKUPEN10	../libchip/include/SAM3S.h	5304;"	d
SUPC_WUIR_WKUPEN10_ENABLE	../libchip/include/SAM3S.h	5306;"	d
SUPC_WUIR_WKUPEN10_NOT_ENABLE	../libchip/include/SAM3S.h	5305;"	d
SUPC_WUIR_WKUPEN11	../libchip/include/SAM3S.h	5307;"	d
SUPC_WUIR_WKUPEN11_ENABLE	../libchip/include/SAM3S.h	5309;"	d
SUPC_WUIR_WKUPEN11_NOT_ENABLE	../libchip/include/SAM3S.h	5308;"	d
SUPC_WUIR_WKUPEN12	../libchip/include/SAM3S.h	5310;"	d
SUPC_WUIR_WKUPEN12_ENABLE	../libchip/include/SAM3S.h	5312;"	d
SUPC_WUIR_WKUPEN12_NOT_ENABLE	../libchip/include/SAM3S.h	5311;"	d
SUPC_WUIR_WKUPEN13	../libchip/include/SAM3S.h	5313;"	d
SUPC_WUIR_WKUPEN13_ENABLE	../libchip/include/SAM3S.h	5315;"	d
SUPC_WUIR_WKUPEN13_NOT_ENABLE	../libchip/include/SAM3S.h	5314;"	d
SUPC_WUIR_WKUPEN14	../libchip/include/SAM3S.h	5316;"	d
SUPC_WUIR_WKUPEN14_ENABLE	../libchip/include/SAM3S.h	5318;"	d
SUPC_WUIR_WKUPEN14_NOT_ENABLE	../libchip/include/SAM3S.h	5317;"	d
SUPC_WUIR_WKUPEN15	../libchip/include/SAM3S.h	5319;"	d
SUPC_WUIR_WKUPEN15_ENABLE	../libchip/include/SAM3S.h	5321;"	d
SUPC_WUIR_WKUPEN15_NOT_ENABLE	../libchip/include/SAM3S.h	5320;"	d
SUPC_WUIR_WKUPEN1_ENABLE	../libchip/include/SAM3S.h	5279;"	d
SUPC_WUIR_WKUPEN1_NOT_ENABLE	../libchip/include/SAM3S.h	5278;"	d
SUPC_WUIR_WKUPEN2	../libchip/include/SAM3S.h	5280;"	d
SUPC_WUIR_WKUPEN2_ENABLE	../libchip/include/SAM3S.h	5282;"	d
SUPC_WUIR_WKUPEN2_NOT_ENABLE	../libchip/include/SAM3S.h	5281;"	d
SUPC_WUIR_WKUPEN3	../libchip/include/SAM3S.h	5283;"	d
SUPC_WUIR_WKUPEN3_ENABLE	../libchip/include/SAM3S.h	5285;"	d
SUPC_WUIR_WKUPEN3_NOT_ENABLE	../libchip/include/SAM3S.h	5284;"	d
SUPC_WUIR_WKUPEN4	../libchip/include/SAM3S.h	5286;"	d
SUPC_WUIR_WKUPEN4_ENABLE	../libchip/include/SAM3S.h	5288;"	d
SUPC_WUIR_WKUPEN4_NOT_ENABLE	../libchip/include/SAM3S.h	5287;"	d
SUPC_WUIR_WKUPEN5	../libchip/include/SAM3S.h	5289;"	d
SUPC_WUIR_WKUPEN5_ENABLE	../libchip/include/SAM3S.h	5291;"	d
SUPC_WUIR_WKUPEN5_NOT_ENABLE	../libchip/include/SAM3S.h	5290;"	d
SUPC_WUIR_WKUPEN6	../libchip/include/SAM3S.h	5292;"	d
SUPC_WUIR_WKUPEN6_ENABLE	../libchip/include/SAM3S.h	5294;"	d
SUPC_WUIR_WKUPEN6_NOT_ENABLE	../libchip/include/SAM3S.h	5293;"	d
SUPC_WUIR_WKUPEN7	../libchip/include/SAM3S.h	5295;"	d
SUPC_WUIR_WKUPEN7_ENABLE	../libchip/include/SAM3S.h	5297;"	d
SUPC_WUIR_WKUPEN7_NOT_ENABLE	../libchip/include/SAM3S.h	5296;"	d
SUPC_WUIR_WKUPEN8	../libchip/include/SAM3S.h	5298;"	d
SUPC_WUIR_WKUPEN8_ENABLE	../libchip/include/SAM3S.h	5300;"	d
SUPC_WUIR_WKUPEN8_NOT_ENABLE	../libchip/include/SAM3S.h	5299;"	d
SUPC_WUIR_WKUPEN9	../libchip/include/SAM3S.h	5301;"	d
SUPC_WUIR_WKUPEN9_ENABLE	../libchip/include/SAM3S.h	5303;"	d
SUPC_WUIR_WKUPEN9_NOT_ENABLE	../libchip/include/SAM3S.h	5302;"	d
SUPC_WUIR_WKUPT0	../libchip/include/SAM3S.h	5322;"	d
SUPC_WUIR_WKUPT0_HIGH_TO_LOW	../libchip/include/SAM3S.h	5323;"	d
SUPC_WUIR_WKUPT0_LOW_TO_HIGH	../libchip/include/SAM3S.h	5324;"	d
SUPC_WUIR_WKUPT1	../libchip/include/SAM3S.h	5325;"	d
SUPC_WUIR_WKUPT10	../libchip/include/SAM3S.h	5352;"	d
SUPC_WUIR_WKUPT10_HIGH_TO_LOW	../libchip/include/SAM3S.h	5353;"	d
SUPC_WUIR_WKUPT10_LOW_TO_HIGH	../libchip/include/SAM3S.h	5354;"	d
SUPC_WUIR_WKUPT11	../libchip/include/SAM3S.h	5355;"	d
SUPC_WUIR_WKUPT11_HIGH_TO_LOW	../libchip/include/SAM3S.h	5356;"	d
SUPC_WUIR_WKUPT11_LOW_TO_HIGH	../libchip/include/SAM3S.h	5357;"	d
SUPC_WUIR_WKUPT12	../libchip/include/SAM3S.h	5358;"	d
SUPC_WUIR_WKUPT12_HIGH_TO_LOW	../libchip/include/SAM3S.h	5359;"	d
SUPC_WUIR_WKUPT12_LOW_TO_HIGH	../libchip/include/SAM3S.h	5360;"	d
SUPC_WUIR_WKUPT13	../libchip/include/SAM3S.h	5361;"	d
SUPC_WUIR_WKUPT13_HIGH_TO_LOW	../libchip/include/SAM3S.h	5362;"	d
SUPC_WUIR_WKUPT13_LOW_TO_HIGH	../libchip/include/SAM3S.h	5363;"	d
SUPC_WUIR_WKUPT14	../libchip/include/SAM3S.h	5364;"	d
SUPC_WUIR_WKUPT14_HIGH_TO_LOW	../libchip/include/SAM3S.h	5365;"	d
SUPC_WUIR_WKUPT14_LOW_TO_HIGH	../libchip/include/SAM3S.h	5366;"	d
SUPC_WUIR_WKUPT15	../libchip/include/SAM3S.h	5367;"	d
SUPC_WUIR_WKUPT15_HIGH_TO_LOW	../libchip/include/SAM3S.h	5368;"	d
SUPC_WUIR_WKUPT15_LOW_TO_HIGH	../libchip/include/SAM3S.h	5369;"	d
SUPC_WUIR_WKUPT1_HIGH_TO_LOW	../libchip/include/SAM3S.h	5326;"	d
SUPC_WUIR_WKUPT1_LOW_TO_HIGH	../libchip/include/SAM3S.h	5327;"	d
SUPC_WUIR_WKUPT2	../libchip/include/SAM3S.h	5328;"	d
SUPC_WUIR_WKUPT2_HIGH_TO_LOW	../libchip/include/SAM3S.h	5329;"	d
SUPC_WUIR_WKUPT2_LOW_TO_HIGH	../libchip/include/SAM3S.h	5330;"	d
SUPC_WUIR_WKUPT3	../libchip/include/SAM3S.h	5331;"	d
SUPC_WUIR_WKUPT3_HIGH_TO_LOW	../libchip/include/SAM3S.h	5332;"	d
SUPC_WUIR_WKUPT3_LOW_TO_HIGH	../libchip/include/SAM3S.h	5333;"	d
SUPC_WUIR_WKUPT4	../libchip/include/SAM3S.h	5334;"	d
SUPC_WUIR_WKUPT4_HIGH_TO_LOW	../libchip/include/SAM3S.h	5335;"	d
SUPC_WUIR_WKUPT4_LOW_TO_HIGH	../libchip/include/SAM3S.h	5336;"	d
SUPC_WUIR_WKUPT5	../libchip/include/SAM3S.h	5337;"	d
SUPC_WUIR_WKUPT5_HIGH_TO_LOW	../libchip/include/SAM3S.h	5338;"	d
SUPC_WUIR_WKUPT5_LOW_TO_HIGH	../libchip/include/SAM3S.h	5339;"	d
SUPC_WUIR_WKUPT6	../libchip/include/SAM3S.h	5340;"	d
SUPC_WUIR_WKUPT6_HIGH_TO_LOW	../libchip/include/SAM3S.h	5341;"	d
SUPC_WUIR_WKUPT6_LOW_TO_HIGH	../libchip/include/SAM3S.h	5342;"	d
SUPC_WUIR_WKUPT7	../libchip/include/SAM3S.h	5343;"	d
SUPC_WUIR_WKUPT7_HIGH_TO_LOW	../libchip/include/SAM3S.h	5344;"	d
SUPC_WUIR_WKUPT7_LOW_TO_HIGH	../libchip/include/SAM3S.h	5345;"	d
SUPC_WUIR_WKUPT8	../libchip/include/SAM3S.h	5346;"	d
SUPC_WUIR_WKUPT8_HIGH_TO_LOW	../libchip/include/SAM3S.h	5347;"	d
SUPC_WUIR_WKUPT8_LOW_TO_HIGH	../libchip/include/SAM3S.h	5348;"	d
SUPC_WUIR_WKUPT9	../libchip/include/SAM3S.h	5349;"	d
SUPC_WUIR_WKUPT9_HIGH_TO_LOW	../libchip/include/SAM3S.h	5350;"	d
SUPC_WUIR_WKUPT9_LOW_TO_HIGH	../libchip/include/SAM3S.h	5351;"	d
SUPC_WUMR	../libchip/include/SAM3S.h	/^  RwReg SUPC_WUMR; \/**< \\brief (Supc Offset: 0x0C) Supply Controller Wake Up Mode Register *\/$/;"	m	struct:__anon29
SUPC_WUMR_RTCEN	../libchip/include/SAM3S.h	5262;"	d
SUPC_WUMR_RTCEN_ENABLE	../libchip/include/SAM3S.h	5264;"	d
SUPC_WUMR_RTCEN_NOT_ENABLE	../libchip/include/SAM3S.h	5263;"	d
SUPC_WUMR_RTTEN	../libchip/include/SAM3S.h	5259;"	d
SUPC_WUMR_RTTEN_ENABLE	../libchip/include/SAM3S.h	5261;"	d
SUPC_WUMR_RTTEN_NOT_ENABLE	../libchip/include/SAM3S.h	5260;"	d
SUPC_WUMR_SMEN	../libchip/include/SAM3S.h	5256;"	d
SUPC_WUMR_SMEN_ENABLE	../libchip/include/SAM3S.h	5258;"	d
SUPC_WUMR_SMEN_NOT_ENABLE	../libchip/include/SAM3S.h	5257;"	d
SUPC_WUMR_WKUPDBC_32768_SCLK	../libchip/include/SAM3S.h	5272;"	d
SUPC_WUMR_WKUPDBC_32_SCLK	../libchip/include/SAM3S.h	5269;"	d
SUPC_WUMR_WKUPDBC_3_SCLK	../libchip/include/SAM3S.h	5268;"	d
SUPC_WUMR_WKUPDBC_4096_SCLK	../libchip/include/SAM3S.h	5271;"	d
SUPC_WUMR_WKUPDBC_512_SCLK	../libchip/include/SAM3S.h	5270;"	d
SUPC_WUMR_WKUPDBC_IMMEDIATE	../libchip/include/SAM3S.h	5267;"	d
SUPC_WUMR_WKUPDBC_Msk	../libchip/include/SAM3S.h	5266;"	d
SUPC_WUMR_WKUPDBC_Pos	../libchip/include/SAM3S.h	5265;"	d
SVC_Handler	../libchip/source/exceptions.c	/^WEAK void SVC_Handler( void )$/;"	f
SVCall_IRQn	../libchip/include/SAM3S.h	/^  SVCall_IRQn           = -5,  \/**< 11 Cortex-M3 SV Call Interrupt           *\/$/;"	e	enum:IRQn
SYSTEM_H	board/system.h	38;"	d
SYS_GPBR0	../libchip/include/SAM3S.h	/^  RwReg SYS_GPBR0; \/**< \\brief (Gpbr Offset: 0x0) General Purpose Backup Register 0 *\/$/;"	m	struct:__anon13
SYS_GPBR0_GPBR_VALUE0	../libchip/include/SAM3S.h	1144;"	d
SYS_GPBR0_GPBR_VALUE0_Msk	../libchip/include/SAM3S.h	1143;"	d
SYS_GPBR0_GPBR_VALUE0_Pos	../libchip/include/SAM3S.h	1142;"	d
SYS_GPBR1	../libchip/include/SAM3S.h	/^  RwReg SYS_GPBR1; \/**< \\brief (Gpbr Offset: 0x4) General Purpose Backup Register 1 *\/$/;"	m	struct:__anon13
SYS_GPBR1_GPBR_VALUE1	../libchip/include/SAM3S.h	1148;"	d
SYS_GPBR1_GPBR_VALUE1_Msk	../libchip/include/SAM3S.h	1147;"	d
SYS_GPBR1_GPBR_VALUE1_Pos	../libchip/include/SAM3S.h	1146;"	d
SYS_GPBR2	../libchip/include/SAM3S.h	/^  RwReg SYS_GPBR2; \/**< \\brief (Gpbr Offset: 0x8) General Purpose Backup Register 2 *\/$/;"	m	struct:__anon13
SYS_GPBR2_GPBR_VALUE2	../libchip/include/SAM3S.h	1152;"	d
SYS_GPBR2_GPBR_VALUE2_Msk	../libchip/include/SAM3S.h	1151;"	d
SYS_GPBR2_GPBR_VALUE2_Pos	../libchip/include/SAM3S.h	1150;"	d
SYS_GPBR3	../libchip/include/SAM3S.h	/^  RwReg SYS_GPBR3; \/**< \\brief (Gpbr Offset: 0xC) General Purpose Backup Register 3 *\/$/;"	m	struct:__anon13
SYS_GPBR3_GPBR_VALUE3	../libchip/include/SAM3S.h	1156;"	d
SYS_GPBR3_GPBR_VALUE3_Msk	../libchip/include/SAM3S.h	1155;"	d
SYS_GPBR3_GPBR_VALUE3_Pos	../libchip/include/SAM3S.h	1154;"	d
SYS_GPBR4	../libchip/include/SAM3S.h	/^  RwReg SYS_GPBR4; \/**< \\brief (Gpbr Offset: 0x10) General Purpose Backup Register 4 *\/$/;"	m	struct:__anon13
SYS_GPBR4_GPBR_VALUE4	../libchip/include/SAM3S.h	1160;"	d
SYS_GPBR4_GPBR_VALUE4_Msk	../libchip/include/SAM3S.h	1159;"	d
SYS_GPBR4_GPBR_VALUE4_Pos	../libchip/include/SAM3S.h	1158;"	d
SYS_GPBR5	../libchip/include/SAM3S.h	/^  RwReg SYS_GPBR5; \/**< \\brief (Gpbr Offset: 0x14) General Purpose Backup Register 5 *\/$/;"	m	struct:__anon13
SYS_GPBR5_GPBR_VALUE5	../libchip/include/SAM3S.h	1164;"	d
SYS_GPBR5_GPBR_VALUE5_Msk	../libchip/include/SAM3S.h	1163;"	d
SYS_GPBR5_GPBR_VALUE5_Pos	../libchip/include/SAM3S.h	1162;"	d
SYS_GPBR6	../libchip/include/SAM3S.h	/^  RwReg SYS_GPBR6; \/**< \\brief (Gpbr Offset: 0x18) General Purpose Backup Register 6 *\/$/;"	m	struct:__anon13
SYS_GPBR6_GPBR_VALUE6	../libchip/include/SAM3S.h	1168;"	d
SYS_GPBR6_GPBR_VALUE6_Msk	../libchip/include/SAM3S.h	1167;"	d
SYS_GPBR6_GPBR_VALUE6_Pos	../libchip/include/SAM3S.h	1166;"	d
SYS_GPBR7	../libchip/include/SAM3S.h	/^  RwReg SYS_GPBR7; \/**< \\brief (Gpbr Offset: 0x1C) General Purpose Backup Register 7 *\/$/;"	m	struct:__anon13
SYS_GPBR7_GPBR_VALUE7	../libchip/include/SAM3S.h	1172;"	d
SYS_GPBR7_GPBR_VALUE7_Msk	../libchip/include/SAM3S.h	1171;"	d
SYS_GPBR7_GPBR_VALUE7_Pos	../libchip/include/SAM3S.h	1170;"	d
SetConfiguration	../libusb/source/USBDDriver.c	/^static void SetConfiguration(USBDDriver *pDriver, uint8_t cfgnum)$/;"	f	file:
SetInterface	../libusb/source/USBDDriver.c	/^static void SetInterface($/;"	f	file:
Sleep	board/timetick.c	/^extern void Sleep( volatile uint32_t dwMs )$/;"	f
Smc	../libchip/include/SAM3S.h	/^} Smc;$/;"	t	typeref:struct:__anon26
SmcCs_number	../libchip/include/SAM3S.h	/^} SmcCs_number;$/;"	t	typeref:struct:__anon25
Spi	../libchip/include/SAM3S.h	/^} Spi;$/;"	t	typeref:struct:__anon27
Spid	../libchip/include/spi_pdc.h	/^} Spid ;$/;"	t	typeref:struct:_Spid
SpidCallback	../libchip/include/spi_pdc.h	/^typedef void (*SpidCallback)( uint8_t, void* ) ;$/;"	t
SpidCmd	../libchip/include/spi_pdc.h	/^} SpidCmd ;$/;"	t	typeref:struct:_SpidCmd
SpioCaptureInit	../libchip/include/pio_capture.h	/^} SpioCaptureInit ;$/;"	t	typeref:struct:_SpioCaptureInit
Ssc	../libchip/include/SAM3S.h	/^} Ssc;$/;"	t	typeref:struct:__anon28
Supc	../libchip/include/SAM3S.h	/^} Supc;$/;"	t	typeref:struct:__anon29
SysTick	../libchip/cmsis/core_cm3.h	724;"	d
SysTick_BASE	../libchip/cmsis/core_cm3.h	718;"	d
SysTick_CALIB_NOREF_Msk	../libchip/cmsis/core_cm3.h	396;"	d
SysTick_CALIB_NOREF_Pos	../libchip/cmsis/core_cm3.h	395;"	d
SysTick_CALIB_SKEW_Msk	../libchip/cmsis/core_cm3.h	399;"	d
SysTick_CALIB_SKEW_Pos	../libchip/cmsis/core_cm3.h	398;"	d
SysTick_CALIB_TENMS_Msk	../libchip/cmsis/core_cm3.h	402;"	d
SysTick_CALIB_TENMS_Pos	../libchip/cmsis/core_cm3.h	401;"	d
SysTick_CTRL_CLKSOURCE_Msk	../libchip/cmsis/core_cm3.h	378;"	d
SysTick_CTRL_CLKSOURCE_Pos	../libchip/cmsis/core_cm3.h	377;"	d
SysTick_CTRL_COUNTFLAG_Msk	../libchip/cmsis/core_cm3.h	375;"	d
SysTick_CTRL_COUNTFLAG_Pos	../libchip/cmsis/core_cm3.h	374;"	d
SysTick_CTRL_ENABLE_Msk	../libchip/cmsis/core_cm3.h	384;"	d
SysTick_CTRL_ENABLE_Pos	../libchip/cmsis/core_cm3.h	383;"	d
SysTick_CTRL_TICKINT_Msk	../libchip/cmsis/core_cm3.h	381;"	d
SysTick_CTRL_TICKINT_Pos	../libchip/cmsis/core_cm3.h	380;"	d
SysTick_Config	../libchip/cmsis/core_cm3.h	/^static __INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Handler	../libchip/source/exceptions.c	/^WEAK void SysTick_Handler( void )$/;"	f
SysTick_Handler	board/timetick.c	/^extern void SysTick_Handler( void )$/;"	f
SysTick_IRQn	../libchip/include/SAM3S.h	/^  SysTick_IRQn          = -1,  \/**< 15 Cortex-M3 System Tick Interrupt       *\/$/;"	e	enum:IRQn
SysTick_LOAD_RELOAD_Msk	../libchip/cmsis/core_cm3.h	388;"	d
SysTick_LOAD_RELOAD_Pos	../libchip/cmsis/core_cm3.h	387;"	d
SysTick_Type	../libchip/cmsis/core_cm3.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon41
SysTick_VAL_CURRENT_Msk	../libchip/cmsis/core_cm3.h	392;"	d
SysTick_VAL_CURRENT_Pos	../libchip/cmsis/core_cm3.h	391;"	d
SystemClock	board/system.c	/^uint32_t SystemClock()$/;"	f
SystemCoreClock	board/system.c	/^volatile uint32_t SystemCoreClock = 4000001;$/;"	v
SystemCoreClockUpdate	board/system.c	/^void SystemCoreClockUpdate()	$/;"	f
SystemInit	board/system.c	/^WEAK void SystemInit( void )$/;"	f
TC0	../libchip/include/SAM3S.h	7410;"	d
TC0_IRQn	../libchip/include/SAM3S.h	/^  TC0_IRQn             = 23, \/**< 23 SAM3S Timer\/Counter 0 (TC0) *\/$/;"	e	enum:IRQn
TC0_IrqHandler	../libchip/source/exceptions.c	/^WEAK void TC0_IrqHandler( void )$/;"	f
TC0_IrqHandler	board/led.c	/^void TC0_IrqHandler()$/;"	f
TC1	../libchip/include/SAM3S.h	7411;"	d
TC1_IRQn	../libchip/include/SAM3S.h	/^  TC1_IRQn             = 24, \/**< 24 SAM3S Timer\/Counter 1 (TC1) *\/$/;"	e	enum:IRQn
TC1_IrqHandler	../libchip/source/exceptions.c	/^WEAK void TC1_IrqHandler( void )$/;"	f
TC2_IRQn	../libchip/include/SAM3S.h	/^  TC2_IRQn             = 25, \/**< 25 SAM3S Timer\/Counter 2 (TC2) *\/$/;"	e	enum:IRQn
TC2_IrqHandler	../libchip/source/exceptions.c	/^WEAK void TC2_IrqHandler( void )$/;"	f
TC3_IRQn	../libchip/include/SAM3S.h	/^  TC3_IRQn             = 26, \/**< 26 SAM3S Timer\/Counter 3 (TC3) *\/$/;"	e	enum:IRQn
TC3_IrqHandler	../libchip/source/exceptions.c	/^WEAK void TC3_IrqHandler( void )$/;"	f
TC4_IRQn	../libchip/include/SAM3S.h	/^  TC4_IRQn             = 27, \/**< 27 SAM3S Timer\/Counter 4 (TC4) *\/$/;"	e	enum:IRQn
TC4_IrqHandler	../libchip/source/exceptions.c	/^WEAK void TC4_IrqHandler( void )$/;"	f
TC5_IRQn	../libchip/include/SAM3S.h	/^  TC5_IRQn             = 28, \/**< 28 SAM3S Timer\/Counter 5 (TC5) *\/$/;"	e	enum:IRQn
TC5_IrqHandler	../libchip/source/exceptions.c	/^WEAK void TC5_IrqHandler( void )$/;"	f
TCR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t TCR;                          \/*!< Offset:       ITM Trace Control Register                *\/$/;"	m	struct:__anon42
TC_BCR	../libchip/include/SAM3S.h	/^  WoReg      TC_BCR;        \/**< \\brief (Tc Offset: 0xC0) Block Control Register *\/$/;"	m	struct:__anon31
TC_BCR_SYNC	../libchip/include/SAM3S.h	5652;"	d
TC_BMR	../libchip/include/SAM3S.h	/^  RwReg      TC_BMR;        \/**< \\brief (Tc Offset: 0xC4) Block Mode Register *\/$/;"	m	struct:__anon31
TC_BMR_EDGPHA	../libchip/include/SAM3S.h	5673;"	d
TC_BMR_FILTER	../libchip/include/SAM3S.h	5679;"	d
TC_BMR_IDXPHB	../libchip/include/SAM3S.h	5678;"	d
TC_BMR_INVA	../libchip/include/SAM3S.h	5674;"	d
TC_BMR_INVB	../libchip/include/SAM3S.h	5675;"	d
TC_BMR_INVIDX	../libchip/include/SAM3S.h	5676;"	d
TC_BMR_MAXFILT	../libchip/include/SAM3S.h	5682;"	d
TC_BMR_MAXFILT_Msk	../libchip/include/SAM3S.h	5681;"	d
TC_BMR_MAXFILT_Pos	../libchip/include/SAM3S.h	5680;"	d
TC_BMR_POSEN	../libchip/include/SAM3S.h	5670;"	d
TC_BMR_QDEN	../libchip/include/SAM3S.h	5669;"	d
TC_BMR_QDTRANS	../libchip/include/SAM3S.h	5672;"	d
TC_BMR_SPEEDEN	../libchip/include/SAM3S.h	5671;"	d
TC_BMR_SWAP	../libchip/include/SAM3S.h	5677;"	d
TC_BMR_TC0XC0S_Msk	../libchip/include/SAM3S.h	5655;"	d
TC_BMR_TC0XC0S_Pos	../libchip/include/SAM3S.h	5654;"	d
TC_BMR_TC0XC0S_TCLK0	../libchip/include/SAM3S.h	5656;"	d
TC_BMR_TC0XC0S_TIOA1	../libchip/include/SAM3S.h	5657;"	d
TC_BMR_TC0XC0S_TIOA2	../libchip/include/SAM3S.h	5658;"	d
TC_BMR_TC1XC1S_Msk	../libchip/include/SAM3S.h	5660;"	d
TC_BMR_TC1XC1S_Pos	../libchip/include/SAM3S.h	5659;"	d
TC_BMR_TC1XC1S_TCLK1	../libchip/include/SAM3S.h	5661;"	d
TC_BMR_TC1XC1S_TIOA0	../libchip/include/SAM3S.h	5662;"	d
TC_BMR_TC1XC1S_TIOA2	../libchip/include/SAM3S.h	5663;"	d
TC_BMR_TC2XC2S_Msk	../libchip/include/SAM3S.h	5665;"	d
TC_BMR_TC2XC2S_Pos	../libchip/include/SAM3S.h	5664;"	d
TC_BMR_TC2XC2S_TCLK2	../libchip/include/SAM3S.h	5666;"	d
TC_BMR_TC2XC2S_TIOA1	../libchip/include/SAM3S.h	5667;"	d
TC_BMR_TC2XC2S_TIOA2	../libchip/include/SAM3S.h	5668;"	d
TC_CCR	../libchip/include/SAM3S.h	/^  RwReg      TC_CCR;        \/**< \\brief (TcChannel Offset: 0x0) Channel Control Register *\/$/;"	m	struct:__anon30
TC_CCR_CLKDIS	../libchip/include/SAM3S.h	5482;"	d
TC_CCR_CLKEN	../libchip/include/SAM3S.h	5481;"	d
TC_CCR_SWTRG	../libchip/include/SAM3S.h	5483;"	d
TC_CHANNEL	../libchip/include/SAM3S.h	/^  TcChannel  TC_CHANNEL[3]; \/**< \\brief (Tc Offset: 0x0) channel = 0 .. 2 *\/$/;"	m	struct:__anon31
TC_CMR	../libchip/include/SAM3S.h	/^  RwReg      TC_CMR;        \/**< \\brief (TcChannel Offset: 0x4) Channel Mode Register *\/$/;"	m	struct:__anon30
TC_CMR_ABETRG	../libchip/include/SAM3S.h	5510;"	d
TC_CMR_ACPA_CLEAR	../libchip/include/SAM3S.h	5550;"	d
TC_CMR_ACPA_Msk	../libchip/include/SAM3S.h	5547;"	d
TC_CMR_ACPA_NONE	../libchip/include/SAM3S.h	5548;"	d
TC_CMR_ACPA_Pos	../libchip/include/SAM3S.h	5546;"	d
TC_CMR_ACPA_SET	../libchip/include/SAM3S.h	5549;"	d
TC_CMR_ACPA_TOGGLE	../libchip/include/SAM3S.h	5551;"	d
TC_CMR_ACPC_CLEAR	../libchip/include/SAM3S.h	5556;"	d
TC_CMR_ACPC_Msk	../libchip/include/SAM3S.h	5553;"	d
TC_CMR_ACPC_NONE	../libchip/include/SAM3S.h	5554;"	d
TC_CMR_ACPC_Pos	../libchip/include/SAM3S.h	5552;"	d
TC_CMR_ACPC_SET	../libchip/include/SAM3S.h	5555;"	d
TC_CMR_ACPC_TOGGLE	../libchip/include/SAM3S.h	5557;"	d
TC_CMR_AEEVT_CLEAR	../libchip/include/SAM3S.h	5562;"	d
TC_CMR_AEEVT_Msk	../libchip/include/SAM3S.h	5559;"	d
TC_CMR_AEEVT_NONE	../libchip/include/SAM3S.h	5560;"	d
TC_CMR_AEEVT_Pos	../libchip/include/SAM3S.h	5558;"	d
TC_CMR_AEEVT_SET	../libchip/include/SAM3S.h	5561;"	d
TC_CMR_AEEVT_TOGGLE	../libchip/include/SAM3S.h	5563;"	d
TC_CMR_ASWTRG_CLEAR	../libchip/include/SAM3S.h	5568;"	d
TC_CMR_ASWTRG_Msk	../libchip/include/SAM3S.h	5565;"	d
TC_CMR_ASWTRG_NONE	../libchip/include/SAM3S.h	5566;"	d
TC_CMR_ASWTRG_Pos	../libchip/include/SAM3S.h	5564;"	d
TC_CMR_ASWTRG_SET	../libchip/include/SAM3S.h	5567;"	d
TC_CMR_ASWTRG_TOGGLE	../libchip/include/SAM3S.h	5569;"	d
TC_CMR_BCPB_CLEAR	../libchip/include/SAM3S.h	5574;"	d
TC_CMR_BCPB_Msk	../libchip/include/SAM3S.h	5571;"	d
TC_CMR_BCPB_NONE	../libchip/include/SAM3S.h	5572;"	d
TC_CMR_BCPB_Pos	../libchip/include/SAM3S.h	5570;"	d
TC_CMR_BCPB_SET	../libchip/include/SAM3S.h	5573;"	d
TC_CMR_BCPB_TOGGLE	../libchip/include/SAM3S.h	5575;"	d
TC_CMR_BCPC_CLEAR	../libchip/include/SAM3S.h	5580;"	d
TC_CMR_BCPC_Msk	../libchip/include/SAM3S.h	5577;"	d
TC_CMR_BCPC_NONE	../libchip/include/SAM3S.h	5578;"	d
TC_CMR_BCPC_Pos	../libchip/include/SAM3S.h	5576;"	d
TC_CMR_BCPC_SET	../libchip/include/SAM3S.h	5579;"	d
TC_CMR_BCPC_TOGGLE	../libchip/include/SAM3S.h	5581;"	d
TC_CMR_BEEVT_CLEAR	../libchip/include/SAM3S.h	5586;"	d
TC_CMR_BEEVT_Msk	../libchip/include/SAM3S.h	5583;"	d
TC_CMR_BEEVT_NONE	../libchip/include/SAM3S.h	5584;"	d
TC_CMR_BEEVT_Pos	../libchip/include/SAM3S.h	5582;"	d
TC_CMR_BEEVT_SET	../libchip/include/SAM3S.h	5585;"	d
TC_CMR_BEEVT_TOGGLE	../libchip/include/SAM3S.h	5587;"	d
TC_CMR_BSWTRG_CLEAR	../libchip/include/SAM3S.h	5592;"	d
TC_CMR_BSWTRG_Msk	../libchip/include/SAM3S.h	5589;"	d
TC_CMR_BSWTRG_NONE	../libchip/include/SAM3S.h	5590;"	d
TC_CMR_BSWTRG_Pos	../libchip/include/SAM3S.h	5588;"	d
TC_CMR_BSWTRG_SET	../libchip/include/SAM3S.h	5591;"	d
TC_CMR_BSWTRG_TOGGLE	../libchip/include/SAM3S.h	5593;"	d
TC_CMR_BURST_Msk	../libchip/include/SAM3S.h	5497;"	d
TC_CMR_BURST_NONE	../libchip/include/SAM3S.h	5498;"	d
TC_CMR_BURST_Pos	../libchip/include/SAM3S.h	5496;"	d
TC_CMR_BURST_XC0	../libchip/include/SAM3S.h	5499;"	d
TC_CMR_BURST_XC1	../libchip/include/SAM3S.h	5500;"	d
TC_CMR_BURST_XC2	../libchip/include/SAM3S.h	5501;"	d
TC_CMR_CLKI	../libchip/include/SAM3S.h	5495;"	d
TC_CMR_CPCDIS	../libchip/include/SAM3S.h	5526;"	d
TC_CMR_CPCSTOP	../libchip/include/SAM3S.h	5525;"	d
TC_CMR_CPCTRG	../libchip/include/SAM3S.h	5511;"	d
TC_CMR_EEVTEDG_EDGE	../libchip/include/SAM3S.h	5532;"	d
TC_CMR_EEVTEDG_FALLING	../libchip/include/SAM3S.h	5531;"	d
TC_CMR_EEVTEDG_Msk	../libchip/include/SAM3S.h	5528;"	d
TC_CMR_EEVTEDG_NONE	../libchip/include/SAM3S.h	5529;"	d
TC_CMR_EEVTEDG_Pos	../libchip/include/SAM3S.h	5527;"	d
TC_CMR_EEVTEDG_RISING	../libchip/include/SAM3S.h	5530;"	d
TC_CMR_EEVT_Msk	../libchip/include/SAM3S.h	5534;"	d
TC_CMR_EEVT_Pos	../libchip/include/SAM3S.h	5533;"	d
TC_CMR_EEVT_TIOB	../libchip/include/SAM3S.h	5535;"	d
TC_CMR_EEVT_XC0	../libchip/include/SAM3S.h	5536;"	d
TC_CMR_EEVT_XC1	../libchip/include/SAM3S.h	5537;"	d
TC_CMR_EEVT_XC2	../libchip/include/SAM3S.h	5538;"	d
TC_CMR_ENETRG	../libchip/include/SAM3S.h	5539;"	d
TC_CMR_ETRGEDG_EDGE	../libchip/include/SAM3S.h	5509;"	d
TC_CMR_ETRGEDG_FALLING	../libchip/include/SAM3S.h	5508;"	d
TC_CMR_ETRGEDG_Msk	../libchip/include/SAM3S.h	5505;"	d
TC_CMR_ETRGEDG_NONE	../libchip/include/SAM3S.h	5506;"	d
TC_CMR_ETRGEDG_Pos	../libchip/include/SAM3S.h	5504;"	d
TC_CMR_ETRGEDG_RISING	../libchip/include/SAM3S.h	5507;"	d
TC_CMR_LDBDIS	../libchip/include/SAM3S.h	5503;"	d
TC_CMR_LDBSTOP	../libchip/include/SAM3S.h	5502;"	d
TC_CMR_LDRA_EDGE	../libchip/include/SAM3S.h	5518;"	d
TC_CMR_LDRA_FALLING	../libchip/include/SAM3S.h	5517;"	d
TC_CMR_LDRA_Msk	../libchip/include/SAM3S.h	5514;"	d
TC_CMR_LDRA_NONE	../libchip/include/SAM3S.h	5515;"	d
TC_CMR_LDRA_Pos	../libchip/include/SAM3S.h	5513;"	d
TC_CMR_LDRA_RISING	../libchip/include/SAM3S.h	5516;"	d
TC_CMR_LDRB_EDGE	../libchip/include/SAM3S.h	5524;"	d
TC_CMR_LDRB_FALLING	../libchip/include/SAM3S.h	5523;"	d
TC_CMR_LDRB_Msk	../libchip/include/SAM3S.h	5520;"	d
TC_CMR_LDRB_NONE	../libchip/include/SAM3S.h	5521;"	d
TC_CMR_LDRB_Pos	../libchip/include/SAM3S.h	5519;"	d
TC_CMR_LDRB_RISING	../libchip/include/SAM3S.h	5522;"	d
TC_CMR_TCCLKS_Msk	../libchip/include/SAM3S.h	5486;"	d
TC_CMR_TCCLKS_Pos	../libchip/include/SAM3S.h	5485;"	d
TC_CMR_TCCLKS_TIMER_CLOCK1	../libchip/include/SAM3S.h	5487;"	d
TC_CMR_TCCLKS_TIMER_CLOCK2	../libchip/include/SAM3S.h	5488;"	d
TC_CMR_TCCLKS_TIMER_CLOCK3	../libchip/include/SAM3S.h	5489;"	d
TC_CMR_TCCLKS_TIMER_CLOCK4	../libchip/include/SAM3S.h	5490;"	d
TC_CMR_TCCLKS_TIMER_CLOCK5	../libchip/include/SAM3S.h	5491;"	d
TC_CMR_TCCLKS_XC0	../libchip/include/SAM3S.h	5492;"	d
TC_CMR_TCCLKS_XC1	../libchip/include/SAM3S.h	5493;"	d
TC_CMR_TCCLKS_XC2	../libchip/include/SAM3S.h	5494;"	d
TC_CMR_WAVE	../libchip/include/SAM3S.h	5512;"	d
TC_CMR_WAVSEL_Msk	../libchip/include/SAM3S.h	5541;"	d
TC_CMR_WAVSEL_Pos	../libchip/include/SAM3S.h	5540;"	d
TC_CMR_WAVSEL_UP	../libchip/include/SAM3S.h	5542;"	d
TC_CMR_WAVSEL_UPDOWN	../libchip/include/SAM3S.h	5543;"	d
TC_CMR_WAVSEL_UPDOWN_RC	../libchip/include/SAM3S.h	5545;"	d
TC_CMR_WAVSEL_UP_RC	../libchip/include/SAM3S.h	5544;"	d
TC_CV	../libchip/include/SAM3S.h	/^  RwReg      TC_CV;         \/**< \\brief (TcChannel Offset: 0x10) Counter Value *\/$/;"	m	struct:__anon30
TC_CV_CV_Msk	../libchip/include/SAM3S.h	5599;"	d
TC_CV_CV_Pos	../libchip/include/SAM3S.h	5598;"	d
TC_Configure	../libchip/source/tc.c	/^extern void TC_Configure( Tc *pTc, uint32_t dwChannel, uint32_t dwMode )$/;"	f
TC_FMR	../libchip/include/SAM3S.h	/^  RwReg      TC_FMR;        \/**< \\brief (Tc Offset: 0xD8) Fault Mode Register *\/$/;"	m	struct:__anon31
TC_FMR_ENCF0	../libchip/include/SAM3S.h	5701;"	d
TC_FMR_ENCF1	../libchip/include/SAM3S.h	5702;"	d
TC_FindMckDivisor	../libchip/source/tc.c	/^extern uint32_t TC_FindMckDivisor( uint32_t dwFreq, uint32_t dwMCk, uint32_t *dwDiv, uint32_t *dwTcClks, uint32_t dwBoardMCK )$/;"	f
TC_IDR	../libchip/include/SAM3S.h	/^  RwReg      TC_IDR;        \/**< \\brief (TcChannel Offset: 0x28) Interrupt Disable Register *\/$/;"	m	struct:__anon30
TC_IDR_COVFS	../libchip/include/SAM3S.h	5634;"	d
TC_IDR_CPAS	../libchip/include/SAM3S.h	5636;"	d
TC_IDR_CPBS	../libchip/include/SAM3S.h	5637;"	d
TC_IDR_CPCS	../libchip/include/SAM3S.h	5638;"	d
TC_IDR_ETRGS	../libchip/include/SAM3S.h	5641;"	d
TC_IDR_LDRAS	../libchip/include/SAM3S.h	5639;"	d
TC_IDR_LDRBS	../libchip/include/SAM3S.h	5640;"	d
TC_IDR_LOVRS	../libchip/include/SAM3S.h	5635;"	d
TC_IER	../libchip/include/SAM3S.h	/^  RwReg      TC_IER;        \/**< \\brief (TcChannel Offset: 0x24) Interrupt Enable Register *\/$/;"	m	struct:__anon30
TC_IER_COVFS	../libchip/include/SAM3S.h	5625;"	d
TC_IER_CPAS	../libchip/include/SAM3S.h	5627;"	d
TC_IER_CPBS	../libchip/include/SAM3S.h	5628;"	d
TC_IER_CPCS	../libchip/include/SAM3S.h	5629;"	d
TC_IER_ETRGS	../libchip/include/SAM3S.h	5632;"	d
TC_IER_LDRAS	../libchip/include/SAM3S.h	5630;"	d
TC_IER_LDRBS	../libchip/include/SAM3S.h	5631;"	d
TC_IER_LOVRS	../libchip/include/SAM3S.h	5626;"	d
TC_IMR	../libchip/include/SAM3S.h	/^  RwReg      TC_IMR;        \/**< \\brief (TcChannel Offset: 0x2C) Interrupt Mask Register *\/$/;"	m	struct:__anon30
TC_IMR_COVFS	../libchip/include/SAM3S.h	5643;"	d
TC_IMR_CPAS	../libchip/include/SAM3S.h	5645;"	d
TC_IMR_CPBS	../libchip/include/SAM3S.h	5646;"	d
TC_IMR_CPCS	../libchip/include/SAM3S.h	5647;"	d
TC_IMR_ETRGS	../libchip/include/SAM3S.h	5650;"	d
TC_IMR_LDRAS	../libchip/include/SAM3S.h	5648;"	d
TC_IMR_LDRBS	../libchip/include/SAM3S.h	5649;"	d
TC_IMR_LOVRS	../libchip/include/SAM3S.h	5644;"	d
TC_QIDR	../libchip/include/SAM3S.h	/^  WoReg      TC_QIDR;       \/**< \\brief (Tc Offset: 0xCC) QDEC Interrupt Disable Register *\/$/;"	m	struct:__anon31
TC_QIDR_DIRCHG	../libchip/include/SAM3S.h	5689;"	d
TC_QIDR_IDX	../libchip/include/SAM3S.h	5688;"	d
TC_QIDR_QERR	../libchip/include/SAM3S.h	5690;"	d
TC_QIER	../libchip/include/SAM3S.h	/^  WoReg      TC_QIER;       \/**< \\brief (Tc Offset: 0xC8) QDEC Interrupt Enable Register *\/$/;"	m	struct:__anon31
TC_QIER_DIRCHG	../libchip/include/SAM3S.h	5685;"	d
TC_QIER_IDX	../libchip/include/SAM3S.h	5684;"	d
TC_QIER_QERR	../libchip/include/SAM3S.h	5686;"	d
TC_QIMR	../libchip/include/SAM3S.h	/^  RoReg      TC_QIMR;       \/**< \\brief (Tc Offset: 0xD0) QDEC Interrupt Mask Register *\/$/;"	m	struct:__anon31
TC_QIMR_DIRCHG	../libchip/include/SAM3S.h	5693;"	d
TC_QIMR_IDX	../libchip/include/SAM3S.h	5692;"	d
TC_QIMR_QERR	../libchip/include/SAM3S.h	5694;"	d
TC_QISR	../libchip/include/SAM3S.h	/^  RoReg      TC_QISR;       \/**< \\brief (Tc Offset: 0xD4) QDEC Interrupt Status Register *\/$/;"	m	struct:__anon31
TC_QISR_DIR	../libchip/include/SAM3S.h	5699;"	d
TC_QISR_DIRCHG	../libchip/include/SAM3S.h	5697;"	d
TC_QISR_IDX	../libchip/include/SAM3S.h	5696;"	d
TC_QISR_QERR	../libchip/include/SAM3S.h	5698;"	d
TC_RA	../libchip/include/SAM3S.h	/^  RwReg      TC_RA;         \/**< \\brief (TcChannel Offset: 0x14) Register A *\/$/;"	m	struct:__anon30
TC_RA_RA	../libchip/include/SAM3S.h	5603;"	d
TC_RA_RA_Msk	../libchip/include/SAM3S.h	5602;"	d
TC_RA_RA_Pos	../libchip/include/SAM3S.h	5601;"	d
TC_RB	../libchip/include/SAM3S.h	/^  RwReg      TC_RB;         \/**< \\brief (TcChannel Offset: 0x18) Register B *\/$/;"	m	struct:__anon30
TC_RB_RB	../libchip/include/SAM3S.h	5607;"	d
TC_RB_RB_Msk	../libchip/include/SAM3S.h	5606;"	d
TC_RB_RB_Pos	../libchip/include/SAM3S.h	5605;"	d
TC_RC	../libchip/include/SAM3S.h	/^  RwReg      TC_RC;         \/**< \\brief (TcChannel Offset: 0x1C) Register C *\/$/;"	m	struct:__anon30
TC_RC_RC	../libchip/include/SAM3S.h	5611;"	d
TC_RC_RC_Msk	../libchip/include/SAM3S.h	5610;"	d
TC_RC_RC_Pos	../libchip/include/SAM3S.h	5609;"	d
TC_SMMR	../libchip/include/SAM3S.h	/^  RwReg      TC_SMMR;       \/**< \\brief (TcChannel Offset: 0x8) Stepper Motor Mode Register *\/$/;"	m	struct:__anon30
TC_SMMR_DOWN	../libchip/include/SAM3S.h	5596;"	d
TC_SMMR_GCEN	../libchip/include/SAM3S.h	5595;"	d
TC_SR	../libchip/include/SAM3S.h	/^  RwReg      TC_SR;         \/**< \\brief (TcChannel Offset: 0x20) Status Register *\/$/;"	m	struct:__anon30
TC_SR_CLKSTA	../libchip/include/SAM3S.h	5621;"	d
TC_SR_COVFS	../libchip/include/SAM3S.h	5613;"	d
TC_SR_CPAS	../libchip/include/SAM3S.h	5615;"	d
TC_SR_CPBS	../libchip/include/SAM3S.h	5616;"	d
TC_SR_CPCS	../libchip/include/SAM3S.h	5617;"	d
TC_SR_ETRGS	../libchip/include/SAM3S.h	5620;"	d
TC_SR_LDRAS	../libchip/include/SAM3S.h	5618;"	d
TC_SR_LDRBS	../libchip/include/SAM3S.h	5619;"	d
TC_SR_LOVRS	../libchip/include/SAM3S.h	5614;"	d
TC_SR_MTIOA	../libchip/include/SAM3S.h	5622;"	d
TC_SR_MTIOB	../libchip/include/SAM3S.h	5623;"	d
TC_Start	../libchip/source/tc.c	/^extern void TC_Start( Tc *pTc, uint32_t dwChannel )$/;"	f
TC_Stop	../libchip/source/tc.c	/^extern void TC_Stop(Tc *pTc, uint32_t dwChannel )$/;"	f
TC_WPMR	../libchip/include/SAM3S.h	/^  RwReg      TC_WPMR;       \/**< \\brief (Tc Offset: 0xE4) Write Protect Mode Register *\/$/;"	m	struct:__anon31
TC_WPMR_WPEN	../libchip/include/SAM3S.h	5704;"	d
TC_WPMR_WPKEY	../libchip/include/SAM3S.h	5707;"	d
TC_WPMR_WPKEY_Msk	../libchip/include/SAM3S.h	5706;"	d
TC_WPMR_WPKEY_Pos	../libchip/include/SAM3S.h	5705;"	d
TER	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t TER;                          \/*!< Offset:       ITM Trace Enable Register                 *\/$/;"	m	struct:__anon42
TPR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t TPR;                          \/*!< Offset:       ITM Trace Privilege Register              *\/$/;"	m	struct:__anon42
TRACE_LEVEL	../libchip/Makefile	/^TRACE_LEVEL=3$/;"	m
TRACE_LEVEL	../libchip/Makefile	/^TRACE_LEVEL=5$/;"	m
TRACE_LEVEL	../libusb/Makefile	/^TRACE_LEVEL=3$/;"	m
TRACE_LEVEL	../libusb/Makefile	/^TRACE_LEVEL=5$/;"	m
TRACE_LEVEL	Makefile	/^TRACE_LEVEL = 5  # DEBUG=5, INFO, WARNING, ERROR, FATAL, NONE=0$/;"	m
TRACE_OUT	board/board.h	54;"	d
TR_ADDR	../libchip/include/crccu.h	/^    uint32_t TR_ADDR ;$/;"	m	struct:__anon38
TR_CTRL	../libchip/include/crccu.h	/^    uint32_t TR_CTRL ;$/;"	m	struct:__anon38
TWI0	../libchip/include/SAM3S.h	7412;"	d
TWI0_IRQn	../libchip/include/SAM3S.h	/^  TWI0_IRQn            = 19, \/**< 19 SAM3S Two Wire Interface 0 (TWI0) *\/$/;"	e	enum:IRQn
TWI0_IrqHandler	../libchip/source/exceptions.c	/^WEAK void TWI0_IrqHandler( void )$/;"	f
TWI1	../libchip/include/SAM3S.h	7414;"	d
TWI1_IRQn	../libchip/include/SAM3S.h	/^  TWI1_IRQn            = 20, \/**< 20 SAM3S Two Wire Interface 1 (TWI1) *\/$/;"	e	enum:IRQn
TWI1_IrqHandler	../libchip/source/exceptions.c	/^WEAK void TWI1_IrqHandler( void )$/;"	f
TWID_ERROR_BUSY	../libchip/include/twid.h	46;"	d
TWID_Handler	../libchip/source/twid.c	/^void TWID_Handler( Twid *pTwid )$/;"	f
TWID_Initialize	../libchip/source/twid.c	/^void TWID_Initialize(Twid *pTwid, Twi *pTwi)$/;"	f
TWID_Read	../libchip/source/twid.c	/^uint8_t TWID_Read($/;"	f
TWID_Write	../libchip/source/twid.c	/^uint8_t TWID_Write($/;"	f
TWITIMEOUTMAX	../libchip/source/twid.c	41;"	d	file:
TWI_ByteReceived	../libchip/source/twi.c	/^uint8_t TWI_ByteReceived(Twi *pTwi)$/;"	f
TWI_ByteSent	../libchip/source/twi.c	/^uint8_t TWI_ByteSent(Twi *pTwi)$/;"	f
TWI_CR	../libchip/include/SAM3S.h	/^  WoReg TWI_CR;        \/**< \\brief (Twi Offset: 0x00) Control Register *\/$/;"	m	struct:__anon32
TWI_CR_MSDIS	../libchip/include/SAM3S.h	5749;"	d
TWI_CR_MSEN	../libchip/include/SAM3S.h	5748;"	d
TWI_CR_QUICK	../libchip/include/SAM3S.h	5752;"	d
TWI_CR_START	../libchip/include/SAM3S.h	5746;"	d
TWI_CR_STOP	../libchip/include/SAM3S.h	5747;"	d
TWI_CR_SVDIS	../libchip/include/SAM3S.h	5751;"	d
TWI_CR_SVEN	../libchip/include/SAM3S.h	5750;"	d
TWI_CR_SWRST	../libchip/include/SAM3S.h	5753;"	d
TWI_CWGR	../libchip/include/SAM3S.h	/^  RwReg TWI_CWGR;      \/**< \\brief (Twi Offset: 0x10) Clock Waveform Generator Register *\/$/;"	m	struct:__anon32
TWI_CWGR_CHDIV	../libchip/include/SAM3S.h	5779;"	d
TWI_CWGR_CHDIV_Msk	../libchip/include/SAM3S.h	5778;"	d
TWI_CWGR_CHDIV_Pos	../libchip/include/SAM3S.h	5777;"	d
TWI_CWGR_CKDIV	../libchip/include/SAM3S.h	5782;"	d
TWI_CWGR_CKDIV_Msk	../libchip/include/SAM3S.h	5781;"	d
TWI_CWGR_CKDIV_Pos	../libchip/include/SAM3S.h	5780;"	d
TWI_CWGR_CLDIV	../libchip/include/SAM3S.h	5776;"	d
TWI_CWGR_CLDIV_Msk	../libchip/include/SAM3S.h	5775;"	d
TWI_CWGR_CLDIV_Pos	../libchip/include/SAM3S.h	5774;"	d
TWI_ConfigureMaster	../libchip/source/twi.c	/^void TWI_ConfigureMaster( Twi* pTwi, uint32_t dwTwCk, uint32_t dwMCk )$/;"	f
TWI_ConfigureSlave	../libchip/source/twi.c	/^void TWI_ConfigureSlave(Twi *pTwi, uint8_t slaveAddress)$/;"	f
TWI_DisableIt	../libchip/source/twi.c	/^void TWI_DisableIt(Twi *pTwi, uint32_t sources)$/;"	f
TWI_EnableIt	../libchip/source/twi.c	/^void TWI_EnableIt(Twi *pTwi, uint32_t sources)$/;"	f
TWI_GetMaskedStatus	../libchip/source/twi.c	/^uint32_t TWI_GetMaskedStatus(Twi *pTwi)$/;"	f
TWI_GetStatus	../libchip/source/twi.c	/^uint32_t TWI_GetStatus(Twi *pTwi)$/;"	f
TWI_IADR	../libchip/include/SAM3S.h	/^  RwReg TWI_IADR;      \/**< \\brief (Twi Offset: 0x0C) Internal Address Register *\/$/;"	m	struct:__anon32
TWI_IADR_IADR	../libchip/include/SAM3S.h	5772;"	d
TWI_IADR_IADR_Msk	../libchip/include/SAM3S.h	5771;"	d
TWI_IADR_IADR_Pos	../libchip/include/SAM3S.h	5770;"	d
TWI_IDR	../libchip/include/SAM3S.h	/^  WoReg TWI_IDR;       \/**< \\brief (Twi Offset: 0x28) Interrupt Disable Register *\/$/;"	m	struct:__anon32
TWI_IDR_ARBLST	../libchip/include/SAM3S.h	5822;"	d
TWI_IDR_ENDRX	../libchip/include/SAM3S.h	5825;"	d
TWI_IDR_ENDTX	../libchip/include/SAM3S.h	5826;"	d
TWI_IDR_EOSACC	../libchip/include/SAM3S.h	5824;"	d
TWI_IDR_GACC	../libchip/include/SAM3S.h	5819;"	d
TWI_IDR_NACK	../libchip/include/SAM3S.h	5821;"	d
TWI_IDR_OVRE	../libchip/include/SAM3S.h	5820;"	d
TWI_IDR_RXBUFF	../libchip/include/SAM3S.h	5827;"	d
TWI_IDR_RXRDY	../libchip/include/SAM3S.h	5816;"	d
TWI_IDR_SCL_WS	../libchip/include/SAM3S.h	5823;"	d
TWI_IDR_SVACC	../libchip/include/SAM3S.h	5818;"	d
TWI_IDR_TXBUFE	../libchip/include/SAM3S.h	5828;"	d
TWI_IDR_TXCOMP	../libchip/include/SAM3S.h	5815;"	d
TWI_IDR_TXRDY	../libchip/include/SAM3S.h	5817;"	d
TWI_IER	../libchip/include/SAM3S.h	/^  WoReg TWI_IER;       \/**< \\brief (Twi Offset: 0x24) Interrupt Enable Register *\/$/;"	m	struct:__anon32
TWI_IER_ARBLST	../libchip/include/SAM3S.h	5807;"	d
TWI_IER_ENDRX	../libchip/include/SAM3S.h	5810;"	d
TWI_IER_ENDTX	../libchip/include/SAM3S.h	5811;"	d
TWI_IER_EOSACC	../libchip/include/SAM3S.h	5809;"	d
TWI_IER_GACC	../libchip/include/SAM3S.h	5804;"	d
TWI_IER_NACK	../libchip/include/SAM3S.h	5806;"	d
TWI_IER_OVRE	../libchip/include/SAM3S.h	5805;"	d
TWI_IER_RXBUFF	../libchip/include/SAM3S.h	5812;"	d
TWI_IER_RXRDY	../libchip/include/SAM3S.h	5801;"	d
TWI_IER_SCL_WS	../libchip/include/SAM3S.h	5808;"	d
TWI_IER_SVACC	../libchip/include/SAM3S.h	5803;"	d
TWI_IER_TXBUFE	../libchip/include/SAM3S.h	5813;"	d
TWI_IER_TXCOMP	../libchip/include/SAM3S.h	5800;"	d
TWI_IER_TXRDY	../libchip/include/SAM3S.h	5802;"	d
TWI_IMR	../libchip/include/SAM3S.h	/^  RoReg TWI_IMR;       \/**< \\brief (Twi Offset: 0x2C) Interrupt Mask Register *\/$/;"	m	struct:__anon32
TWI_IMR_ARBLST	../libchip/include/SAM3S.h	5837;"	d
TWI_IMR_ENDRX	../libchip/include/SAM3S.h	5840;"	d
TWI_IMR_ENDTX	../libchip/include/SAM3S.h	5841;"	d
TWI_IMR_EOSACC	../libchip/include/SAM3S.h	5839;"	d
TWI_IMR_GACC	../libchip/include/SAM3S.h	5834;"	d
TWI_IMR_NACK	../libchip/include/SAM3S.h	5836;"	d
TWI_IMR_OVRE	../libchip/include/SAM3S.h	5835;"	d
TWI_IMR_RXBUFF	../libchip/include/SAM3S.h	5842;"	d
TWI_IMR_RXRDY	../libchip/include/SAM3S.h	5831;"	d
TWI_IMR_SCL_WS	../libchip/include/SAM3S.h	5838;"	d
TWI_IMR_SVACC	../libchip/include/SAM3S.h	5833;"	d
TWI_IMR_TXBUFE	../libchip/include/SAM3S.h	5843;"	d
TWI_IMR_TXCOMP	../libchip/include/SAM3S.h	5830;"	d
TWI_IMR_TXRDY	../libchip/include/SAM3S.h	5832;"	d
TWI_MMR	../libchip/include/SAM3S.h	/^  RwReg TWI_MMR;       \/**< \\brief (Twi Offset: 0x04) Master Mode Register *\/$/;"	m	struct:__anon32
TWI_MMR_DADR	../libchip/include/SAM3S.h	5764;"	d
TWI_MMR_DADR_Msk	../libchip/include/SAM3S.h	5763;"	d
TWI_MMR_DADR_Pos	../libchip/include/SAM3S.h	5762;"	d
TWI_MMR_IADRSZ_1_BYTE	../libchip/include/SAM3S.h	5758;"	d
TWI_MMR_IADRSZ_2_BYTE	../libchip/include/SAM3S.h	5759;"	d
TWI_MMR_IADRSZ_3_BYTE	../libchip/include/SAM3S.h	5760;"	d
TWI_MMR_IADRSZ_Msk	../libchip/include/SAM3S.h	5756;"	d
TWI_MMR_IADRSZ_NONE	../libchip/include/SAM3S.h	5757;"	d
TWI_MMR_IADRSZ_Pos	../libchip/include/SAM3S.h	5755;"	d
TWI_MMR_MREAD	../libchip/include/SAM3S.h	5761;"	d
TWI_PTCR	../libchip/include/SAM3S.h	/^  WoReg TWI_PTCR;      \/**< \\brief (Twi Offset: 0x120) Transfer Control Register *\/$/;"	m	struct:__anon32
TWI_PTCR_RXTDIS	../libchip/include/SAM3S.h	5885;"	d
TWI_PTCR_RXTEN	../libchip/include/SAM3S.h	5884;"	d
TWI_PTCR_TXTDIS	../libchip/include/SAM3S.h	5887;"	d
TWI_PTCR_TXTEN	../libchip/include/SAM3S.h	5886;"	d
TWI_PTSR	../libchip/include/SAM3S.h	/^  RoReg TWI_PTSR;      \/**< \\brief (Twi Offset: 0x124) Transfer Status Register *\/$/;"	m	struct:__anon32
TWI_PTSR_RXTEN	../libchip/include/SAM3S.h	5889;"	d
TWI_PTSR_TXTEN	../libchip/include/SAM3S.h	5890;"	d
TWI_RCR	../libchip/include/SAM3S.h	/^  RwReg TWI_RCR;       \/**< \\brief (Twi Offset: 0x104) Receive Counter Register *\/$/;"	m	struct:__anon32
TWI_RCR_RXCTR	../libchip/include/SAM3S.h	5858;"	d
TWI_RCR_RXCTR_Msk	../libchip/include/SAM3S.h	5857;"	d
TWI_RCR_RXCTR_Pos	../libchip/include/SAM3S.h	5856;"	d
TWI_RHR	../libchip/include/SAM3S.h	/^  RoReg TWI_RHR;       \/**< \\brief (Twi Offset: 0x30) Receive Holding Register *\/$/;"	m	struct:__anon32
TWI_RHR_RXDATA_Msk	../libchip/include/SAM3S.h	5846;"	d
TWI_RHR_RXDATA_Pos	../libchip/include/SAM3S.h	5845;"	d
TWI_RNCR	../libchip/include/SAM3S.h	/^  RwReg TWI_RNCR;      \/**< \\brief (Twi Offset: 0x114) Receive Next Counter Register *\/$/;"	m	struct:__anon32
TWI_RNCR_RXNCTR	../libchip/include/SAM3S.h	5874;"	d
TWI_RNCR_RXNCTR_Msk	../libchip/include/SAM3S.h	5873;"	d
TWI_RNCR_RXNCTR_Pos	../libchip/include/SAM3S.h	5872;"	d
TWI_RNPR	../libchip/include/SAM3S.h	/^  RwReg TWI_RNPR;      \/**< \\brief (Twi Offset: 0x110) Receive Next Pointer Register *\/$/;"	m	struct:__anon32
TWI_RNPR_RXNPTR	../libchip/include/SAM3S.h	5870;"	d
TWI_RNPR_RXNPTR_Msk	../libchip/include/SAM3S.h	5869;"	d
TWI_RNPR_RXNPTR_Pos	../libchip/include/SAM3S.h	5868;"	d
TWI_RPR	../libchip/include/SAM3S.h	/^  RwReg TWI_RPR;       \/**< \\brief (Twi Offset: 0x100) Receive Pointer Register *\/$/;"	m	struct:__anon32
TWI_RPR_RXPTR	../libchip/include/SAM3S.h	5854;"	d
TWI_RPR_RXPTR_Msk	../libchip/include/SAM3S.h	5853;"	d
TWI_RPR_RXPTR_Pos	../libchip/include/SAM3S.h	5852;"	d
TWI_ReadByte	../libchip/source/twi.c	/^uint8_t TWI_ReadByte(Twi *pTwi)$/;"	f
TWI_SMR	../libchip/include/SAM3S.h	/^  RwReg TWI_SMR;       \/**< \\brief (Twi Offset: 0x08) Slave Mode Register *\/$/;"	m	struct:__anon32
TWI_SMR_SADR	../libchip/include/SAM3S.h	5768;"	d
TWI_SMR_SADR_Msk	../libchip/include/SAM3S.h	5767;"	d
TWI_SMR_SADR_Pos	../libchip/include/SAM3S.h	5766;"	d
TWI_SR	../libchip/include/SAM3S.h	/^  RoReg TWI_SR;        \/**< \\brief (Twi Offset: 0x20) Status Register *\/$/;"	m	struct:__anon32
TWI_SR_ARBLST	../libchip/include/SAM3S.h	5792;"	d
TWI_SR_ENDRX	../libchip/include/SAM3S.h	5795;"	d
TWI_SR_ENDTX	../libchip/include/SAM3S.h	5796;"	d
TWI_SR_EOSACC	../libchip/include/SAM3S.h	5794;"	d
TWI_SR_GACC	../libchip/include/SAM3S.h	5789;"	d
TWI_SR_NACK	../libchip/include/SAM3S.h	5791;"	d
TWI_SR_OVRE	../libchip/include/SAM3S.h	5790;"	d
TWI_SR_RXBUFF	../libchip/include/SAM3S.h	5797;"	d
TWI_SR_RXRDY	../libchip/include/SAM3S.h	5785;"	d
TWI_SR_SCLWS	../libchip/include/SAM3S.h	5793;"	d
TWI_SR_SVACC	../libchip/include/SAM3S.h	5788;"	d
TWI_SR_SVREAD	../libchip/include/SAM3S.h	5787;"	d
TWI_SR_TXBUFE	../libchip/include/SAM3S.h	5798;"	d
TWI_SR_TXCOMP	../libchip/include/SAM3S.h	5784;"	d
TWI_SR_TXRDY	../libchip/include/SAM3S.h	5786;"	d
TWI_STATUS_RXRDY	../libchip/include/twi.h	55;"	d
TWI_STATUS_TXCOMP	../libchip/include/twi.h	58;"	d
TWI_STATUS_TXRDY	../libchip/include/twi.h	52;"	d
TWI_SendSTOPCondition	../libchip/source/twi.c	/^void TWI_SendSTOPCondition(Twi *pTwi)$/;"	f
TWI_StartRead	../libchip/source/twi.c	/^void TWI_StartRead($/;"	f
TWI_StartWrite	../libchip/source/twi.c	/^void TWI_StartWrite($/;"	f
TWI_Stop	../libchip/source/twi.c	/^void TWI_Stop( Twi *pTwi )$/;"	f
TWI_TCR	../libchip/include/SAM3S.h	/^  RwReg TWI_TCR;       \/**< \\brief (Twi Offset: 0x10C) Transmit Counter Register *\/$/;"	m	struct:__anon32
TWI_TCR_TXCTR	../libchip/include/SAM3S.h	5866;"	d
TWI_TCR_TXCTR_Msk	../libchip/include/SAM3S.h	5865;"	d
TWI_TCR_TXCTR_Pos	../libchip/include/SAM3S.h	5864;"	d
TWI_THR	../libchip/include/SAM3S.h	/^  WoReg TWI_THR;       \/**< \\brief (Twi Offset: 0x34) Transmit Holding Register *\/$/;"	m	struct:__anon32
TWI_THR_TXDATA	../libchip/include/SAM3S.h	5850;"	d
TWI_THR_TXDATA_Msk	../libchip/include/SAM3S.h	5849;"	d
TWI_THR_TXDATA_Pos	../libchip/include/SAM3S.h	5848;"	d
TWI_TNCR	../libchip/include/SAM3S.h	/^  RwReg TWI_TNCR;      \/**< \\brief (Twi Offset: 0x11C) Transmit Next Counter Register *\/$/;"	m	struct:__anon32
TWI_TNCR_TXNCTR	../libchip/include/SAM3S.h	5882;"	d
TWI_TNCR_TXNCTR_Msk	../libchip/include/SAM3S.h	5881;"	d
TWI_TNCR_TXNCTR_Pos	../libchip/include/SAM3S.h	5880;"	d
TWI_TNPR	../libchip/include/SAM3S.h	/^  RwReg TWI_TNPR;      \/**< \\brief (Twi Offset: 0x118) Transmit Next Pointer Register *\/$/;"	m	struct:__anon32
TWI_TNPR_TXNPTR	../libchip/include/SAM3S.h	5878;"	d
TWI_TNPR_TXNPTR_Msk	../libchip/include/SAM3S.h	5877;"	d
TWI_TNPR_TXNPTR_Pos	../libchip/include/SAM3S.h	5876;"	d
TWI_TPR	../libchip/include/SAM3S.h	/^  RwReg TWI_TPR;       \/**< \\brief (Twi Offset: 0x108) Transmit Pointer Register *\/$/;"	m	struct:__anon32
TWI_TPR_TXPTR	../libchip/include/SAM3S.h	5862;"	d
TWI_TPR_TXPTR_Msk	../libchip/include/SAM3S.h	5861;"	d
TWI_TPR_TXPTR_Pos	../libchip/include/SAM3S.h	5860;"	d
TWI_TransferComplete	../libchip/source/twi.c	/^uint8_t TWI_TransferComplete(Twi *pTwi)$/;"	f
TWI_WriteByte	../libchip/source/twi.c	/^void TWI_WriteByte(Twi *pTwi, uint8_t byte)$/;"	f
TYPE	../libchip/cmsis/core_cm3.h	/^  __I  uint32_t TYPE;                         \/*!< Offset: 0x00  MPU Type Register                              *\/$/;"	m	struct:__anon45
Tc	../libchip/include/SAM3S.h	/^} Tc;$/;"	t	typeref:struct:__anon31
TcChannel	../libchip/include/SAM3S.h	/^} TcChannel;$/;"	t	typeref:struct:__anon30
TerminateCtrlInWithNull	../libusb/source/USBDDriver.c	/^static void TerminateCtrlInWithNull(void *pArg,$/;"	f	file:
TimeTick_Configure	board/timetick.c	/^extern uint32_t TimeTick_Configure( uint32_t new_mck )$/;"	f
Transfer	../libusb/source/USBD_HAL.c	/^} Transfer;$/;"	t	typeref:struct:__anon3	file:
TransferCallback	../libusb/include/USBD.h	/^typedef void (*TransferCallback)(void *pArg,$/;"	t
TransferHeader	../libusb/source/USBD_HAL.c	/^} TransferHeader;$/;"	t	typeref:struct:__anon2	file:
Twi	../libchip/include/SAM3S.h	/^} Twi;$/;"	t	typeref:struct:__anon32
TwiCallback	../libchip/source/twid.c	/^typedef void (*TwiCallback)(Async *);$/;"	t	file:
Twid	../libchip/include/twid.h	/^} Twid;$/;"	t	typeref:struct:_Twid
UART0	../libchip/include/SAM3S.h	7432;"	d
UART0_IRQn	../libchip/include/SAM3S.h	/^  UART0_IRQn           =  8, \/**<  8 SAM3S UART 0 (UART0) *\/$/;"	e	enum:IRQn
UART0_IrqHandler	../libchip/source/exceptions.c	/^WEAK void UART0_IrqHandler( void )$/;"	f
UART1	../libchip/include/SAM3S.h	7435;"	d
UART1_IRQn	../libchip/include/SAM3S.h	/^  UART1_IRQn           =  9, \/**<  9 SAM3S UART 1 (UART1) *\/$/;"	e	enum:IRQn
UART1_IrqHandler	../libchip/source/exceptions.c	/^WEAK void UART1_IrqHandler( void )$/;"	f
UART_BAUDRATE	board/board.h	44;"	d
UART_BRGR	../libchip/include/SAM3S.h	/^  RwReg UART_BRGR;     \/**< \\brief (Uart Offset: 0x0020) Baud Rate Generator Register *\/$/;"	m	struct:__anon33
UART_BRGR_CD	../libchip/include/SAM3S.h	6001;"	d
UART_BRGR_CD_Msk	../libchip/include/SAM3S.h	6000;"	d
UART_BRGR_CD_Pos	../libchip/include/SAM3S.h	5999;"	d
UART_CR	../libchip/include/SAM3S.h	/^  WoReg UART_CR;       \/**< \\brief (Uart Offset: 0x0000) Control Register *\/$/;"	m	struct:__anon33
UART_CR_RSTRX	../libchip/include/SAM3S.h	5926;"	d
UART_CR_RSTSTA	../libchip/include/SAM3S.h	5932;"	d
UART_CR_RSTTX	../libchip/include/SAM3S.h	5927;"	d
UART_CR_RXDIS	../libchip/include/SAM3S.h	5929;"	d
UART_CR_RXEN	../libchip/include/SAM3S.h	5928;"	d
UART_CR_TXDIS	../libchip/include/SAM3S.h	5931;"	d
UART_CR_TXEN	../libchip/include/SAM3S.h	5930;"	d
UART_Configure	board/uart_console.c	/^extern void UART_Configure( uint32_t baudrate, uint32_t masterClock)$/;"	f
UART_Get	board/uart_console.c	/^extern int UART_Get( void )$/;"	f
UART_Gets	board/uart_console.c	/^extern int UART_Gets(char *ptr, int len)$/;"	f
UART_ID	board/board.h	46;"	d
UART_IDR	../libchip/include/SAM3S.h	/^  WoReg UART_IDR;      \/**< \\brief (Uart Offset: 0x000C) Interrupt Disable Register *\/$/;"	m	struct:__anon33
UART_IDR_ENDRX	../libchip/include/SAM3S.h	5961;"	d
UART_IDR_ENDTX	../libchip/include/SAM3S.h	5962;"	d
UART_IDR_FRAME	../libchip/include/SAM3S.h	5964;"	d
UART_IDR_OVRE	../libchip/include/SAM3S.h	5963;"	d
UART_IDR_PARE	../libchip/include/SAM3S.h	5965;"	d
UART_IDR_RXBUFF	../libchip/include/SAM3S.h	5968;"	d
UART_IDR_RXRDY	../libchip/include/SAM3S.h	5959;"	d
UART_IDR_TXBUFE	../libchip/include/SAM3S.h	5967;"	d
UART_IDR_TXEMPTY	../libchip/include/SAM3S.h	5966;"	d
UART_IDR_TXRDY	../libchip/include/SAM3S.h	5960;"	d
UART_IER	../libchip/include/SAM3S.h	/^  WoReg UART_IER;      \/**< \\brief (Uart Offset: 0x0008) Interrupt Enable Register *\/$/;"	m	struct:__anon33
UART_IER_ENDRX	../libchip/include/SAM3S.h	5950;"	d
UART_IER_ENDTX	../libchip/include/SAM3S.h	5951;"	d
UART_IER_FRAME	../libchip/include/SAM3S.h	5953;"	d
UART_IER_OVRE	../libchip/include/SAM3S.h	5952;"	d
UART_IER_PARE	../libchip/include/SAM3S.h	5954;"	d
UART_IER_RXBUFF	../libchip/include/SAM3S.h	5957;"	d
UART_IER_RXRDY	../libchip/include/SAM3S.h	5948;"	d
UART_IER_TXBUFE	../libchip/include/SAM3S.h	5956;"	d
UART_IER_TXEMPTY	../libchip/include/SAM3S.h	5955;"	d
UART_IER_TXRDY	../libchip/include/SAM3S.h	5949;"	d
UART_IMR	../libchip/include/SAM3S.h	/^  RoReg UART_IMR;      \/**< \\brief (Uart Offset: 0x0010) Interrupt Mask Register *\/$/;"	m	struct:__anon33
UART_IMR_ENDRX	../libchip/include/SAM3S.h	5972;"	d
UART_IMR_ENDTX	../libchip/include/SAM3S.h	5973;"	d
UART_IMR_FRAME	../libchip/include/SAM3S.h	5975;"	d
UART_IMR_OVRE	../libchip/include/SAM3S.h	5974;"	d
UART_IMR_PARE	../libchip/include/SAM3S.h	5976;"	d
UART_IMR_RXBUFF	../libchip/include/SAM3S.h	5979;"	d
UART_IMR_RXRDY	../libchip/include/SAM3S.h	5970;"	d
UART_IMR_TXBUFE	../libchip/include/SAM3S.h	5978;"	d
UART_IMR_TXEMPTY	../libchip/include/SAM3S.h	5977;"	d
UART_IMR_TXRDY	../libchip/include/SAM3S.h	5971;"	d
UART_IsRxReady	board/uart_console.h	49;"	d
UART_IsTxEmpty	board/uart_console.h	51;"	d
UART_IsTxReady	board/uart_console.h	50;"	d
UART_MR	../libchip/include/SAM3S.h	/^  RwReg UART_MR;       \/**< \\brief (Uart Offset: 0x0004) Mode Register *\/$/;"	m	struct:__anon33
UART_MR_CHMODE_AUTOMATIC	../libchip/include/SAM3S.h	5944;"	d
UART_MR_CHMODE_LOCAL_LOOPBACK	../libchip/include/SAM3S.h	5945;"	d
UART_MR_CHMODE_Msk	../libchip/include/SAM3S.h	5942;"	d
UART_MR_CHMODE_NORMAL	../libchip/include/SAM3S.h	5943;"	d
UART_MR_CHMODE_Pos	../libchip/include/SAM3S.h	5941;"	d
UART_MR_CHMODE_REMOTE_LOOPBACK	../libchip/include/SAM3S.h	5946;"	d
UART_MR_PAR_EVEN	../libchip/include/SAM3S.h	5936;"	d
UART_MR_PAR_MARK	../libchip/include/SAM3S.h	5939;"	d
UART_MR_PAR_Msk	../libchip/include/SAM3S.h	5935;"	d
UART_MR_PAR_NO	../libchip/include/SAM3S.h	5940;"	d
UART_MR_PAR_ODD	../libchip/include/SAM3S.h	5937;"	d
UART_MR_PAR_Pos	../libchip/include/SAM3S.h	5934;"	d
UART_MR_PAR_SPACE	../libchip/include/SAM3S.h	5938;"	d
UART_PINS	board/board.h	47;"	d
UART_PTCR	../libchip/include/SAM3S.h	/^  WoReg UART_PTCR;     \/**< \\brief (Uart Offset: 0x120) Transfer Control Register *\/$/;"	m	struct:__anon33
UART_PTCR_RXTDIS	../libchip/include/SAM3S.h	6036;"	d
UART_PTCR_RXTEN	../libchip/include/SAM3S.h	6035;"	d
UART_PTCR_TXTDIS	../libchip/include/SAM3S.h	6038;"	d
UART_PTCR_TXTEN	../libchip/include/SAM3S.h	6037;"	d
UART_PTSR	../libchip/include/SAM3S.h	/^  RoReg UART_PTSR;     \/**< \\brief (Uart Offset: 0x124) Transfer Status Register *\/$/;"	m	struct:__anon33
UART_PTSR_RXTEN	../libchip/include/SAM3S.h	6040;"	d
UART_PTSR_TXTEN	../libchip/include/SAM3S.h	6041;"	d
UART_Put	board/uart_console.c	/^extern int UART_Put( uint8_t c )$/;"	f
UART_Puts	board/uart_console.c	/^extern int UART_Puts(char *ptr, int len)$/;"	f
UART_RCR	../libchip/include/SAM3S.h	/^  RwReg UART_RCR;      \/**< \\brief (Uart Offset: 0x104) Receive Counter Register *\/$/;"	m	struct:__anon33
UART_RCR_RXCTR	../libchip/include/SAM3S.h	6009;"	d
UART_RCR_RXCTR_Msk	../libchip/include/SAM3S.h	6008;"	d
UART_RCR_RXCTR_Pos	../libchip/include/SAM3S.h	6007;"	d
UART_RHR	../libchip/include/SAM3S.h	/^  RoReg UART_RHR;      \/**< \\brief (Uart Offset: 0x0018) Receive Holding Register *\/$/;"	m	struct:__anon33
UART_RHR_RXCHR_Msk	../libchip/include/SAM3S.h	5993;"	d
UART_RHR_RXCHR_Pos	../libchip/include/SAM3S.h	5992;"	d
UART_RNCR	../libchip/include/SAM3S.h	/^  RwReg UART_RNCR;     \/**< \\brief (Uart Offset: 0x114) Receive Next Counter Register *\/$/;"	m	struct:__anon33
UART_RNCR_RXNCTR	../libchip/include/SAM3S.h	6025;"	d
UART_RNCR_RXNCTR_Msk	../libchip/include/SAM3S.h	6024;"	d
UART_RNCR_RXNCTR_Pos	../libchip/include/SAM3S.h	6023;"	d
UART_RNPR	../libchip/include/SAM3S.h	/^  RwReg UART_RNPR;     \/**< \\brief (Uart Offset: 0x110) Receive Next Pointer Register *\/$/;"	m	struct:__anon33
UART_RNPR_RXNPTR	../libchip/include/SAM3S.h	6021;"	d
UART_RNPR_RXNPTR_Msk	../libchip/include/SAM3S.h	6020;"	d
UART_RNPR_RXNPTR_Pos	../libchip/include/SAM3S.h	6019;"	d
UART_RPR	../libchip/include/SAM3S.h	/^  RwReg UART_RPR;      \/**< \\brief (Uart Offset: 0x100) Receive Pointer Register *\/$/;"	m	struct:__anon33
UART_RPR_RXPTR	../libchip/include/SAM3S.h	6005;"	d
UART_RPR_RXPTR_Msk	../libchip/include/SAM3S.h	6004;"	d
UART_RPR_RXPTR_Pos	../libchip/include/SAM3S.h	6003;"	d
UART_SR	../libchip/include/SAM3S.h	/^  RoReg UART_SR;       \/**< \\brief (Uart Offset: 0x0014) Status Register *\/$/;"	m	struct:__anon33
UART_SR_ENDRX	../libchip/include/SAM3S.h	5983;"	d
UART_SR_ENDTX	../libchip/include/SAM3S.h	5984;"	d
UART_SR_FRAME	../libchip/include/SAM3S.h	5986;"	d
UART_SR_OVRE	../libchip/include/SAM3S.h	5985;"	d
UART_SR_PARE	../libchip/include/SAM3S.h	5987;"	d
UART_SR_RXBUFF	../libchip/include/SAM3S.h	5990;"	d
UART_SR_RXRDY	../libchip/include/SAM3S.h	5981;"	d
UART_SR_TXBUFE	../libchip/include/SAM3S.h	5989;"	d
UART_SR_TXEMPTY	../libchip/include/SAM3S.h	5988;"	d
UART_SR_TXRDY	../libchip/include/SAM3S.h	5982;"	d
UART_SetTimeout	board/uart_console.c	/^extern void UART_SetTimeout(uint32_t ms)$/;"	f
UART_TCR	../libchip/include/SAM3S.h	/^  RwReg UART_TCR;      \/**< \\brief (Uart Offset: 0x10C) Transmit Counter Register *\/$/;"	m	struct:__anon33
UART_TCR_TXCTR	../libchip/include/SAM3S.h	6017;"	d
UART_TCR_TXCTR_Msk	../libchip/include/SAM3S.h	6016;"	d
UART_TCR_TXCTR_Pos	../libchip/include/SAM3S.h	6015;"	d
UART_THR	../libchip/include/SAM3S.h	/^  WoReg UART_THR;      \/**< \\brief (Uart Offset: 0x001C) Transmit Holding Register *\/$/;"	m	struct:__anon33
UART_THR_TXCHR	../libchip/include/SAM3S.h	5997;"	d
UART_THR_TXCHR_Msk	../libchip/include/SAM3S.h	5996;"	d
UART_THR_TXCHR_Pos	../libchip/include/SAM3S.h	5995;"	d
UART_TNCR	../libchip/include/SAM3S.h	/^  RwReg UART_TNCR;     \/**< \\brief (Uart Offset: 0x11C) Transmit Next Counter Register *\/$/;"	m	struct:__anon33
UART_TNCR_TXNCTR	../libchip/include/SAM3S.h	6033;"	d
UART_TNCR_TXNCTR_Msk	../libchip/include/SAM3S.h	6032;"	d
UART_TNCR_TXNCTR_Pos	../libchip/include/SAM3S.h	6031;"	d
UART_TNPR	../libchip/include/SAM3S.h	/^  RwReg UART_TNPR;     \/**< \\brief (Uart Offset: 0x118) Transmit Next Pointer Register *\/$/;"	m	struct:__anon33
UART_TNPR_TXNPTR	../libchip/include/SAM3S.h	6029;"	d
UART_TNPR_TXNPTR_Msk	../libchip/include/SAM3S.h	6028;"	d
UART_TNPR_TXNPTR_Pos	../libchip/include/SAM3S.h	6027;"	d
UART_TPR	../libchip/include/SAM3S.h	/^  RwReg UART_TPR;      \/**< \\brief (Uart Offset: 0x108) Transmit Pointer Register *\/$/;"	m	struct:__anon33
UART_TPR_TXPTR	../libchip/include/SAM3S.h	6013;"	d
UART_TPR_TXPTR_Msk	../libchip/include/SAM3S.h	6012;"	d
UART_TPR_TXPTR_Pos	../libchip/include/SAM3S.h	6011;"	d
UART_UART	board/board.h	45;"	d
UDP	../libchip/include/SAM3S.h	7422;"	d
UDP_AddWr	../libusb/source/USBD_HAL.c	/^static inline uint8_t UDP_AddWr(uint8_t    bEndpoint,$/;"	f	file:
UDP_CSR	../libchip/include/SAM3S.h	/^  RwReg UDP_CSR[8];   \/**< \\brief (Udp Offset: 0x030) Endpoint Control and Status Register *\/$/;"	m	struct:__anon34
UDP_CSR_DIR	../libchip/include/SAM3S.h	6170;"	d
UDP_CSR_DTGLE	../libchip/include/SAM3S.h	6180;"	d
UDP_CSR_EPEDS	../libchip/include/SAM3S.h	6181;"	d
UDP_CSR_EPTYPE_BULK_IN	../libchip/include/SAM3S.h	6178;"	d
UDP_CSR_EPTYPE_BULK_OUT	../libchip/include/SAM3S.h	6175;"	d
UDP_CSR_EPTYPE_CTRL	../libchip/include/SAM3S.h	6173;"	d
UDP_CSR_EPTYPE_INT_IN	../libchip/include/SAM3S.h	6179;"	d
UDP_CSR_EPTYPE_INT_OUT	../libchip/include/SAM3S.h	6176;"	d
UDP_CSR_EPTYPE_ISO_IN	../libchip/include/SAM3S.h	6177;"	d
UDP_CSR_EPTYPE_ISO_OUT	../libchip/include/SAM3S.h	6174;"	d
UDP_CSR_EPTYPE_Msk	../libchip/include/SAM3S.h	6172;"	d
UDP_CSR_EPTYPE_Pos	../libchip/include/SAM3S.h	6171;"	d
UDP_CSR_FORCESTALL	../libchip/include/SAM3S.h	6168;"	d
UDP_CSR_RXBYTECNT	../libchip/include/SAM3S.h	6184;"	d
UDP_CSR_RXBYTECNT_Msk	../libchip/include/SAM3S.h	6183;"	d
UDP_CSR_RXBYTECNT_Pos	../libchip/include/SAM3S.h	6182;"	d
UDP_CSR_RXDATA_BK	../libusb/include/USBD_HAL.h	95;"	d
UDP_CSR_RXSETUP	../libchip/include/SAM3S.h	6165;"	d
UDP_CSR_RX_DATA_BK0	../libchip/include/SAM3S.h	6164;"	d
UDP_CSR_RX_DATA_BK1	../libchip/include/SAM3S.h	6169;"	d
UDP_CSR_STALLSENTISOERROR	../libchip/include/SAM3S.h	6166;"	d
UDP_CSR_TXCOMP	../libchip/include/SAM3S.h	6163;"	d
UDP_CSR_TXPKTRDY	../libchip/include/SAM3S.h	6167;"	d
UDP_ClearRxFlag	../libusb/source/USBD_HAL.c	/^static void UDP_ClearRxFlag(uint8_t bEndpoint)$/;"	f	file:
UDP_DisablePeripheralClock	../libusb/source/USBD_HAL.c	/^static inline void UDP_DisablePeripheralClock(void)$/;"	f	file:
UDP_DisableTransceiver	../libusb/source/USBD_HAL.c	/^static inline void UDP_DisableTransceiver(void)$/;"	f	file:
UDP_DisableUsbClock	../libusb/source/USBD_HAL.c	/^static inline void UDP_DisableUsbClock(void)$/;"	f	file:
UDP_ENDPOINT_DISABLED	../libusb/include/USBD_HAL.h	113;"	d
UDP_ENDPOINT_HALTED	../libusb/include/USBD_HAL.h	115;"	d
UDP_ENDPOINT_IDLE	../libusb/include/USBD_HAL.h	117;"	d
UDP_ENDPOINT_RECEIVING	../libusb/include/USBD_HAL.h	121;"	d
UDP_ENDPOINT_RECEIVINGM	../libusb/include/USBD_HAL.h	125;"	d
UDP_ENDPOINT_SENDING	../libusb/include/USBD_HAL.h	119;"	d
UDP_ENDPOINT_SENDINGM	../libusb/include/USBD_HAL.h	123;"	d
UDP_EnablePeripheralClock	../libusb/source/USBD_HAL.c	/^static uint8_t UDP_EnablePeripheralClock(void)$/;"	f	file:
UDP_EnableTransceiver	../libusb/source/USBD_HAL.c	/^static inline void UDP_EnableTransceiver(void)$/;"	f	file:
UDP_EnableUsbClock	../libusb/source/USBD_HAL.c	/^static inline void UDP_EnableUsbClock(void)$/;"	f	file:
UDP_EndOfTransfer	../libusb/source/USBD_HAL.c	/^static void UDP_EndOfTransfer(uint8_t bEndpoint, uint8_t bStatus)$/;"	f	file:
UDP_EndpointHandler	../libusb/source/USBD_HAL.c	/^static void UDP_EndpointHandler(uint8_t bEndpoint)$/;"	f	file:
UDP_FADDR	../libchip/include/SAM3S.h	/^  RwReg UDP_FADDR;    \/**< \\brief (Udp Offset: 0x008) Function Address Register *\/$/;"	m	struct:__anon34
UDP_FADDR_FADD	../libchip/include/SAM3S.h	6086;"	d
UDP_FADDR_FADD_Msk	../libchip/include/SAM3S.h	6085;"	d
UDP_FADDR_FADD_Pos	../libchip/include/SAM3S.h	6084;"	d
UDP_FADDR_FEN	../libchip/include/SAM3S.h	6087;"	d
UDP_FDR	../libchip/include/SAM3S.h	/^  RwReg UDP_FDR[8];   \/**< \\brief (Udp Offset: 0x050) Endpoint FIFO Data Register *\/$/;"	m	struct:__anon34
UDP_FDR_FIFO_DATA	../libchip/include/SAM3S.h	6188;"	d
UDP_FDR_FIFO_DATA_Msk	../libchip/include/SAM3S.h	6187;"	d
UDP_FDR_FIFO_DATA_Pos	../libchip/include/SAM3S.h	6186;"	d
UDP_FRM_NUM	../libchip/include/SAM3S.h	/^  RoReg UDP_FRM_NUM;  \/**< \\brief (Udp Offset: 0x000) Frame Number Register *\/$/;"	m	struct:__anon34
UDP_FRM_NUM_FRM_ERR	../libchip/include/SAM3S.h	6075;"	d
UDP_FRM_NUM_FRM_NUM_Msk	../libchip/include/SAM3S.h	6074;"	d
UDP_FRM_NUM_FRM_NUM_Pos	../libchip/include/SAM3S.h	6073;"	d
UDP_FRM_NUM_FRM_OK	../libchip/include/SAM3S.h	6076;"	d
UDP_GLB_STAT	../libchip/include/SAM3S.h	/^  RwReg UDP_GLB_STAT; \/**< \\brief (Udp Offset: 0x004) Global State Register *\/$/;"	m	struct:__anon34
UDP_GLB_STAT_CONFG	../libchip/include/SAM3S.h	6079;"	d
UDP_GLB_STAT_ESR	../libchip/include/SAM3S.h	6080;"	d
UDP_GLB_STAT_FADDEN	../libchip/include/SAM3S.h	6078;"	d
UDP_GLB_STAT_RMWUPE	../libchip/include/SAM3S.h	6082;"	d
UDP_GLB_STAT_RSMINPR	../libchip/include/SAM3S.h	6081;"	d
UDP_ICR	../libchip/include/SAM3S.h	/^  WoReg UDP_ICR;      \/**< \\brief (Udp Offset: 0x020) Interrupt Clear Register *\/$/;"	m	struct:__anon34
UDP_ICR_ENDBUSRES	../libchip/include/SAM3S.h	6151;"	d
UDP_ICR_EXTRSM	../libchip/include/SAM3S.h	6149;"	d
UDP_ICR_RXRSM	../libchip/include/SAM3S.h	6148;"	d
UDP_ICR_RXSUSP	../libchip/include/SAM3S.h	6147;"	d
UDP_ICR_SOFINT	../libchip/include/SAM3S.h	6150;"	d
UDP_ICR_WAKEUP	../libchip/include/SAM3S.h	6152;"	d
UDP_IDR	../libchip/include/SAM3S.h	/^  WoReg UDP_IDR;      \/**< \\brief (Udp Offset: 0x014) Interrupt Disable Register *\/$/;"	m	struct:__anon34
UDP_IDR_EP0INT	../libchip/include/SAM3S.h	6103;"	d
UDP_IDR_EP1INT	../libchip/include/SAM3S.h	6104;"	d
UDP_IDR_EP2INT	../libchip/include/SAM3S.h	6105;"	d
UDP_IDR_EP3INT	../libchip/include/SAM3S.h	6106;"	d
UDP_IDR_EP4INT	../libchip/include/SAM3S.h	6107;"	d
UDP_IDR_EP5INT	../libchip/include/SAM3S.h	6108;"	d
UDP_IDR_EP6INT	../libchip/include/SAM3S.h	6109;"	d
UDP_IDR_EP7INT	../libchip/include/SAM3S.h	6110;"	d
UDP_IDR_EXTRSM	../libchip/include/SAM3S.h	6113;"	d
UDP_IDR_RXRSM	../libchip/include/SAM3S.h	6112;"	d
UDP_IDR_RXSUSP	../libchip/include/SAM3S.h	6111;"	d
UDP_IDR_SOFINT	../libchip/include/SAM3S.h	6114;"	d
UDP_IDR_WAKEUP	../libchip/include/SAM3S.h	6115;"	d
UDP_IER	../libchip/include/SAM3S.h	/^  WoReg UDP_IER;      \/**< \\brief (Udp Offset: 0x010) Interrupt Enable Register *\/$/;"	m	struct:__anon34
UDP_IER_EP0INT	../libchip/include/SAM3S.h	6089;"	d
UDP_IER_EP1INT	../libchip/include/SAM3S.h	6090;"	d
UDP_IER_EP2INT	../libchip/include/SAM3S.h	6091;"	d
UDP_IER_EP3INT	../libchip/include/SAM3S.h	6092;"	d
UDP_IER_EP4INT	../libchip/include/SAM3S.h	6093;"	d
UDP_IER_EP5INT	../libchip/include/SAM3S.h	6094;"	d
UDP_IER_EP6INT	../libchip/include/SAM3S.h	6095;"	d
UDP_IER_EP7INT	../libchip/include/SAM3S.h	6096;"	d
UDP_IER_EXTRSM	../libchip/include/SAM3S.h	6099;"	d
UDP_IER_RXRSM	../libchip/include/SAM3S.h	6098;"	d
UDP_IER_RXSUSP	../libchip/include/SAM3S.h	6097;"	d
UDP_IER_SOFINT	../libchip/include/SAM3S.h	6100;"	d
UDP_IER_WAKEUP	../libchip/include/SAM3S.h	6101;"	d
UDP_IMR	../libchip/include/SAM3S.h	/^  RoReg UDP_IMR;      \/**< \\brief (Udp Offset: 0x018) Interrupt Mask Register *\/$/;"	m	struct:__anon34
UDP_IMR_BIT12	../libchip/include/SAM3S.h	6129;"	d
UDP_IMR_EP0INT	../libchip/include/SAM3S.h	6117;"	d
UDP_IMR_EP1INT	../libchip/include/SAM3S.h	6118;"	d
UDP_IMR_EP2INT	../libchip/include/SAM3S.h	6119;"	d
UDP_IMR_EP3INT	../libchip/include/SAM3S.h	6120;"	d
UDP_IMR_EP4INT	../libchip/include/SAM3S.h	6121;"	d
UDP_IMR_EP5INT	../libchip/include/SAM3S.h	6122;"	d
UDP_IMR_EP6INT	../libchip/include/SAM3S.h	6123;"	d
UDP_IMR_EP7INT	../libchip/include/SAM3S.h	6124;"	d
UDP_IMR_EXTRSM	../libchip/include/SAM3S.h	6127;"	d
UDP_IMR_RXRSM	../libchip/include/SAM3S.h	6126;"	d
UDP_IMR_RXSUSP	../libchip/include/SAM3S.h	6125;"	d
UDP_IMR_SOFINT	../libchip/include/SAM3S.h	6128;"	d
UDP_IMR_WAKEUP	../libchip/include/SAM3S.h	6130;"	d
UDP_IRQn	../libchip/include/SAM3S.h	/^  UDP_IRQn             = 34  \/**< 34 SAM3S USB Device Port (UDP) *\/$/;"	e	enum:IRQn
UDP_ISR	../libchip/include/SAM3S.h	/^  RoReg UDP_ISR;      \/**< \\brief (Udp Offset: 0x01C) Interrupt Status Register *\/$/;"	m	struct:__anon34
UDP_ISR_ENDBUSRES	../libchip/include/SAM3S.h	6144;"	d
UDP_ISR_EP0INT	../libchip/include/SAM3S.h	6132;"	d
UDP_ISR_EP1INT	../libchip/include/SAM3S.h	6133;"	d
UDP_ISR_EP2INT	../libchip/include/SAM3S.h	6134;"	d
UDP_ISR_EP3INT	../libchip/include/SAM3S.h	6135;"	d
UDP_ISR_EP4INT	../libchip/include/SAM3S.h	6136;"	d
UDP_ISR_EP5INT	../libchip/include/SAM3S.h	6137;"	d
UDP_ISR_EP6INT	../libchip/include/SAM3S.h	6138;"	d
UDP_ISR_EP7INT	../libchip/include/SAM3S.h	6139;"	d
UDP_ISR_EXTRSM	../libchip/include/SAM3S.h	6142;"	d
UDP_ISR_RXRSM	../libchip/include/SAM3S.h	6141;"	d
UDP_ISR_RXSUSP	../libchip/include/SAM3S.h	6140;"	d
UDP_ISR_SOFINT	../libchip/include/SAM3S.h	6143;"	d
UDP_ISR_WAKEUP	../libchip/include/SAM3S.h	6145;"	d
UDP_IsTransferFinished	../libusb/source/USBD_HAL.c	/^static uint8_t UDP_IsTransferFinished(uint8_t bEndpoint)$/;"	f	file:
UDP_MblUpdate	../libusb/source/USBD_HAL.c	/^static uint8_t UDP_MblUpdate(MblTransfer *pTransfer,$/;"	f	file:
UDP_MblWriteFifo	../libusb/source/USBD_HAL.c	/^static uint8_t UDP_MblWriteFifo(uint8_t bEndpoint)$/;"	f	file:
UDP_RST_EP	../libchip/include/SAM3S.h	/^  RwReg UDP_RST_EP;   \/**< \\brief (Udp Offset: 0x028) Reset Endpoint Register *\/$/;"	m	struct:__anon34
UDP_RST_EP_EP0	../libchip/include/SAM3S.h	6154;"	d
UDP_RST_EP_EP1	../libchip/include/SAM3S.h	6155;"	d
UDP_RST_EP_EP2	../libchip/include/SAM3S.h	6156;"	d
UDP_RST_EP_EP3	../libchip/include/SAM3S.h	6157;"	d
UDP_RST_EP_EP4	../libchip/include/SAM3S.h	6158;"	d
UDP_RST_EP_EP5	../libchip/include/SAM3S.h	6159;"	d
UDP_RST_EP_EP6	../libchip/include/SAM3S.h	6160;"	d
UDP_RST_EP_EP7	../libchip/include/SAM3S.h	6161;"	d
UDP_Read	../libusb/source/USBD_HAL.c	/^static inline uint8_t UDP_Read(uint8_t  bEndpoint,$/;"	f	file:
UDP_ReadPayload	../libusb/source/USBD_HAL.c	/^static void UDP_ReadPayload(uint8_t bEndpoint, int32_t wPacketSize)$/;"	f	file:
UDP_ReadRequest	../libusb/source/USBD_HAL.c	/^static void UDP_ReadRequest(USBGenericRequest *pRequest)$/;"	f	file:
UDP_TXVC	../libchip/include/SAM3S.h	/^  RwReg UDP_TXVC;     \/**< \\brief (Udp Offset: 0x074) Transceiver Control Register *\/$/;"	m	struct:__anon34
UDP_TXVC_PUON	../libchip/include/SAM3S.h	6191;"	d
UDP_TXVC_TXVDIS	../libchip/include/SAM3S.h	6190;"	d
UDP_Write	../libusb/source/USBD_HAL.c	/^static inline uint8_t UDP_Write(uint8_t    bEndpoint,$/;"	f	file:
UDP_WritePayload	../libusb/source/USBD_HAL.c	/^static void UDP_WritePayload(uint8_t bEndpoint)$/;"	f	file:
USART0	../libchip/include/SAM3S.h	7418;"	d
USART0_IRQn	../libchip/include/SAM3S.h	/^  USART0_IRQn          = 14, \/**< 14 SAM3S USART 0 (USART0) *\/$/;"	e	enum:IRQn
USART0_IrqHandler	../libchip/source/exceptions.c	/^WEAK void USART0_IrqHandler( void )$/;"	f
USART1	../libchip/include/SAM3S.h	7420;"	d
USART1_IRQn	../libchip/include/SAM3S.h	/^  USART1_IRQn          = 15, \/**< 15 SAM3S USART 1 (USART1) *\/$/;"	e	enum:IRQn
USART1_IrqHandler	../libchip/source/exceptions.c	/^WEAK void USART1_IrqHandler( void )$/;"	f
USART_Configure	../libchip/source/usart.c	/^void USART_Configure(Usart *usart,$/;"	f
USART_DisableIt	../libchip/source/usart.c	/^void USART_DisableIt(Usart *usart,uint32_t mode)$/;"	f
USART_EnableIt	../libchip/source/usart.c	/^void USART_EnableIt(Usart *usart,uint32_t mode)$/;"	f
USART_GetChar	../libchip/source/usart.c	/^uint8_t USART_GetChar(Usart *usart)$/;"	f
USART_GetStatus	../libchip/source/usart.c	/^uint32_t USART_GetStatus(Usart *usart)$/;"	f
USART_IsDataAvailable	../libchip/source/usart.c	/^uint8_t USART_IsDataAvailable(Usart *usart)$/;"	f
USART_IsRxReady	../libchip/source/usart.c	/^uint32_t USART_IsRxReady(Usart *usart)$/;"	f
USART_MODE_ASYNCHRONOUS	../libchip/include/usart.h	78;"	d
USART_MODE_IRDA	../libchip/include/usart.h	81;"	d
USART_PutChar	../libchip/source/usart.c	/^void USART_PutChar($/;"	f
USART_Read	../libchip/source/usart.c	/^uint16_t USART_Read($/;"	f
USART_ReadBuffer	../libchip/source/usart.c	/^uint8_t USART_ReadBuffer(Usart *usart,$/;"	f
USART_SetIrdaFilter	../libchip/source/usart.c	/^void USART_SetIrdaFilter(Usart *pUsart, uint8_t filter)$/;"	f
USART_SetReceiverEnabled	../libchip/source/usart.c	/^void USART_SetReceiverEnabled(Usart *usart,$/;"	f
USART_SetTransmitterEnabled	../libchip/source/usart.c	/^void USART_SetTransmitterEnabled(Usart *usart, uint8_t enabled)$/;"	f
USART_Write	../libchip/source/usart.c	/^void USART_Write($/;"	f
USART_WriteBuffer	../libchip/source/usart.c	/^uint8_t USART_WriteBuffer($/;"	f
USBC_Configure	board/usb_console.c	/^void USBC_Configure(void)$/;"	f
USBC_Gets	board/usb_console.c	/^int USBC_Gets(char *ptr, uint16_t len)$/;"	f
USBC_Puts	board/usb_console.c	/^int USBC_Puts(char *ptr, uint16_t len)$/;"	f
USBC_SetTimeout	board/usb_console.c	/^void USBC_SetTimeout(uint32_t ms)$/;"	f
USBC_StartListening	board/usb_console.c	/^uint8_t USBC_StartListening()$/;"	f
USBC_hasData	board/usb_console.c	/^uint8_t USBC_hasData()$/;"	f
USBC_isConfigured	board/usb_console.c	/^uint8_t USBC_isConfigured(void)$/;"	f
USBConfigurationDescriptor	../libusb/include/USBDescriptors.h	/^} __attribute__ ((packed)) USBConfigurationDescriptor; \/* GCC*\/$/;"	t	typeref:struct:_USBConfigurationDescriptor
USBConfigurationDescriptor_BUSPOWERED_NORWAKEUP	../libusb/include/USBDescriptors.h	128;"	d
USBConfigurationDescriptor_BUSPOWERED_RWAKEUP	../libusb/include/USBDescriptors.h	132;"	d
USBConfigurationDescriptor_GetNumInterfaces	../libusb/source/USBDescriptors.c	/^unsigned char USBConfigurationDescriptor_GetNumInterfaces($/;"	f
USBConfigurationDescriptor_GetTotalLength	../libusb/source/USBDescriptors.c	/^uint32_t USBConfigurationDescriptor_GetTotalLength($/;"	f
USBConfigurationDescriptor_IsSelfPowered	../libusb/source/USBDescriptors.c	/^unsigned char USBConfigurationDescriptor_IsSelfPowered($/;"	f
USBConfigurationDescriptor_POWER	../libusb/include/USBDescriptors.h	139;"	d
USBConfigurationDescriptor_Parse	../libusb/source/USBDescriptors.c	/^void USBConfigurationDescriptor_Parse($/;"	f
USBConfigurationDescriptor_SELFPOWERED_NORWAKEUP	../libusb/include/USBDescriptors.h	130;"	d
USBConfigurationDescriptor_SELFPOWERED_RWAKEUP	../libusb/include/USBDescriptors.h	134;"	d
USBDCallbacks_Initialized	../libusb/source/USBDCallbacks.c	/^WEAK void USBDCallbacks_Initialized(void)$/;"	f
USBDCallbacks_Initialized	board/usb_console.c	/^void USBDCallbacks_Initialized(void)$/;"	f
USBDCallbacks_RequestReceived	../libusb/source/USBDCallbacks.c	/^WEAK void USBDCallbacks_RequestReceived(const USBGenericRequest *request)$/;"	f
USBDCallbacks_RequestReceived	board/usb_console.c	/^void USBDCallbacks_RequestReceived(const USBGenericRequest *request)$/;"	f
USBDCallbacks_Reset	../libusb/source/USBDCallbacks.c	/^WEAK void USBDCallbacks_Reset(void)$/;"	f
USBDCallbacks_Resumed	../libusb/source/USBDCallbacks.c	/^WEAK void USBDCallbacks_Resumed(void) {}$/;"	f
USBDCallbacks_Suspended	../libusb/source/USBDCallbacks.c	/^WEAK void USBDCallbacks_Suspended(void) {}$/;"	f
USBDDRIVER_H	../libusb/include/USBDDriver.h	47;"	d
USBDDmaDescriptor	../libusb/include/USBD.h	/^} __attribute__((aligned(16))) USBDDmaDescriptor;$/;"	t	typeref:struct:_USBDDmaDescriptor
USBDDriver	../libusb/include/USBDDriver.h	/^} USBDDriver;$/;"	t	typeref:struct:_USBDDriver
USBDDriverCallbacks_ConfigurationChanged	../libusb/source/USBDDriverCallbacks.c	/^WEAK void USBDDriverCallbacks_ConfigurationChanged(uint8_t cfgnum)$/;"	f
USBDDriverCallbacks_ConfigurationChanged	board/usb_console.c	/^void USBDDriverCallbacks_ConfigurationChanged(unsigned char cfgnum)$/;"	f
USBDDriverCallbacks_InterfaceSettingChanged	../libusb/source/USBDDriverCallbacks.c	/^WEAK void USBDDriverCallbacks_InterfaceSettingChanged($/;"	f
USBDDriverDescriptors	../libusb/include/USBDDriver.h	/^} USBDDriverDescriptors;$/;"	t	typeref:struct:_USBDDriverDescriptors
USBDDriver_GetCfgDescriptors	../libusb/source/USBDDriver.c	/^USBConfigurationDescriptor *USBDDriver_GetCfgDescriptors($/;"	f
USBDDriver_Initialize	../libusb/source/USBDDriver.c	/^void USBDDriver_Initialize($/;"	f
USBDDriver_IsRemoteWakeUpEnabled	../libusb/source/USBDDriver.c	/^uint8_t USBDDriver_IsRemoteWakeUpEnabled(const USBDDriver *pDriver)$/;"	f
USBDDriver_RequestHandler	../libusb/source/USBDDriver.c	/^void USBDDriver_RequestHandler($/;"	f
USBDDriver_clearOTGFeatures	../libusb/source/USBDDriver.c	/^void USBDDriver_clearOTGFeatures(USBDDriver *pDriver)$/;"	f
USBDDriver_returnOTGFeatures	../libusb/source/USBDDriver.c	/^uint8_t USBDDriver_returnOTGFeatures(const USBDDriver *pDriver)$/;"	f
USBDTransferBuffer	../libusb/include/USBD.h	/^} USBDTransferBuffer;$/;"	t	typeref:struct:_USBDTransferBuffer
USBD_BMATTRIBUTES	../libusb/include/USBD_Config.h	81;"	d
USBD_CONFIG_H	../libusb/include/USBD_Config.h	38;"	d
USBD_ConfigureEndpoint	../libusb/source/USBD.c	/^void USBD_ConfigureEndpoint(const USBEndpointDescriptor *pDescriptor)$/;"	f
USBD_Connect	../libusb/source/USBD.c	/^void USBD_Connect(void)$/;"	f
USBD_Disconnect	../libusb/source/USBD.c	/^void USBD_Disconnect(void)$/;"	f
USBD_GetDriver	../libusb/source/USBDDriver.c	/^USBDDriver *USBD_GetDriver(void)$/;"	f
USBD_GetState	../libusb/source/USBD.c	/^uint8_t USBD_GetState(void)$/;"	f
USBD_H	../libusb/include/USBD.h	47;"	d
USBD_HAL_Activate	../libusb/source/USBD_HAL.c	/^void USBD_HAL_Activate(void)$/;"	f
USBD_HAL_CancelIo	../libusb/source/USBD_HAL.c	/^void USBD_HAL_CancelIo(uint32_t bmEPs)$/;"	f
USBD_HAL_ConfigureEP	../libusb/source/USBD_HAL.c	/^uint8_t USBD_HAL_ConfigureEP(const USBEndpointDescriptor *pDescriptor)$/;"	f
USBD_HAL_Connect	../libusb/source/USBD_HAL.c	/^void USBD_HAL_Connect(void)$/;"	f
USBD_HAL_Disconnect	../libusb/source/USBD_HAL.c	/^void USBD_HAL_Disconnect(void)$/;"	f
USBD_HAL_H	../libusb/include/USBD_HAL.h	31;"	d
USBD_HAL_Halt	../libusb/source/USBD_HAL.c	/^uint8_t USBD_HAL_Halt(uint8_t bEndpoint, uint8_t ctl)$/;"	f
USBD_HAL_Init	../libusb/source/USBD_HAL.c	/^void USBD_HAL_Init(void)$/;"	f
USBD_HAL_IsHighSpeed	../libusb/source/USBD_HAL.c	/^uint8_t USBD_HAL_IsHighSpeed(void)$/;"	f
USBD_HAL_Read	../libusb/source/USBD_HAL.c	/^uint8_t USBD_HAL_Read(uint8_t    bEndpoint,$/;"	f
USBD_HAL_RemoteWakeUp	../libusb/source/USBD_HAL.c	/^void USBD_HAL_RemoteWakeUp(void)$/;"	f
USBD_HAL_ResetEPs	../libusb/source/USBD_HAL.c	/^void USBD_HAL_ResetEPs(uint32_t bmEPs, uint8_t bStatus, uint8_t bKeepCfg)$/;"	f
USBD_HAL_SetAddress	../libusb/source/USBD_HAL.c	/^void USBD_HAL_SetAddress(uint8_t address)$/;"	f
USBD_HAL_SetConfiguration	../libusb/source/USBD_HAL.c	/^void USBD_HAL_SetConfiguration(uint8_t cfgnum)$/;"	f
USBD_HAL_SetTransferCallback	../libusb/source/USBD_HAL.c	/^uint8_t USBD_HAL_SetTransferCallback(uint8_t          bEP,$/;"	f
USBD_HAL_SetupMblTransfer	../libusb/source/USBD_HAL.c	/^uint8_t USBD_HAL_SetupMblTransfer( uint8_t bEndpoint,$/;"	f
USBD_HAL_Stall	../libusb/source/USBD_HAL.c	/^uint8_t USBD_HAL_Stall(uint8_t bEP)$/;"	f
USBD_HAL_Suspend	../libusb/source/USBD_HAL.c	/^void USBD_HAL_Suspend(void)$/;"	f
USBD_HAL_Write	../libusb/source/USBD_HAL.c	/^uint8_t USBD_HAL_Write( uint8_t          bEndpoint,$/;"	f
USBD_Halt	../libusb/source/USBD.c	/^void USBD_Halt(uint8_t bEndpoint)$/;"	f
USBD_Init	../libusb/source/USBD.c	/^void USBD_Init(void)$/;"	f
USBD_IrqHandler	../libchip/source/exceptions.c	/^WEAK void USBD_IrqHandler( void )$/;"	f
USBD_IrqHandler	../libusb/source/USBD_HAL.c	/^void USBD_IrqHandler(void)$/;"	f
USBD_IsHalted	../libusb/source/USBD.c	/^uint8_t USBD_IsHalted(uint8_t bEndpoint)$/;"	f
USBD_IsHighSpeed	../libusb/source/USBD.c	/^uint8_t USBD_IsHighSpeed(void)$/;"	f
USBD_PID_AUDIO	../libusb/include/USBD_Config.h	59;"	d
USBD_PID_CCID	../libusb/include/USBD_Config.h	69;"	d
USBD_PID_CDCAUDIO	../libusb/include/USBD_Config.h	62;"	d
USBD_PID_CDCCDC	../libusb/include/USBD_Config.h	64;"	d
USBD_PID_CDCDSERIAL	../libusb/include/USBD_Config.h	57;"	d
USBD_PID_CDCHID	../libusb/include/USBD_Config.h	61;"	d
USBD_PID_CDCMSD	../libusb/include/USBD_Config.h	63;"	d
USBD_PID_ENUM	../libusb/include/USBD_Config.h	56;"	d
USBD_PID_HIDAUDIO	../libusb/include/USBD_Config.h	65;"	d
USBD_PID_HIDKEYBOARD	../libusb/include/USBD_Config.h	58;"	d
USBD_PID_HIDMOUSE	../libusb/include/USBD_Config.h	67;"	d
USBD_PID_HIDMSD	../libusb/include/USBD_Config.h	66;"	d
USBD_PID_HIDTRANSFER	../libusb/include/USBD_Config.h	68;"	d
USBD_PID_MSD	../libusb/include/USBD_Config.h	60;"	d
USBD_RELEASE_1_00	../libusb/include/USBD_Config.h	71;"	d
USBD_Read	../libusb/source/USBD.c	/^uint8_t USBD_Read(uint8_t          bEndpoint,$/;"	f
USBD_RemoteWakeUp	../libusb/source/USBD.c	/^void USBD_RemoteWakeUp(void)$/;"	f
USBD_RequestHandler	../libusb/source/USBD.c	/^void USBD_RequestHandler(uint8_t bEndpoint,$/;"	f
USBD_ResetHandler	../libusb/source/USBD.c	/^void USBD_ResetHandler()$/;"	f
USBD_ResumeHandler	../libusb/source/USBD.c	/^void USBD_ResumeHandler(void)$/;"	f
USBD_STATE_ADDRESS	../libusb/include/USBD.h	137;"	d
USBD_STATE_ATTACHED	../libusb/include/USBD.h	131;"	d
USBD_STATE_CONFIGURED	../libusb/include/USBD.h	139;"	d
USBD_STATE_DEFAULT	../libusb/include/USBD.h	135;"	d
USBD_STATE_POWERED	../libusb/include/USBD.h	133;"	d
USBD_STATE_SUSPENDED	../libusb/include/USBD.h	129;"	d
USBD_STATUS_ABORTED	../libusb/include/USBD.h	100;"	d
USBD_STATUS_CANCELED	../libusb/include/USBD.h	102;"	d
USBD_STATUS_HW_NOT_SUPPORTED	../libusb/include/USBD.h	114;"	d
USBD_STATUS_INVALID_PARAMETER	../libusb/include/USBD.h	108;"	d
USBD_STATUS_LOCKED	../libusb/include/USBD.h	98;"	d
USBD_STATUS_PARTIAL_DONE	../libusb/include/USBD.h	106;"	d
USBD_STATUS_RESET	../libusb/include/USBD.h	104;"	d
USBD_STATUS_SUCCESS	../libusb/include/USBD.h	96;"	d
USBD_STATUS_SW_NOT_SUPPORTED	../libusb/include/USBD.h	112;"	d
USBD_STATUS_WRONG_STATE	../libusb/include/USBD.h	110;"	d
USBD_SetAddress	../libusb/source/USBD.c	/^void USBD_SetAddress(uint8_t address)$/;"	f
USBD_SetConfiguration	../libusb/source/USBD.c	/^void USBD_SetConfiguration(uint8_t cfgnum)$/;"	f
USBD_Stall	../libusb/source/USBD.c	/^uint8_t USBD_Stall(uint8_t bEndpoint)$/;"	f
USBD_SuspendHandler	../libusb/source/USBD.c	/^void USBD_SuspendHandler(void)$/;"	f
USBD_Unhalt	../libusb/source/USBD.c	/^void USBD_Unhalt(uint8_t bEndpoint)$/;"	f
USBD_VID_ATMEL	../libusb/include/USBD_Config.h	54;"	d
USBD_Write	../libusb/source/USBD.c	/^uint8_t USBD_Write( uint8_t          bEndpoint,$/;"	f
USBDescriptorParseFunction	../libusb/include/USBDescriptors.h	/^typedef uint32_t (*USBDescriptorParseFunction)(void *descriptor, void *parseArg);$/;"	t
USBDeviceDescriptor	../libusb/include/USBDescriptors.h	/^} __attribute__ ((packed)) USBDeviceDescriptor; \/* GCC *\/$/;"	t	typeref:struct:_USBDeviceDescriptor
USBDeviceDescriptor_USB2_00	../libusb/include/USBDescriptors.h	112;"	d
USBDeviceQualifierDescriptor	../libusb/include/USBDescriptors.h	/^} __attribute__ ((packed)) USBDeviceQualifierDescriptor; \/* GCC *\/$/;"	t	typeref:struct:_USBDeviceQualifierDescriptor
USBEndpointDescriptor	../libusb/include/USBDescriptors.h	/^} __attribute__ ((packed)) USBEndpointDescriptor; \/* GCC*\/$/;"	t	typeref:struct:_USBEndpointDescriptor
USBEndpointDescriptor_ADDRESS	../libusb/include/USBDescriptors.h	244;"	d
USBEndpointDescriptor_BULK	../libusb/include/USBDescriptors.h	197;"	d
USBEndpointDescriptor_CONTROL	../libusb/include/USBDescriptors.h	193;"	d
USBEndpointDescriptor_GetDirection	../libusb/source/USBDescriptors.c	/^uint8_t USBEndpointDescriptor_GetDirection($/;"	f
USBEndpointDescriptor_GetInterval	../libusb/source/USBDescriptors.c	/^uint8_t USBEndpointDescriptor_GetInterval($/;"	f
USBEndpointDescriptor_GetMaxPacketSize	../libusb/source/USBDescriptors.c	/^uint16_t USBEndpointDescriptor_GetMaxPacketSize($/;"	f
USBEndpointDescriptor_GetNumber	../libusb/source/USBDescriptors.c	/^uint8_t USBEndpointDescriptor_GetNumber($/;"	f
USBEndpointDescriptor_GetType	../libusb/source/USBDescriptors.c	/^uint8_t USBEndpointDescriptor_GetType($/;"	f
USBEndpointDescriptor_IN	../libusb/include/USBDescriptors.h	181;"	d
USBEndpointDescriptor_INTERRUPT	../libusb/include/USBDescriptors.h	199;"	d
USBEndpointDescriptor_ISOCHRONOUS	../libusb/include/USBDescriptors.h	195;"	d
USBEndpointDescriptor_MAXBULKSIZE_FS	../libusb/include/USBDescriptors.h	219;"	d
USBEndpointDescriptor_MAXBULKSIZE_HS	../libusb/include/USBDescriptors.h	221;"	d
USBEndpointDescriptor_MAXCTRLSIZE_FS	../libusb/include/USBDescriptors.h	215;"	d
USBEndpointDescriptor_MAXCTRLSIZE_HS	../libusb/include/USBDescriptors.h	217;"	d
USBEndpointDescriptor_MAXINTERRUPTSIZE_FS	../libusb/include/USBDescriptors.h	223;"	d
USBEndpointDescriptor_MAXINTERRUPTSIZE_HS	../libusb/include/USBDescriptors.h	225;"	d
USBEndpointDescriptor_MAXISOCHRONOUSSIZE_FS	../libusb/include/USBDescriptors.h	227;"	d
USBEndpointDescriptor_MAXISOCHRONOUSSIZE_HS	../libusb/include/USBDescriptors.h	229;"	d
USBEndpointDescriptor_OUT	../libusb/include/USBDescriptors.h	179;"	d
USBFeatureRequest_DEVICEREMOTEWAKEUP	../libusb/include/USBRequests.h	212;"	d
USBFeatureRequest_ENDPOINTHALT	../libusb/include/USBRequests.h	210;"	d
USBFeatureRequest_GetFeatureSelector	../libusb/source/USBRequests.c	/^uint8_t USBFeatureRequest_GetFeatureSelector($/;"	f
USBFeatureRequest_GetTestSelector	../libusb/source/USBRequests.c	/^uint8_t USBFeatureRequest_GetTestSelector($/;"	f
USBFeatureRequest_OTG	../libusb/include/USBRequests.h	216;"	d
USBFeatureRequest_OTG_A_ALT_HNP_SUPPORT	../libusb/include/USBRequests.h	222;"	d
USBFeatureRequest_OTG_A_HNP_SUPPORT	../libusb/include/USBRequests.h	220;"	d
USBFeatureRequest_OTG_B_HNP_ENABLE	../libusb/include/USBRequests.h	218;"	d
USBFeatureRequest_TESTFORCEENABLE	../libusb/include/USBRequests.h	246;"	d
USBFeatureRequest_TESTJ	../libusb/include/USBRequests.h	237;"	d
USBFeatureRequest_TESTK	../libusb/include/USBRequests.h	239;"	d
USBFeatureRequest_TESTMODE	../libusb/include/USBRequests.h	214;"	d
USBFeatureRequest_TESTPACKET	../libusb/include/USBRequests.h	244;"	d
USBFeatureRequest_TESTSE0NAK	../libusb/include/USBRequests.h	242;"	d
USBFeatureRequest_TESTSENDZLP	../libusb/include/USBRequests.h	248;"	d
USBGenericDescriptor	../libusb/include/USBDescriptors.h	/^} __attribute__ ((packed)) USBGenericDescriptor; \/* GCC *\/$/;"	t	typeref:struct:_USBGenericDescriptor
USBGenericDescriptor_CONFIGURATION	../libusb/include/USBDescriptors.h	81;"	d
USBGenericDescriptor_DEBUG	../libusb/include/USBDescriptors.h	97;"	d
USBGenericDescriptor_DEVICE	../libusb/include/USBDescriptors.h	79;"	d
USBGenericDescriptor_DEVICEQUALIFIER	../libusb/include/USBDescriptors.h	89;"	d
USBGenericDescriptor_ENDPOINT	../libusb/include/USBDescriptors.h	87;"	d
USBGenericDescriptor_GetLength	../libusb/source/USBDescriptors.c	/^uint32_t USBGenericDescriptor_GetLength($/;"	f
USBGenericDescriptor_GetNextDescriptor	../libusb/source/USBDescriptors.c	/^USBGenericDescriptor *USBGenericDescriptor_GetNextDescriptor($/;"	f
USBGenericDescriptor_GetType	../libusb/source/USBDescriptors.c	/^uint8_t USBGenericDescriptor_GetType($/;"	f
USBGenericDescriptor_INTERFACE	../libusb/include/USBDescriptors.h	85;"	d
USBGenericDescriptor_INTERFACEASSOCIATION	../libusb/include/USBDescriptors.h	99;"	d
USBGenericDescriptor_INTERFACEPOWER	../libusb/include/USBDescriptors.h	93;"	d
USBGenericDescriptor_OTG	../libusb/include/USBDescriptors.h	95;"	d
USBGenericDescriptor_OTHERSPEEDCONFIGURATION	../libusb/include/USBDescriptors.h	91;"	d
USBGenericDescriptor_Parse	../libusb/source/USBDescriptors.c	/^USBGenericDescriptor *USBGenericDescriptor_Parse($/;"	f
USBGenericDescriptor_STRING	../libusb/include/USBDescriptors.h	83;"	d
USBGenericRequest	../libusb/include/USBRequests.h	/^} USBGenericRequest;$/;"	t	typeref:struct:__anon1
USBGenericRequest_CLASS	../libusb/include/USBRequests.h	163;"	d
USBGenericRequest_CLEARFEATURE	../libusb/include/USBRequests.h	114;"	d
USBGenericRequest_DEVICE	../libusb/include/USBRequests.h	144;"	d
USBGenericRequest_ENDPOINT	../libusb/include/USBRequests.h	148;"	d
USBGenericRequest_GETCONFIGURATION	../libusb/include/USBRequests.h	124;"	d
USBGenericRequest_GETDESCRIPTOR	../libusb/include/USBRequests.h	120;"	d
USBGenericRequest_GETINTERFACE	../libusb/include/USBRequests.h	128;"	d
USBGenericRequest_GETSTATUS	../libusb/include/USBRequests.h	112;"	d
USBGenericRequest_GetDirection	../libusb/source/USBRequests.c	/^uint8_t USBGenericRequest_GetDirection(const USBGenericRequest *request)$/;"	f
USBGenericRequest_GetEndpointNumber	../libusb/source/USBRequests.c	/^uint8_t USBGenericRequest_GetEndpointNumber($/;"	f
USBGenericRequest_GetIndex	../libusb/source/USBRequests.c	/^uint16_t USBGenericRequest_GetIndex(const USBGenericRequest *request)$/;"	f
USBGenericRequest_GetLength	../libusb/source/USBRequests.c	/^uint16_t USBGenericRequest_GetLength(const USBGenericRequest *request)$/;"	f
USBGenericRequest_GetRecipient	../libusb/source/USBRequests.c	/^uint8_t USBGenericRequest_GetRecipient(const USBGenericRequest *request)$/;"	f
USBGenericRequest_GetRequest	../libusb/source/USBRequests.c	/^uint8_t USBGenericRequest_GetRequest(const USBGenericRequest *request)$/;"	f
USBGenericRequest_GetType	../libusb/source/USBRequests.c	/^extern uint8_t USBGenericRequest_GetType(const USBGenericRequest *request)$/;"	f
USBGenericRequest_GetValue	../libusb/source/USBRequests.c	/^uint16_t USBGenericRequest_GetValue(const USBGenericRequest *request)$/;"	f
USBGenericRequest_IN	../libusb/include/USBRequests.h	177;"	d
USBGenericRequest_INTERFACE	../libusb/include/USBRequests.h	146;"	d
USBGenericRequest_OTHER	../libusb/include/USBRequests.h	150;"	d
USBGenericRequest_OUT	../libusb/include/USBRequests.h	175;"	d
USBGenericRequest_SETADDRESS	../libusb/include/USBRequests.h	118;"	d
USBGenericRequest_SETCONFIGURATION	../libusb/include/USBRequests.h	126;"	d
USBGenericRequest_SETDESCRIPTOR	../libusb/include/USBRequests.h	122;"	d
USBGenericRequest_SETFEATURE	../libusb/include/USBRequests.h	116;"	d
USBGenericRequest_SETINTERFACE	../libusb/include/USBRequests.h	130;"	d
USBGenericRequest_STANDARD	../libusb/include/USBRequests.h	161;"	d
USBGenericRequest_SYNCHFRAME	../libusb/include/USBRequests.h	132;"	d
USBGenericRequest_VENDOR	../libusb/include/USBRequests.h	165;"	d
USBGetDescriptorRequest_GetDescriptorIndex	../libusb/source/USBRequests.c	/^uint8_t USBGetDescriptorRequest_GetDescriptorIndex($/;"	f
USBGetDescriptorRequest_GetDescriptorType	../libusb/source/USBRequests.c	/^uint8_t USBGetDescriptorRequest_GetDescriptorType($/;"	f
USBInterfaceAssociationDescriptor	../libusb/include/USBDescriptors.h	/^} __attribute__ ((packed)) USBInterfaceAssociationDescriptor; \/* GCC*\/$/;"	t	typeref:struct:_USBInterfaceAssociationDescriptor
USBInterfaceDescriptor	../libusb/include/USBDescriptors.h	/^} __attribute__ ((packed)) USBInterfaceDescriptor; \/* GCC *\/$/;"	t	typeref:struct:_USBInterfaceDescriptor
USBInterfaceRequest_GetAlternateSetting	../libusb/source/USBRequests.c	/^uint8_t USBInterfaceRequest_GetAlternateSetting($/;"	f
USBInterfaceRequest_GetInterface	../libusb/source/USBRequests.c	/^uint8_t USBInterfaceRequest_GetInterface(const USBGenericRequest *request)$/;"	f
USBLIB	Makefile	/^USBLIB = -lusb_$(SERIE)_rel$/;"	m
USBLIB_TYPES_H	../libusb/include/USBLib_Types.h	35;"	d
USBOtgDescriptor	../libusb/include/USBDescriptors.h	/^} __attribute__ ((packed)) USBOtgDescriptor; \/* GCC *\/$/;"	t	typeref:struct:_USBOtgDescriptor
USBRC	../libusb/include/USBLib_Types.h	/^} USBRC;$/;"	t	typeref:enum:_USBRC
USBRC_ABORTED	../libusb/include/USBLib_Types.h	/^    USBRC_ABORTED,     \/**< Operation aborted due to error or stall *\/$/;"	e	enum:_USBRC
USBRC_BUSY	../libusb/include/USBLib_Types.h	/^    USBRC_BUSY,        \/**< EP\/Device is already busy *\/$/;"	e	enum:_USBRC
USBRC_CANCELED	../libusb/include/USBLib_Types.h	/^    USBRC_CANCELED,    \/**< Operation canceled by user *\/$/;"	e	enum:_USBRC
USBRC_ERROR	../libusb/include/USBLib_Types.h	/^    USBRC_ERROR,       \/**< General error *\/$/;"	e	enum:_USBRC
USBRC_FALSE	../libusb/include/USBLib_Types.h	/^    USBRC_FALSE = 0,   \/**< As boolean TRUE *\/$/;"	e	enum:_USBRC
USBRC_FINISHED	../libusb/include/USBLib_Types.h	/^    USBRC_FINISHED,    \/**< All operation successfully done and terminate *\/$/;"	e	enum:_USBRC
USBRC_HW_NOT_SUPPORTED	../libusb/include/USBLib_Types.h	/^    USBRC_HW_NOT_SUPPORTED = 0xFE  \/**< Failed due to HW not supported *\/$/;"	e	enum:_USBRC
USBRC_OK	../libusb/include/USBLib_Types.h	/^    USBRC_OK = 0,      \/**< Operation was successful *\/$/;"	e	enum:_USBRC
USBRC_PARAM_ERR	../libusb/include/USBLib_Types.h	/^    USBRC_PARAM_ERR,   \/**< Failed due to parameter error *\/$/;"	e	enum:_USBRC
USBRC_PARTIAL_DONE	../libusb/include/USBLib_Types.h	/^    USBRC_PARTIAL_DONE,\/**< Part of operation successfully done *\/$/;"	e	enum:_USBRC
USBRC_RESET	../libusb/include/USBLib_Types.h	/^    USBRC_RESET,       \/**< Operation aborted due to init\/reset\/un-configure *\/$/;"	e	enum:_USBRC
USBRC_STATE_ERR	../libusb/include/USBLib_Types.h	/^    USBRC_STATE_ERR,   \/**< Failed due to state error *\/$/;"	e	enum:_USBRC
USBRC_SUCCESS	../libusb/include/USBLib_Types.h	/^    USBRC_SUCCESS = 0, \/**< Operation was successful *\/$/;"	e	enum:_USBRC
USBRC_SW_NOT_SUPPORTED	../libusb/include/USBLib_Types.h	/^    USBRC_SW_NOT_SUPPORTED = 0xFD, \/**< Failed due to SW not supported *\/$/;"	e	enum:_USBRC
USBRC_TRUE	../libusb/include/USBLib_Types.h	/^    USBRC_TRUE  = 1,   \/**< As boolean FALSE *\/$/;"	e	enum:_USBRC
USBSetAddressRequest_GetAddress	../libusb/source/USBRequests.c	/^uint8_t USBSetAddressRequest_GetAddress(const USBGenericRequest *request)$/;"	f
USBSetConfigurationRequest_GetConfiguration	../libusb/source/USBRequests.c	/^uint8_t USBSetConfigurationRequest_GetConfiguration($/;"	f
USBStringDescriptor_ENGLISH_US	../libusb/include/USBDescriptors.h	266;"	d
USBStringDescriptor_LENGTH	../libusb/include/USBDescriptors.h	273;"	d
USBStringDescriptor_UNICODE	../libusb/include/USBDescriptors.h	279;"	d
US_BRGR	../libchip/include/SAM3S.h	/^  RwReg US_BRGR;       \/**< \\brief (Usart Offset: 0x0020) Baud Rate Generator Register *\/$/;"	m	struct:__anon35
US_BRGR_CD	../libchip/include/SAM3S.h	6418;"	d
US_BRGR_CD_Msk	../libchip/include/SAM3S.h	6417;"	d
US_BRGR_CD_Pos	../libchip/include/SAM3S.h	6416;"	d
US_BRGR_FP	../libchip/include/SAM3S.h	6421;"	d
US_BRGR_FP_Msk	../libchip/include/SAM3S.h	6420;"	d
US_BRGR_FP_Pos	../libchip/include/SAM3S.h	6419;"	d
US_CR	../libchip/include/SAM3S.h	/^  WoReg US_CR;         \/**< \\brief (Usart Offset: 0x0000) Control Register *\/$/;"	m	struct:__anon35
US_CR_DTRDIS	../libchip/include/SAM3S.h	6253;"	d
US_CR_DTREN	../libchip/include/SAM3S.h	6252;"	d
US_CR_FCS	../libchip/include/SAM3S.h	6255;"	d
US_CR_RCS	../libchip/include/SAM3S.h	6257;"	d
US_CR_RETTO	../libchip/include/SAM3S.h	6251;"	d
US_CR_RSTIT	../libchip/include/SAM3S.h	6249;"	d
US_CR_RSTNACK	../libchip/include/SAM3S.h	6250;"	d
US_CR_RSTRX	../libchip/include/SAM3S.h	6238;"	d
US_CR_RSTSTA	../libchip/include/SAM3S.h	6244;"	d
US_CR_RSTTX	../libchip/include/SAM3S.h	6239;"	d
US_CR_RTSDIS	../libchip/include/SAM3S.h	6256;"	d
US_CR_RTSEN	../libchip/include/SAM3S.h	6254;"	d
US_CR_RXDIS	../libchip/include/SAM3S.h	6241;"	d
US_CR_RXEN	../libchip/include/SAM3S.h	6240;"	d
US_CR_SENDA	../libchip/include/SAM3S.h	6248;"	d
US_CR_STPBRK	../libchip/include/SAM3S.h	6246;"	d
US_CR_STTBRK	../libchip/include/SAM3S.h	6245;"	d
US_CR_STTTO	../libchip/include/SAM3S.h	6247;"	d
US_CR_TXDIS	../libchip/include/SAM3S.h	6243;"	d
US_CR_TXEN	../libchip/include/SAM3S.h	6242;"	d
US_CSR	../libchip/include/SAM3S.h	/^  RoReg US_CSR;        \/**< \\brief (Usart Offset: 0x0014) Channel Status Register *\/$/;"	m	struct:__anon35
US_CSR_CTS	../libchip/include/SAM3S.h	6404;"	d
US_CSR_CTSIC	../libchip/include/SAM3S.h	6400;"	d
US_CSR_DCD	../libchip/include/SAM3S.h	6403;"	d
US_CSR_DCDIC	../libchip/include/SAM3S.h	6399;"	d
US_CSR_DSR	../libchip/include/SAM3S.h	6402;"	d
US_CSR_DSRIC	../libchip/include/SAM3S.h	6398;"	d
US_CSR_ENDRX	../libchip/include/SAM3S.h	6385;"	d
US_CSR_ENDTX	../libchip/include/SAM3S.h	6386;"	d
US_CSR_FRAME	../libchip/include/SAM3S.h	6388;"	d
US_CSR_ITER	../libchip/include/SAM3S.h	6392;"	d
US_CSR_MANERR	../libchip/include/SAM3S.h	6405;"	d
US_CSR_NACK	../libchip/include/SAM3S.h	6396;"	d
US_CSR_OVRE	../libchip/include/SAM3S.h	6387;"	d
US_CSR_PARE	../libchip/include/SAM3S.h	6389;"	d
US_CSR_RI	../libchip/include/SAM3S.h	6401;"	d
US_CSR_RIIC	../libchip/include/SAM3S.h	6397;"	d
US_CSR_RXBRK	../libchip/include/SAM3S.h	6384;"	d
US_CSR_RXBUFF	../libchip/include/SAM3S.h	6395;"	d
US_CSR_RXRDY	../libchip/include/SAM3S.h	6382;"	d
US_CSR_TIMEOUT	../libchip/include/SAM3S.h	6390;"	d
US_CSR_TXBUFE	../libchip/include/SAM3S.h	6394;"	d
US_CSR_TXEMPTY	../libchip/include/SAM3S.h	6391;"	d
US_CSR_TXRDY	../libchip/include/SAM3S.h	6383;"	d
US_CSR_UNRE	../libchip/include/SAM3S.h	6393;"	d
US_FIDI	../libchip/include/SAM3S.h	/^  RwReg US_FIDI;       \/**< \\brief (Usart Offset: 0x0040) FI DI Ratio Register *\/$/;"	m	struct:__anon35
US_FIDI_FI_DI_RATIO	../libchip/include/SAM3S.h	6433;"	d
US_FIDI_FI_DI_RATIO_Msk	../libchip/include/SAM3S.h	6432;"	d
US_FIDI_FI_DI_RATIO_Pos	../libchip/include/SAM3S.h	6431;"	d
US_IDR	../libchip/include/SAM3S.h	/^  WoReg US_IDR;        \/**< \\brief (Usart Offset: 0x000C) Interrupt Disable Register *\/$/;"	m	struct:__anon35
US_IDR_CTSIC	../libchip/include/SAM3S.h	6358;"	d
US_IDR_DCDIC	../libchip/include/SAM3S.h	6357;"	d
US_IDR_DSRIC	../libchip/include/SAM3S.h	6356;"	d
US_IDR_ENDRX	../libchip/include/SAM3S.h	6343;"	d
US_IDR_ENDTX	../libchip/include/SAM3S.h	6344;"	d
US_IDR_FRAME	../libchip/include/SAM3S.h	6346;"	d
US_IDR_ITER	../libchip/include/SAM3S.h	6350;"	d
US_IDR_MANE	../libchip/include/SAM3S.h	6359;"	d
US_IDR_NACK	../libchip/include/SAM3S.h	6354;"	d
US_IDR_OVRE	../libchip/include/SAM3S.h	6345;"	d
US_IDR_PARE	../libchip/include/SAM3S.h	6347;"	d
US_IDR_RIIC	../libchip/include/SAM3S.h	6355;"	d
US_IDR_RXBRK	../libchip/include/SAM3S.h	6342;"	d
US_IDR_RXBUFF	../libchip/include/SAM3S.h	6353;"	d
US_IDR_RXRDY	../libchip/include/SAM3S.h	6340;"	d
US_IDR_TIMEOUT	../libchip/include/SAM3S.h	6348;"	d
US_IDR_TXBUFE	../libchip/include/SAM3S.h	6352;"	d
US_IDR_TXEMPTY	../libchip/include/SAM3S.h	6349;"	d
US_IDR_TXRDY	../libchip/include/SAM3S.h	6341;"	d
US_IDR_UNRE	../libchip/include/SAM3S.h	6351;"	d
US_IER	../libchip/include/SAM3S.h	/^  WoReg US_IER;        \/**< \\brief (Usart Offset: 0x0008) Interrupt Enable Register *\/$/;"	m	struct:__anon35
US_IER_CTSIC	../libchip/include/SAM3S.h	6337;"	d
US_IER_DCDIC	../libchip/include/SAM3S.h	6336;"	d
US_IER_DSRIC	../libchip/include/SAM3S.h	6335;"	d
US_IER_ENDRX	../libchip/include/SAM3S.h	6322;"	d
US_IER_ENDTX	../libchip/include/SAM3S.h	6323;"	d
US_IER_FRAME	../libchip/include/SAM3S.h	6325;"	d
US_IER_ITER	../libchip/include/SAM3S.h	6329;"	d
US_IER_MANE	../libchip/include/SAM3S.h	6338;"	d
US_IER_NACK	../libchip/include/SAM3S.h	6333;"	d
US_IER_OVRE	../libchip/include/SAM3S.h	6324;"	d
US_IER_PARE	../libchip/include/SAM3S.h	6326;"	d
US_IER_RIIC	../libchip/include/SAM3S.h	6334;"	d
US_IER_RXBRK	../libchip/include/SAM3S.h	6321;"	d
US_IER_RXBUFF	../libchip/include/SAM3S.h	6332;"	d
US_IER_RXRDY	../libchip/include/SAM3S.h	6319;"	d
US_IER_TIMEOUT	../libchip/include/SAM3S.h	6327;"	d
US_IER_TXBUFE	../libchip/include/SAM3S.h	6331;"	d
US_IER_TXEMPTY	../libchip/include/SAM3S.h	6328;"	d
US_IER_TXRDY	../libchip/include/SAM3S.h	6320;"	d
US_IER_UNRE	../libchip/include/SAM3S.h	6330;"	d
US_IF	../libchip/include/SAM3S.h	/^  RwReg US_IF;         \/**< \\brief (Usart Offset: 0x004C) IrDA Filter Register *\/$/;"	m	struct:__anon35
US_IF_IRDA_FILTER	../libchip/include/SAM3S.h	6440;"	d
US_IF_IRDA_FILTER_Msk	../libchip/include/SAM3S.h	6439;"	d
US_IF_IRDA_FILTER_Pos	../libchip/include/SAM3S.h	6438;"	d
US_IMR	../libchip/include/SAM3S.h	/^  RoReg US_IMR;        \/**< \\brief (Usart Offset: 0x0010) Interrupt Mask Register *\/$/;"	m	struct:__anon35
US_IMR_CTSIC	../libchip/include/SAM3S.h	6379;"	d
US_IMR_DCDIC	../libchip/include/SAM3S.h	6378;"	d
US_IMR_DSRIC	../libchip/include/SAM3S.h	6377;"	d
US_IMR_ENDRX	../libchip/include/SAM3S.h	6364;"	d
US_IMR_ENDTX	../libchip/include/SAM3S.h	6365;"	d
US_IMR_FRAME	../libchip/include/SAM3S.h	6367;"	d
US_IMR_ITER	../libchip/include/SAM3S.h	6371;"	d
US_IMR_MANE	../libchip/include/SAM3S.h	6380;"	d
US_IMR_NACK	../libchip/include/SAM3S.h	6375;"	d
US_IMR_OVRE	../libchip/include/SAM3S.h	6366;"	d
US_IMR_PARE	../libchip/include/SAM3S.h	6368;"	d
US_IMR_RIIC	../libchip/include/SAM3S.h	6376;"	d
US_IMR_RXBRK	../libchip/include/SAM3S.h	6363;"	d
US_IMR_RXBUFF	../libchip/include/SAM3S.h	6374;"	d
US_IMR_RXRDY	../libchip/include/SAM3S.h	6361;"	d
US_IMR_TIMEOUT	../libchip/include/SAM3S.h	6369;"	d
US_IMR_TXBUFE	../libchip/include/SAM3S.h	6373;"	d
US_IMR_TXEMPTY	../libchip/include/SAM3S.h	6370;"	d
US_IMR_TXRDY	../libchip/include/SAM3S.h	6362;"	d
US_IMR_UNRE	../libchip/include/SAM3S.h	6372;"	d
US_MAN	../libchip/include/SAM3S.h	/^  RwReg US_MAN;        \/**< \\brief (Usart Offset: 0x0050) Manchester Encoder Decoder Register *\/$/;"	m	struct:__anon35
US_MAN_DRIFT	../libchip/include/SAM3S.h	6463;"	d
US_MAN_RX_MPOL	../libchip/include/SAM3S.h	6461;"	d
US_MAN_RX_PL	../libchip/include/SAM3S.h	6454;"	d
US_MAN_RX_PL_Msk	../libchip/include/SAM3S.h	6453;"	d
US_MAN_RX_PL_Pos	../libchip/include/SAM3S.h	6452;"	d
US_MAN_RX_PP_ALL_ONE	../libchip/include/SAM3S.h	6457;"	d
US_MAN_RX_PP_ALL_ZERO	../libchip/include/SAM3S.h	6458;"	d
US_MAN_RX_PP_Msk	../libchip/include/SAM3S.h	6456;"	d
US_MAN_RX_PP_ONE_ZERO	../libchip/include/SAM3S.h	6460;"	d
US_MAN_RX_PP_Pos	../libchip/include/SAM3S.h	6455;"	d
US_MAN_RX_PP_ZERO_ONE	../libchip/include/SAM3S.h	6459;"	d
US_MAN_STUCKTO1	../libchip/include/SAM3S.h	6462;"	d
US_MAN_TX_MPOL	../libchip/include/SAM3S.h	6451;"	d
US_MAN_TX_PL	../libchip/include/SAM3S.h	6444;"	d
US_MAN_TX_PL_Msk	../libchip/include/SAM3S.h	6443;"	d
US_MAN_TX_PL_Pos	../libchip/include/SAM3S.h	6442;"	d
US_MAN_TX_PP_ALL_ONE	../libchip/include/SAM3S.h	6447;"	d
US_MAN_TX_PP_ALL_ZERO	../libchip/include/SAM3S.h	6448;"	d
US_MAN_TX_PP_Msk	../libchip/include/SAM3S.h	6446;"	d
US_MAN_TX_PP_ONE_ZERO	../libchip/include/SAM3S.h	6450;"	d
US_MAN_TX_PP_Pos	../libchip/include/SAM3S.h	6445;"	d
US_MAN_TX_PP_ZERO_ONE	../libchip/include/SAM3S.h	6449;"	d
US_MR	../libchip/include/SAM3S.h	/^  RwReg US_MR;         \/**< \\brief (Usart Offset: 0x0004) Mode Register *\/$/;"	m	struct:__anon35
US_MR_CHMODE_AUTOMATIC	../libchip/include/SAM3S.h	6299;"	d
US_MR_CHMODE_LOCAL_LOOPBACK	../libchip/include/SAM3S.h	6300;"	d
US_MR_CHMODE_Msk	../libchip/include/SAM3S.h	6297;"	d
US_MR_CHMODE_NORMAL	../libchip/include/SAM3S.h	6298;"	d
US_MR_CHMODE_Pos	../libchip/include/SAM3S.h	6296;"	d
US_MR_CHMODE_REMOTE_LOOPBACK	../libchip/include/SAM3S.h	6301;"	d
US_MR_CHRL_5_BIT	../libchip/include/SAM3S.h	6277;"	d
US_MR_CHRL_6_BIT	../libchip/include/SAM3S.h	6278;"	d
US_MR_CHRL_7_BIT	../libchip/include/SAM3S.h	6279;"	d
US_MR_CHRL_8_BIT	../libchip/include/SAM3S.h	6280;"	d
US_MR_CHRL_Msk	../libchip/include/SAM3S.h	6276;"	d
US_MR_CHRL_Pos	../libchip/include/SAM3S.h	6275;"	d
US_MR_CLKO	../libchip/include/SAM3S.h	6305;"	d
US_MR_CPHA	../libchip/include/SAM3S.h	6282;"	d
US_MR_CPOL	../libchip/include/SAM3S.h	6303;"	d
US_MR_DSNACK	../libchip/include/SAM3S.h	6308;"	d
US_MR_FILTER	../libchip/include/SAM3S.h	6314;"	d
US_MR_INACK	../libchip/include/SAM3S.h	6307;"	d
US_MR_INVDATA	../libchip/include/SAM3S.h	6310;"	d
US_MR_MAN	../libchip/include/SAM3S.h	6315;"	d
US_MR_MAX_ITERATION	../libchip/include/SAM3S.h	6313;"	d
US_MR_MAX_ITERATION_Msk	../libchip/include/SAM3S.h	6312;"	d
US_MR_MAX_ITERATION_Pos	../libchip/include/SAM3S.h	6311;"	d
US_MR_MODE9	../libchip/include/SAM3S.h	6304;"	d
US_MR_MODSYNC	../libchip/include/SAM3S.h	6316;"	d
US_MR_MSBF	../libchip/include/SAM3S.h	6302;"	d
US_MR_NBSTOP_1_5_BIT	../libchip/include/SAM3S.h	6294;"	d
US_MR_NBSTOP_1_BIT	../libchip/include/SAM3S.h	6293;"	d
US_MR_NBSTOP_2_BIT	../libchip/include/SAM3S.h	6295;"	d
US_MR_NBSTOP_Msk	../libchip/include/SAM3S.h	6292;"	d
US_MR_NBSTOP_Pos	../libchip/include/SAM3S.h	6291;"	d
US_MR_ONEBIT	../libchip/include/SAM3S.h	6317;"	d
US_MR_OVER	../libchip/include/SAM3S.h	6306;"	d
US_MR_PAR_EVEN	../libchip/include/SAM3S.h	6285;"	d
US_MR_PAR_MARK	../libchip/include/SAM3S.h	6288;"	d
US_MR_PAR_MULTIDROP	../libchip/include/SAM3S.h	6290;"	d
US_MR_PAR_Msk	../libchip/include/SAM3S.h	6284;"	d
US_MR_PAR_NO	../libchip/include/SAM3S.h	6289;"	d
US_MR_PAR_ODD	../libchip/include/SAM3S.h	6286;"	d
US_MR_PAR_Pos	../libchip/include/SAM3S.h	6283;"	d
US_MR_PAR_SPACE	../libchip/include/SAM3S.h	6287;"	d
US_MR_SYNC	../libchip/include/SAM3S.h	6281;"	d
US_MR_USART_MODE_HW_HANDSHAKING	../libchip/include/SAM3S.h	6263;"	d
US_MR_USART_MODE_IRDA	../libchip/include/SAM3S.h	6267;"	d
US_MR_USART_MODE_IS07816_T_0	../libchip/include/SAM3S.h	6265;"	d
US_MR_USART_MODE_IS07816_T_1	../libchip/include/SAM3S.h	6266;"	d
US_MR_USART_MODE_MODEM	../libchip/include/SAM3S.h	6264;"	d
US_MR_USART_MODE_Msk	../libchip/include/SAM3S.h	6260;"	d
US_MR_USART_MODE_NORMAL	../libchip/include/SAM3S.h	6261;"	d
US_MR_USART_MODE_Pos	../libchip/include/SAM3S.h	6259;"	d
US_MR_USART_MODE_RS485	../libchip/include/SAM3S.h	6262;"	d
US_MR_USART_MODE_SPI_MASTER	../libchip/include/SAM3S.h	6268;"	d
US_MR_USART_MODE_SPI_SLAVE	../libchip/include/SAM3S.h	6269;"	d
US_MR_USCLKS_DIV	../libchip/include/SAM3S.h	6273;"	d
US_MR_USCLKS_MCK	../libchip/include/SAM3S.h	6272;"	d
US_MR_USCLKS_Msk	../libchip/include/SAM3S.h	6271;"	d
US_MR_USCLKS_Pos	../libchip/include/SAM3S.h	6270;"	d
US_MR_USCLKS_SCK	../libchip/include/SAM3S.h	6274;"	d
US_MR_VAR_SYNC	../libchip/include/SAM3S.h	6309;"	d
US_NER	../libchip/include/SAM3S.h	/^  RoReg US_NER;        \/**< \\brief (Usart Offset: 0x0044) Number of Errors Register *\/$/;"	m	struct:__anon35
US_NER_NB_ERRORS_Msk	../libchip/include/SAM3S.h	6436;"	d
US_NER_NB_ERRORS_Pos	../libchip/include/SAM3S.h	6435;"	d
US_PTCR	../libchip/include/SAM3S.h	/^  WoReg US_PTCR;       \/**< \\brief (Usart Offset: 0x120) Transfer Control Register *\/$/;"	m	struct:__anon35
US_PTCR_RXTDIS	../libchip/include/SAM3S.h	6507;"	d
US_PTCR_RXTEN	../libchip/include/SAM3S.h	6506;"	d
US_PTCR_TXTDIS	../libchip/include/SAM3S.h	6509;"	d
US_PTCR_TXTEN	../libchip/include/SAM3S.h	6508;"	d
US_PTSR	../libchip/include/SAM3S.h	/^  RoReg US_PTSR;       \/**< \\brief (Usart Offset: 0x124) Transfer Status Register *\/$/;"	m	struct:__anon35
US_PTSR_RXTEN	../libchip/include/SAM3S.h	6511;"	d
US_PTSR_TXTEN	../libchip/include/SAM3S.h	6512;"	d
US_RCR	../libchip/include/SAM3S.h	/^  RwReg US_RCR;        \/**< \\brief (Usart Offset: 0x104) Receive Counter Register *\/$/;"	m	struct:__anon35
US_RCR_RXCTR	../libchip/include/SAM3S.h	6480;"	d
US_RCR_RXCTR_Msk	../libchip/include/SAM3S.h	6479;"	d
US_RCR_RXCTR_Pos	../libchip/include/SAM3S.h	6478;"	d
US_RHR	../libchip/include/SAM3S.h	/^  RoReg US_RHR;        \/**< \\brief (Usart Offset: 0x0018) Receiver Holding Register *\/$/;"	m	struct:__anon35
US_RHR_RXCHR_Msk	../libchip/include/SAM3S.h	6408;"	d
US_RHR_RXCHR_Pos	../libchip/include/SAM3S.h	6407;"	d
US_RHR_RXSYNH	../libchip/include/SAM3S.h	6409;"	d
US_RNCR	../libchip/include/SAM3S.h	/^  RwReg US_RNCR;       \/**< \\brief (Usart Offset: 0x114) Receive Next Counter Register *\/$/;"	m	struct:__anon35
US_RNCR_RXNCTR	../libchip/include/SAM3S.h	6496;"	d
US_RNCR_RXNCTR_Msk	../libchip/include/SAM3S.h	6495;"	d
US_RNCR_RXNCTR_Pos	../libchip/include/SAM3S.h	6494;"	d
US_RNPR	../libchip/include/SAM3S.h	/^  RwReg US_RNPR;       \/**< \\brief (Usart Offset: 0x110) Receive Next Pointer Register *\/$/;"	m	struct:__anon35
US_RNPR_RXNPTR	../libchip/include/SAM3S.h	6492;"	d
US_RNPR_RXNPTR_Msk	../libchip/include/SAM3S.h	6491;"	d
US_RNPR_RXNPTR_Pos	../libchip/include/SAM3S.h	6490;"	d
US_RPR	../libchip/include/SAM3S.h	/^  RwReg US_RPR;        \/**< \\brief (Usart Offset: 0x100) Receive Pointer Register *\/$/;"	m	struct:__anon35
US_RPR_RXPTR	../libchip/include/SAM3S.h	6476;"	d
US_RPR_RXPTR_Msk	../libchip/include/SAM3S.h	6475;"	d
US_RPR_RXPTR_Pos	../libchip/include/SAM3S.h	6474;"	d
US_RTOR	../libchip/include/SAM3S.h	/^  RwReg US_RTOR;       \/**< \\brief (Usart Offset: 0x0024) Receiver Time-out Register *\/$/;"	m	struct:__anon35
US_RTOR_TO	../libchip/include/SAM3S.h	6425;"	d
US_RTOR_TO_Msk	../libchip/include/SAM3S.h	6424;"	d
US_RTOR_TO_Pos	../libchip/include/SAM3S.h	6423;"	d
US_SPI_BPMODE_0	../libchip/include/usart.h	89;"	d
US_SPI_BPMODE_1	../libchip/include/usart.h	90;"	d
US_SPI_BPMODE_2	../libchip/include/usart.h	91;"	d
US_SPI_BPMODE_3	../libchip/include/usart.h	92;"	d
US_SPI_CPHA_0	../libchip/include/usart.h	86;"	d
US_SPI_CPHA_1	../libchip/include/usart.h	88;"	d
US_SPI_CPOL_0	../libchip/include/usart.h	85;"	d
US_SPI_CPOL_1	../libchip/include/usart.h	87;"	d
US_TCR	../libchip/include/SAM3S.h	/^  RwReg US_TCR;        \/**< \\brief (Usart Offset: 0x10C) Transmit Counter Register *\/$/;"	m	struct:__anon35
US_TCR_TXCTR	../libchip/include/SAM3S.h	6488;"	d
US_TCR_TXCTR_Msk	../libchip/include/SAM3S.h	6487;"	d
US_TCR_TXCTR_Pos	../libchip/include/SAM3S.h	6486;"	d
US_THR	../libchip/include/SAM3S.h	/^  WoReg US_THR;        \/**< \\brief (Usart Offset: 0x001C) Transmitter Holding Register *\/$/;"	m	struct:__anon35
US_THR_TXCHR	../libchip/include/SAM3S.h	6413;"	d
US_THR_TXCHR_Msk	../libchip/include/SAM3S.h	6412;"	d
US_THR_TXCHR_Pos	../libchip/include/SAM3S.h	6411;"	d
US_THR_TXSYNH	../libchip/include/SAM3S.h	6414;"	d
US_TNCR	../libchip/include/SAM3S.h	/^  RwReg US_TNCR;       \/**< \\brief (Usart Offset: 0x11C) Transmit Next Counter Register *\/$/;"	m	struct:__anon35
US_TNCR_TXNCTR	../libchip/include/SAM3S.h	6504;"	d
US_TNCR_TXNCTR_Msk	../libchip/include/SAM3S.h	6503;"	d
US_TNCR_TXNCTR_Pos	../libchip/include/SAM3S.h	6502;"	d
US_TNPR	../libchip/include/SAM3S.h	/^  RwReg US_TNPR;       \/**< \\brief (Usart Offset: 0x118) Transmit Next Pointer Register *\/$/;"	m	struct:__anon35
US_TNPR_TXNPTR	../libchip/include/SAM3S.h	6500;"	d
US_TNPR_TXNPTR_Msk	../libchip/include/SAM3S.h	6499;"	d
US_TNPR_TXNPTR_Pos	../libchip/include/SAM3S.h	6498;"	d
US_TPR	../libchip/include/SAM3S.h	/^  RwReg US_TPR;        \/**< \\brief (Usart Offset: 0x108) Transmit Pointer Register *\/$/;"	m	struct:__anon35
US_TPR_TXPTR	../libchip/include/SAM3S.h	6484;"	d
US_TPR_TXPTR_Msk	../libchip/include/SAM3S.h	6483;"	d
US_TPR_TXPTR_Pos	../libchip/include/SAM3S.h	6482;"	d
US_TTGR	../libchip/include/SAM3S.h	/^  RwReg US_TTGR;       \/**< \\brief (Usart Offset: 0x0028) Transmitter Timeguard Register *\/$/;"	m	struct:__anon35
US_TTGR_TG	../libchip/include/SAM3S.h	6429;"	d
US_TTGR_TG_Msk	../libchip/include/SAM3S.h	6428;"	d
US_TTGR_TG_Pos	../libchip/include/SAM3S.h	6427;"	d
US_WPMR	../libchip/include/SAM3S.h	/^  RwReg US_WPMR;       \/**< \\brief (Usart Offset: 0xE4) Write Protect Mode Register *\/$/;"	m	struct:__anon35
US_WPMR_WPEN	../libchip/include/SAM3S.h	6465;"	d
US_WPMR_WPKEY	../libchip/include/SAM3S.h	6468;"	d
US_WPMR_WPKEY_Msk	../libchip/include/SAM3S.h	6467;"	d
US_WPMR_WPKEY_Pos	../libchip/include/SAM3S.h	6466;"	d
US_WPSR	../libchip/include/SAM3S.h	/^  RoReg US_WPSR;       \/**< \\brief (Usart Offset: 0xE8) Write Protect Status Register *\/$/;"	m	struct:__anon35
US_WPSR_WPVS	../libchip/include/SAM3S.h	6470;"	d
US_WPSR_WPVSRC_Msk	../libchip/include/SAM3S.h	6472;"	d
US_WPSR_WPVSRC_Pos	../libchip/include/SAM3S.h	6471;"	d
Uart	../libchip/include/SAM3S.h	/^} Uart;$/;"	t	typeref:struct:__anon33
Udp	../libchip/include/SAM3S.h	/^} Udp;$/;"	t	typeref:struct:__anon34
UsageFault_Handler	../libchip/source/exceptions.c	/^WEAK void UsageFault_Handler( void )$/;"	f
UsageFault_IRQn	../libchip/include/SAM3S.h	/^  UsageFault_IRQn       = -10, \/**<  6 Cortex-M3 Usage Fault Interrupt       *\/$/;"	e	enum:IRQn
Usart	../libchip/include/SAM3S.h	/^} Usart;$/;"	t	typeref:struct:__anon35
UsbReadDone	board/usb_console.c	/^static void UsbReadDone(uint32_t unused,$/;"	f	file:
UsbWriteDone	board/usb_console.c	/^static void UsbWriteDone(uint32_t unused,$/;"	f	file:
VAL	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t VAL;                          \/*!< Offset: 0x08  SysTick Current Value Register      *\/$/;"	m	struct:__anon41
VBus_Configure	board/usb_console.c	/^static void VBus_Configure( void )$/;"	f	file:
VTOR	../libchip/cmsis/core_cm3.h	/^  __IO uint32_t VTOR;                         \/*!< Offset: 0x08  Vector Table Offset Register                          *\/$/;"	m	struct:__anon40
WDT	../libchip/include/SAM3S.h	7445;"	d
WDT_CR	../libchip/include/SAM3S.h	/^  WoReg WDT_CR; \/**< \\brief (Wdt Offset: 0x00) Control Register *\/$/;"	m	struct:__anon36
WDT_CR_KEY	../libchip/include/SAM3S.h	6534;"	d
WDT_CR_KEY_Msk	../libchip/include/SAM3S.h	6533;"	d
WDT_CR_KEY_Pos	../libchip/include/SAM3S.h	6532;"	d
WDT_CR_WDRSTT	../libchip/include/SAM3S.h	6531;"	d
WDT_Disable	../libchip/source/wdt.c	/^extern void WDT_Disable( Wdt* pWDT )$/;"	f
WDT_Enable	../libchip/source/wdt.c	/^extern void WDT_Enable( Wdt* pWDT, uint32_t dwMode )$/;"	f
WDT_GetPeriod	../libchip/source/wdt.c	/^extern uint32_t WDT_GetPeriod( uint32_t dwMs )$/;"	f
WDT_GetStatus	../libchip/source/wdt.c	/^extern uint32_t WDT_GetStatus( Wdt* pWDT )$/;"	f
WDT_IRQn	../libchip/include/SAM3S.h	/^  WDT_IRQn             =  4, \/**<  4 SAM3S Watchdog Timer (WDT) *\/$/;"	e	enum:IRQn
WDT_IrqHandler	../libchip/source/exceptions.c	/^WEAK void WDT_IrqHandler( void )$/;"	f
WDT_MR	../libchip/include/SAM3S.h	/^  RwReg WDT_MR; \/**< \\brief (Wdt Offset: 0x04) Mode Register *\/$/;"	m	struct:__anon36
WDT_MR_WDD	../libchip/include/SAM3S.h	6545;"	d
WDT_MR_WDDBGHLT	../libchip/include/SAM3S.h	6546;"	d
WDT_MR_WDDIS	../libchip/include/SAM3S.h	6542;"	d
WDT_MR_WDD_Msk	../libchip/include/SAM3S.h	6544;"	d
WDT_MR_WDD_Pos	../libchip/include/SAM3S.h	6543;"	d
WDT_MR_WDFIEN	../libchip/include/SAM3S.h	6539;"	d
WDT_MR_WDIDLEHLT	../libchip/include/SAM3S.h	6547;"	d
WDT_MR_WDRPROC	../libchip/include/SAM3S.h	6541;"	d
WDT_MR_WDRSTEN	../libchip/include/SAM3S.h	6540;"	d
WDT_MR_WDV	../libchip/include/SAM3S.h	6538;"	d
WDT_MR_WDV_Msk	../libchip/include/SAM3S.h	6537;"	d
WDT_MR_WDV_Pos	../libchip/include/SAM3S.h	6536;"	d
WDT_Restart	../libchip/source/wdt.c	/^extern void WDT_Restart( Wdt* pWDT )$/;"	f
WDT_SR	../libchip/include/SAM3S.h	/^  RoReg WDT_SR; \/**< \\brief (Wdt Offset: 0x08) Status Register *\/$/;"	m	struct:__anon36
WDT_SR_WDERR	../libchip/include/SAM3S.h	6550;"	d
WDT_SR_WDUNF	../libchip/include/SAM3S.h	6549;"	d
WEAK	../libchip/chip.h	19;"	d
WEAK	../libchip/chip.h	21;"	d
WEAK	../libchip/chip.h	23;"	d
WEAK	../libusb/include/USBD.h	65;"	d
WEAK	../libusb/include/USBD.h	67;"	d
WEAK	../libusb/include/USBD.h	69;"	d
WEAK	../libusb/include/usb.h	42;"	d
WEAK	../libusb/include/usb.h	44;"	d
WEAK	../libusb/include/usb.h	46;"	d
Wait	board/timetick.c	/^extern void Wait( volatile uint32_t dwMs )$/;"	f
Wdt	../libchip/include/SAM3S.h	/^} Wdt;$/;"	t	typeref:struct:__anon36
WoReg	../libchip/include/SAM3S.h	/^typedef volatile       uint32_t WoReg; \/**< Write only 32-bit register (volatile unsigned int) *\/$/;"	t
_ACC_	../libchip/include/acc.h	48;"	d
_ADC_	../libchip/include/adc.h	48;"	d
_ASYNC_	../libchip/include/async.h	38;"	d
_Async	../libchip/include/async.h	/^typedef struct _Async$/;"	s
_AsyncTwi	../libchip/source/twid.c	/^typedef struct _AsyncTwi {$/;"	s	file:
_BOARD_	board/board.h	2;"	d
_CDCAbstractControlManagementDescriptor	../libusb/include/CDCDescriptors.h	/^typedef struct _CDCAbstractControlManagementDescriptor {$/;"	s
_CDCCallManagementDescriptor	../libusb/include/CDCDescriptors.h	/^typedef struct _CDCCallManagementDescriptor {$/;"	s
_CDCDESCRIPTORS_H_	../libusb/include/CDCDescriptors.h	36;"	d
_CDCDParseData	../libusb/source/CDCDSerialPort.c	/^typedef struct _CDCDParseData {$/;"	s	file:
_CDCDSERIALPORT_H_	../libusb/include/CDCDSerialPort.h	36;"	d
_CDCDSerialDriverConfigurationDescriptors	../libusb/include/CDCDSerialDriver.h	/^typedef struct _CDCDSerialDriverConfigurationDescriptors {$/;"	s
_CDCDSerialDriverConfigurationDescriptorsOTG	../libusb/include/CDCDSerialDriver.h	/^typedef struct _CDCDSerialDriverConfigurationDescriptorsOTG {$/;"	s
_CDCDSerialPort	../libusb/include/CDCDSerialPort.h	/^typedef struct _CDCDSerialPort {$/;"	s
_CDCHeaderDescriptor	../libusb/include/CDCDescriptors.h	/^typedef struct _CDCHeaderDescriptor {$/;"	s
_CDCLineCoding	../libusb/include/CDCRequests.h	/^typedef struct _CDCLineCoding {$/;"	s
_CDCNOTIFICATIONS_H_	../libusb/include/CDCNotifications.h	35;"	d
_CDCREQUESTS_H_	../libusb/include/CDCRequests.h	46;"	d
_CDCSerialState	../libusb/include/CDCNotifications.h	/^typedef struct _CDCSerialState {$/;"	s
_CDCUnionDescriptor	../libusb/include/CDCDescriptors.h	/^typedef struct _CDCUnionDescriptor {$/;"	s
_CRCCU_	../libchip/include/crccu.h	37;"	d
_DACC_	../libchip/include/dacc.h	48;"	d
_EEFC_	../libchip/include/efc.h	51;"	d
_EXCEPTIONS_	../libchip/include/exceptions.h	36;"	d
_FLASHD_	../libchip/include/flashd.h	38;"	d
_GetLineCoding	../libusb/source/CDCDSerialPort.c	/^static void _GetLineCoding(CDCDSerialPort * pCdcd)$/;"	f	file:
_Interfaces_Parse	../libusb/source/CDCDSerialPort.c	/^static uint32_t _Interfaces_Parse(USBGenericDescriptor *pDesc,$/;"	f	file:
_InterruptSource	../libchip/source/pio_it.c	/^typedef struct _InterruptSource$/;"	s	file:
_LED_H_	board/led.h	2;"	d
_LIB_SAM3S_	../libchip/chip.h	2;"	d
_MciCmd	../libchip/include/hsmci.h	/^typedef struct _MciCmd {$/;"	s
_PIO_	../libchip/include/pio.h	68;"	d
_PIO_IT_	../libchip/include/pio_it.h	62;"	d
_PMC_	../libchip/include/pmc.h	31;"	d
_PWMC_	../libchip/include/pwmc.h	58;"	d
_Pin	../libchip/include/pio.h	/^typedef struct _Pin$/;"	s
_PioCaptureCopy	../libchip/source/pio_capture.c	/^static SpioCaptureInit* _PioCaptureCopy;$/;"	v	file:
_RTC_	../libchip/include/rtc.h	38;"	d
_RTT_	../libchip/include/rtt.h	49;"	d
_SPI_	../libchip/include/spi.h	38;"	d
_SPI_PDC_	../libchip/include/spi_pdc.h	38;"	d
_SSC_	../libchip/include/ssc.h	38;"	d
_SUPC_	../libchip/include/supc.h	31;"	d
_SetControlLineState	../libusb/source/CDCDSerialPort.c	/^static void _SetControlLineState($/;"	f	file:
_SetLineCoding	../libusb/source/CDCDSerialPort.c	/^static void _SetLineCoding(CDCDSerialPort * pCdcd)$/;"	f	file:
_SetLineCodingCallback	../libusb/source/CDCDSerialPort.c	/^static void _SetLineCodingCallback(CDCDSerialPort * pCdcd)$/;"	f	file:
_Spid	../libchip/include/spi_pdc.h	/^typedef struct _Spid$/;"	s
_SpidCmd	../libchip/include/spi_pdc.h	/^typedef struct _SpidCmd$/;"	s
_SpioCaptureInit	../libchip/include/pio_capture.h	/^typedef struct _SpioCaptureInit {$/;"	s
_TC_	../libchip/include/tc.h	45;"	d
_TIMETICK_	board/timetick.h	52;"	d
_TWID_	../libchip/include/twid.h	31;"	d
_TWI_	../libchip/include/twi.h	38;"	d
_Twid	../libchip/include/twid.h	/^typedef struct _Twid$/;"	s
_UART_CONSOLE_	board/uart_console.h	36;"	d
_USART_	../libchip/include/usart.h	55;"	d
_USBConfigurationDescriptor	../libusb/include/USBDescriptors.h	/^typedef struct _USBConfigurationDescriptor {$/;"	s
_USBDDmaDescriptor	../libusb/include/USBD.h	/^typedef struct _USBDDmaDescriptor {$/;"	s
_USBDDriver	../libusb/include/USBDDriver.h	/^typedef struct _USBDDriver {$/;"	s
_USBDDriverDescriptors	../libusb/include/USBDDriver.h	/^typedef struct _USBDDriverDescriptors {$/;"	s
_USBDESCRIPTORS_H_	../libusb/include/USBDescriptors.h	41;"	d
_USBDTransferBuffer	../libusb/include/USBD.h	/^typedef struct _USBDTransferBuffer {$/;"	s
_USBDeviceDescriptor	../libusb/include/USBDescriptors.h	/^typedef struct _USBDeviceDescriptor {$/;"	s
_USBDeviceQualifierDescriptor	../libusb/include/USBDescriptors.h	/^typedef struct _USBDeviceQualifierDescriptor {$/;"	s
_USBEndpointDescriptor	../libusb/include/USBDescriptors.h	/^typedef struct _USBEndpointDescriptor {$/;"	s
_USBGenericDescriptor	../libusb/include/USBDescriptors.h	/^typedef struct _USBGenericDescriptor {$/;"	s
_USBInterfaceAssociationDescriptor	../libusb/include/USBDescriptors.h	/^typedef struct _USBInterfaceAssociationDescriptor {$/;"	s
_USBInterfaceDescriptor	../libusb/include/USBDescriptors.h	/^typedef struct _USBInterfaceDescriptor {$/;"	s
_USBOtgDescriptor	../libusb/include/USBDescriptors.h	/^typedef struct _USBOtgDescriptor {$/;"	s
_USBRC	../libusb/include/USBLib_Types.h	/^typedef enum _USBRC {$/;"	g
_USBREQUESTS_H_	../libusb/include/USBRequests.h	41;"	d
_USB_CONSOLE_	board/usb_console.h	9;"	d
_WDT_	../libchip/include/wdt.h	45;"	d
__ASM	../libchip/cmsis/core_cm3.c	35;"	d	file:
__ASM	../libchip/cmsis/core_cm3.c	39;"	d	file:
__ASM	../libchip/cmsis/core_cm3.c	43;"	d	file:
__ASM	../libchip/cmsis/core_cm3.c	47;"	d	file:
__ASM	../libchip/cmsis/core_cm3.h	742;"	d
__ASM	../libchip/cmsis/core_cm3.h	746;"	d
__ASM	../libchip/cmsis/core_cm3.h	750;"	d
__ASM	../libchip/cmsis/core_cm3.h	754;"	d
__CLREX	../libchip/cmsis/core_cm3.c	/^__ASM void __CLREX(void)$/;"	f
__CLREX	../libchip/cmsis/core_cm3.h	/^static __INLINE  void __CLREX( void )             { __ASM ("clrex"); }$/;"	f
__CLREX	../libchip/cmsis/core_cm3.h	/^static __INLINE void __CLREX(void)                    { __ASM volatile ("clrex"); }$/;"	f
__CLREX	../libchip/cmsis/core_cm3.h	939;"	d
__CM3_CMSIS_VERSION	../libchip/cmsis/core_cm3.h	86;"	d
__CM3_CMSIS_VERSION_MAIN	../libchip/cmsis/core_cm3.h	84;"	d
__CM3_CMSIS_VERSION_SUB	../libchip/cmsis/core_cm3.h	85;"	d
__CM3_CORE_H__	../libchip/cmsis/core_cm3.h	25;"	d
__CORTEX_M	../libchip/cmsis/core_cm3.h	88;"	d
__DMB	../libchip/cmsis/core_cm3.h	/^static __INLINE void __DMB(void)                      { __ASM volatile ("dmb"); }$/;"	f
__DMB	../libchip/cmsis/core_cm3.h	774;"	d
__DSB	../libchip/cmsis/core_cm3.h	/^static __INLINE void __DSB(void)                      { __ASM volatile ("dsb"); }$/;"	f
__DSB	../libchip/cmsis/core_cm3.h	773;"	d
__I	../libchip/cmsis/core_cm3.h	111;"	d
__I	../libchip/cmsis/core_cm3.h	113;"	d
__INLINE	../libchip/cmsis/core_cm3.c	36;"	d	file:
__INLINE	../libchip/cmsis/core_cm3.c	40;"	d	file:
__INLINE	../libchip/cmsis/core_cm3.c	44;"	d	file:
__INLINE	../libchip/cmsis/core_cm3.c	48;"	d	file:
__INLINE	../libchip/cmsis/core_cm3.h	743;"	d
__INLINE	../libchip/cmsis/core_cm3.h	747;"	d
__INLINE	../libchip/cmsis/core_cm3.h	751;"	d
__INLINE	../libchip/cmsis/core_cm3.h	755;"	d
__IO	../libchip/cmsis/core_cm3.h	116;"	d
__ISB	../libchip/cmsis/core_cm3.h	/^static __INLINE void __ISB(void)                      { __ASM volatile ("isb"); }$/;"	f
__ISB	../libchip/cmsis/core_cm3.h	772;"	d
__LDREXB	../libchip/cmsis/core_cm3.c	/^uint8_t __LDREXB(uint8_t *addr)$/;"	f
__LDREXB	../libchip/cmsis/core_cm3.h	777;"	d
__LDREXH	../libchip/cmsis/core_cm3.c	/^uint16_t __LDREXH(uint16_t *addr)$/;"	f
__LDREXH	../libchip/cmsis/core_cm3.h	778;"	d
__LDREXW	../libchip/cmsis/core_cm3.c	/^uint32_t __LDREXW(uint32_t *addr)$/;"	f
__LDREXW	../libchip/cmsis/core_cm3.h	779;"	d
__MPU_PRESENT	../libchip/include/SAM3S.h	124;"	d
__NOP	../libchip/cmsis/core_cm3.h	/^static __INLINE void __NOP(void)                      { __ASM volatile ("nop"); }$/;"	f
__NOP	../libchip/cmsis/core_cm3.h	1058;"	d
__NOP	../libchip/cmsis/core_cm3.h	768;"	d
__NVIC_PRIO_BITS	../libchip/cmsis/core_cm3.h	98;"	d
__NVIC_PRIO_BITS	../libchip/include/SAM3S.h	125;"	d
__O	../libchip/cmsis/core_cm3.h	115;"	d
__RBIT	../libchip/cmsis/core_cm3.c	/^uint32_t __RBIT(uint32_t value)$/;"	f
__RBIT	../libchip/cmsis/core_cm3.h	776;"	d
__REV	../libchip/cmsis/core_cm3.c	/^uint32_t __REV(uint32_t value)$/;"	f
__REV	../libchip/cmsis/core_cm3.h	775;"	d
__REV16	../libchip/cmsis/core_cm3.c	/^__ASM uint32_t __REV16(uint16_t value)$/;"	f
__REV16	../libchip/cmsis/core_cm3.c	/^uint32_t __REV16(uint16_t value)$/;"	f
__REVSH	../libchip/cmsis/core_cm3.c	/^__ASM int32_t __REVSH(int16_t value)$/;"	f
__REVSH	../libchip/cmsis/core_cm3.c	/^int32_t __REVSH(int16_t value)$/;"	f
__SEV	../libchip/cmsis/core_cm3.h	/^static __INLINE  void __SEV( void )               { __ASM ("sev"); }$/;"	f
__SEV	../libchip/cmsis/core_cm3.h	/^static __INLINE void __SEV(void)                      { __ASM volatile ("sev"); }$/;"	f
__SEV	../libchip/cmsis/core_cm3.h	771;"	d
__STREXB	../libchip/cmsis/core_cm3.c	/^uint32_t __STREXB(uint8_t value, uint8_t *addr)$/;"	f
__STREXB	../libchip/cmsis/core_cm3.h	780;"	d
__STREXH	../libchip/cmsis/core_cm3.c	/^uint32_t __STREXH(uint16_t value, uint16_t *addr)$/;"	f
__STREXH	../libchip/cmsis/core_cm3.h	781;"	d
__STREXW	../libchip/cmsis/core_cm3.c	/^uint32_t __STREXW(uint32_t value, uint32_t *addr)$/;"	f
__STREXW	../libchip/cmsis/core_cm3.h	782;"	d
__Vendor_SysTickConfig	../libchip/include/SAM3S.h	126;"	d
__WFE	../libchip/cmsis/core_cm3.h	/^static __INLINE  void __WFE( void )               { __ASM ("wfe"); }$/;"	f
__WFE	../libchip/cmsis/core_cm3.h	/^static __INLINE void __WFE(void)                      { __ASM volatile ("wfe"); }$/;"	f
__WFE	../libchip/cmsis/core_cm3.h	770;"	d
__WFI	../libchip/cmsis/core_cm3.h	/^static __INLINE  void __WFI( void )               { __ASM ("wfi"); }$/;"	f
__WFI	../libchip/cmsis/core_cm3.h	/^static __INLINE void __WFI(void)                      { __ASM volatile ("wfi"); }$/;"	f
__WFI	../libchip/cmsis/core_cm3.h	769;"	d
__attribute__	../libusb/include/CDCDescriptors.h	182;"	d
__attribute__	../libusb/include/CDCNotifications.h	85;"	d
__attribute__	../libusb/include/CDCRequests.h	137;"	d
__attribute__	../libusb/include/USBD.h	165;"	d
__attribute__	../libusb/include/USBDescriptors.h	301;"	d
__attribute__	../libusb/include/USBRequests.h	265;"	d
__disable_fault_irq	../libchip/cmsis/core_cm3.h	/^static __INLINE void __disable_fault_irq( void )  { __ASM ("cpsid f"); }$/;"	f
__disable_fault_irq	../libchip/cmsis/core_cm3.h	/^static __INLINE void __disable_fault_irq(void)        { __ASM volatile ("cpsid f"); }$/;"	f
__disable_fault_irq	../libchip/cmsis/core_cm3.h	766;"	d
__disable_irq	../libchip/cmsis/core_cm3.h	/^static __INLINE void __disable_irq(void)              { __ASM volatile ("cpsid i"); }$/;"	f
__disable_irq	../libchip/cmsis/core_cm3.h	1053;"	d
__enable_fault_irq	../libchip/cmsis/core_cm3.h	/^static __INLINE void __enable_fault_irq( void )   { __ASM ("cpsie f"); }$/;"	f
__enable_fault_irq	../libchip/cmsis/core_cm3.h	/^static __INLINE void __enable_fault_irq(void)         { __ASM volatile ("cpsie f"); }$/;"	f
__enable_fault_irq	../libchip/cmsis/core_cm3.h	765;"	d
__enable_irq	../libchip/cmsis/core_cm3.h	/^static __INLINE void __enable_irq(void)               { __ASM volatile ("cpsie i"); }$/;"	f
__enable_irq	../libchip/cmsis/core_cm3.h	1052;"	d
__get_BASEPRI	../libchip/cmsis/core_cm3.c	/^__ASM uint32_t  __get_BASEPRI(void)$/;"	f
__get_BASEPRI	../libchip/cmsis/core_cm3.c	/^uint32_t __get_BASEPRI(void)$/;"	f
__get_BASEPRI	../libchip/cmsis/core_cm3.h	/^static __INLINE uint32_t  __get_BASEPRI(void)$/;"	f
__get_CONTROL	../libchip/cmsis/core_cm3.c	/^__ASM uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	../libchip/cmsis/core_cm3.c	/^uint32_t __get_CONTROL(void)$/;"	f
__get_CONTROL	../libchip/cmsis/core_cm3.h	/^static __INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_FAULTMASK	../libchip/cmsis/core_cm3.c	/^__ASM uint32_t  __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	../libchip/cmsis/core_cm3.c	/^uint32_t __get_FAULTMASK(void)$/;"	f
__get_FAULTMASK	../libchip/cmsis/core_cm3.h	/^static __INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_MSP	../libchip/cmsis/core_cm3.c	/^__ASM uint32_t __get_MSP(void)$/;"	f
__get_MSP	../libchip/cmsis/core_cm3.c	/^uint32_t __get_MSP(void)$/;"	f
__get_PRIMASK	../libchip/cmsis/core_cm3.c	/^__ASM uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	../libchip/cmsis/core_cm3.c	/^uint32_t __get_PRIMASK(void)$/;"	f
__get_PRIMASK	../libchip/cmsis/core_cm3.h	/^static __INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PSP	../libchip/cmsis/core_cm3.c	/^__ASM uint32_t __get_PSP(void)$/;"	f
__get_PSP	../libchip/cmsis/core_cm3.c	/^uint32_t __get_PSP(void)$/;"	f
__set_BASEPRI	../libchip/cmsis/core_cm3.c	/^__ASM void __set_BASEPRI(uint32_t basePri)$/;"	f
__set_BASEPRI	../libchip/cmsis/core_cm3.c	/^void __set_BASEPRI(uint32_t value)$/;"	f
__set_BASEPRI	../libchip/cmsis/core_cm3.h	/^static __INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f
__set_CONTROL	../libchip/cmsis/core_cm3.c	/^__ASM void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	../libchip/cmsis/core_cm3.c	/^void __set_CONTROL(uint32_t control)$/;"	f
__set_CONTROL	../libchip/cmsis/core_cm3.h	/^static __INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_FAULTMASK	../libchip/cmsis/core_cm3.c	/^__ASM void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	../libchip/cmsis/core_cm3.c	/^void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FAULTMASK	../libchip/cmsis/core_cm3.h	/^static __INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_MSP	../libchip/cmsis/core_cm3.c	/^__ASM void __set_MSP(uint32_t mainStackPointer)$/;"	f
__set_MSP	../libchip/cmsis/core_cm3.c	/^void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_PRIMASK	../libchip/cmsis/core_cm3.c	/^__ASM void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	../libchip/cmsis/core_cm3.c	/^void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PRIMASK	../libchip/cmsis/core_cm3.h	/^static __INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PSP	../libchip/cmsis/core_cm3.c	/^__ASM void __set_PSP(uint32_t topOfProcStack)$/;"	f
__set_PSP	../libchip/cmsis/core_cm3.c	/^void __set_PSP(uint32_t topOfProcStack)$/;"	f
_aIntSources	../libchip/source/pio_it.c	/^static InterruptSource _aIntSources[MAX_INTERRUPT_SOURCES] ;$/;"	v	file:
_adwPageBuffer	../libchip/source/flashd.c	/^static NO_INIT uint32_t _adwPageBuffer[IFLASH_PAGE_SIZE\/4] ;$/;"	v	file:
_aucPageBuffer	../libchip/source/flashd.c	/^static uint8_t* _aucPageBuffer = (uint8_t*)_adwPageBuffer;$/;"	v	file:
_cfgdone	board/usb_console.c	/^static volatile uint8_t _cfgdone = 0;$/;"	v	file:
_close	board/syscalls.c	/^extern int _close( int file )$/;"	f
_dwNumSources	../libchip/source/pio_it.c	/^static uint32_t _dwNumSources = 0;$/;"	v	file:
_dwTickCount	board/timetick.c	/^static volatile uint32_t _dwTickCount=0 ;$/;"	v	file:
_dwUseIAP	../libchip/source/flashd.c	/^static NO_INIT uint32_t _dwUseIAP ;$/;"	v	file:
_exit	board/syscalls.c	/^extern void _exit( int status )$/;"	f
_fstat	board/syscalls.c	/^extern int _fstat( int file, struct stat *st )$/;"	f
_getpid	board/syscalls.c	/^extern int _getpid ( void )$/;"	f
_isatty	board/syscalls.c	/^extern int _isatty( int file )$/;"	f
_kill	board/syscalls.c	/^extern int _kill( int pid, int sig )$/;"	f
_link	board/syscalls.c	/^extern int _link( char *old, char *new )$/;"	f
_lseek	board/syscalls.c	/^extern int _lseek( int file, int ptr, int dir )$/;"	f
_read	board/syscalls.c	/^extern int _read(int file, char *ptr, int len)$/;"	f
_rxBuffer	board/usb_console.c	/^static char _rxBuffer[RXBUFFERSIZE];$/;"	v	file:
_rxCount	board/usb_console.c	/^static volatile uint32_t _rxCount = 0;$/;"	v	file:
_sbrk	board/syscalls.c	/^extern caddr_t _sbrk ( int incr )$/;"	f
_txCount	board/usb_console.c	/^static volatile uint32_t _txCount = 0;$/;"	v	file:
_ucIsConsoleInitialized	board/uart_console.c	/^static uint8_t _ucIsConsoleInitialized = 0;$/;"	v	file:
_usb_	../libusb/include/usb.h	38;"	d
_write	board/syscalls.c	/^extern int _write( int file, char *ptr, int len )$/;"	f
_xferTimeout	board/uart_console.c	/^static uint32_t _xferTimeout = 0xFFFFFFFF;$/;"	v	file:
_xferTimeout	board/usb_console.c	/^static uint32_t _xferTimeout = 0xFFFFFFFF;$/;"	v	file:
abstractControlManagement	../libusb/include/CDCDSerialDriver.h	/^    CDCAbstractControlManagementDescriptor abstractControlManagement;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptors
abstractControlManagement	../libusb/include/CDCDSerialDriver.h	/^    CDCAbstractControlManagementDescriptor abstractControlManagement;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptorsOTG
alarmled	board/board.h	31;"	d
alwaysSampling	../libchip/include/pio_capture.h	/^    uint8_t alwaysSampling;$/;"	m	struct:_SpioCaptureInit
arg	../libchip/include/hsmci.h	/^    uint32_t arg;$/;"	m	struct:_MciCmd
attribute	../libchip/include/pio.h	/^    uint8_t attribute;$/;"	m	struct:_Pin
bAlternateSetting	../libusb/include/USBDescriptors.h	/^   uint8_t bAlternateSetting;$/;"	m	struct:_USBInterfaceDescriptor
bBreak	../libusb/include/CDCNotifications.h	/^             bBreak:1,      \/**< State of break detection *\/$/;"	m	struct:_CDCSerialState
bBulkInPIPE	../libusb/include/CDCDSerialPort.h	/^    uint8_t bBulkInPIPE;$/;"	m	struct:_CDCDSerialPort
bBulkOutPIPE	../libusb/include/CDCDSerialPort.h	/^    uint8_t bBulkOutPIPE;$/;"	m	struct:_CDCDSerialPort
bCharFormat	../libusb/include/CDCRequests.h	/^    uint8_t bCharFormat;$/;"	m	struct:_CDCLineCoding
bConfigurationValue	../libusb/include/USBDescriptors.h	/^   uint8_t bConfigurationValue;$/;"	m	struct:_USBConfigurationDescriptor
bControlLineState	../libusb/include/CDCDSerialPort.h	/^    uint8_t        bControlLineState;$/;"	m	struct:_CDCDSerialPort
bDataBits	../libusb/include/CDCRequests.h	/^    uint8_t bDataBits;$/;"	m	struct:_CDCLineCoding
bDataInterface	../libusb/include/CDCDescriptors.h	/^    uint8_t bDataInterface;$/;"	m	struct:_CDCCallManagementDescriptor
bDescriptorSubtype	../libusb/include/CDCDescriptors.h	/^    uint8_t bDescriptorSubtype;$/;"	m	struct:_CDCAbstractControlManagementDescriptor
bDescriptorSubtype	../libusb/include/CDCDescriptors.h	/^    uint8_t bDescriptorSubtype;$/;"	m	struct:_CDCCallManagementDescriptor
bDescriptorSubtype	../libusb/include/CDCDescriptors.h	/^    uint8_t bDescriptorSubtype;$/;"	m	struct:_CDCHeaderDescriptor
bDescriptorSubtype	../libusb/include/CDCDescriptors.h	/^    uint8_t bDescriptorSubtype;$/;"	m	struct:_CDCUnionDescriptor
bDescriptorType	../libusb/include/CDCDescriptors.h	/^    uint8_t bDescriptorType;$/;"	m	struct:_CDCAbstractControlManagementDescriptor
bDescriptorType	../libusb/include/CDCDescriptors.h	/^    uint8_t bDescriptorType;$/;"	m	struct:_CDCCallManagementDescriptor
bDescriptorType	../libusb/include/CDCDescriptors.h	/^    uint8_t bDescriptorType;$/;"	m	struct:_CDCHeaderDescriptor
bDescriptorType	../libusb/include/CDCDescriptors.h	/^    uint8_t bDescriptorType;$/;"	m	struct:_CDCUnionDescriptor
bDescriptorType	../libusb/include/USBDescriptors.h	/^    uint8_t bDescriptorType;$/;"	m	struct:_USBGenericDescriptor
bDescriptorType	../libusb/include/USBDescriptors.h	/^   uint8_t bDescriptorType;$/;"	m	struct:_USBConfigurationDescriptor
bDescriptorType	../libusb/include/USBDescriptors.h	/^   uint8_t bDescriptorType;$/;"	m	struct:_USBDeviceDescriptor
bDescriptorType	../libusb/include/USBDescriptors.h	/^   uint8_t bDescriptorType;$/;"	m	struct:_USBDeviceQualifierDescriptor
bDescriptorType	../libusb/include/USBDescriptors.h	/^   uint8_t bDescriptorType;$/;"	m	struct:_USBEndpointDescriptor
bDescriptorType	../libusb/include/USBDescriptors.h	/^   uint8_t bDescriptorType;$/;"	m	struct:_USBInterfaceDescriptor
bDescriptorType	../libusb/include/USBDescriptors.h	/^   uint8_t bDescriptorType;$/;"	m	struct:_USBOtgDescriptor
bDescriptorType	../libusb/include/USBDescriptors.h	/^   unsigned char bDescriptorType;$/;"	m	struct:_USBInterfaceAssociationDescriptor
bDeviceClass	../libusb/include/USBDescriptors.h	/^   uint8_t bDeviceClass;$/;"	m	struct:_USBDeviceDescriptor
bDeviceClass	../libusb/include/USBDescriptors.h	/^   uint8_t bDeviceClass;$/;"	m	struct:_USBDeviceQualifierDescriptor
bDeviceProtocol	../libusb/include/USBDescriptors.h	/^   uint8_t bDeviceProtocol;$/;"	m	struct:_USBDeviceDescriptor
bDeviceProtocol	../libusb/include/USBDescriptors.h	/^   uint8_t bDeviceProtocol;$/;"	m	struct:_USBDeviceQualifierDescriptor
bDeviceSubClass	../libusb/include/USBDescriptors.h	/^   uint8_t bDeviceSubClass;$/;"	m	struct:_USBDeviceDescriptor
bDeviceSubClass	../libusb/include/USBDescriptors.h	/^   uint8_t bDeviceSubClass;$/;"	m	struct:_USBDeviceQualifierDescriptor
bEndpointAddress	../libusb/include/USBDescriptors.h	/^   uint8_t bEndpointAddress;$/;"	m	struct:_USBEndpointDescriptor
bFirstInterface	../libusb/include/USBDescriptors.h	/^   unsigned char bFirstInterface;$/;"	m	struct:_USBInterfaceAssociationDescriptor
bFraming	../libusb/include/CDCNotifications.h	/^             bFraming:1,    \/**< Framing error *\/$/;"	m	struct:_CDCSerialState
bFunctionClass	../libusb/include/USBDescriptors.h	/^   unsigned char bFunctionClass;$/;"	m	struct:_USBInterfaceAssociationDescriptor
bFunctionLength	../libusb/include/CDCDescriptors.h	/^    uint8_t bFunctionLength;$/;"	m	struct:_CDCAbstractControlManagementDescriptor
bFunctionLength	../libusb/include/CDCDescriptors.h	/^    uint8_t bFunctionLength;$/;"	m	struct:_CDCCallManagementDescriptor
bFunctionLength	../libusb/include/CDCDescriptors.h	/^    uint8_t bFunctionLength;$/;"	m	struct:_CDCHeaderDescriptor
bFunctionLength	../libusb/include/CDCDescriptors.h	/^    uint8_t bFunctionLength;$/;"	m	struct:_CDCUnionDescriptor
bFunctionProtocol	../libusb/include/USBDescriptors.h	/^   unsigned char bFunctionProtocol;$/;"	m	struct:_USBInterfaceAssociationDescriptor
bFunctionSubClass	../libusb/include/USBDescriptors.h	/^   unsigned char bFunctionSubClass;$/;"	m	struct:_USBInterfaceAssociationDescriptor
bIntInPIPE	../libusb/include/CDCDSerialPort.h	/^    uint8_t bIntInPIPE;$/;"	m	struct:_CDCDSerialPort
bInterfaceClass	../libusb/include/USBDescriptors.h	/^   uint8_t bInterfaceClass;$/;"	m	struct:_USBInterfaceDescriptor
bInterfaceCount	../libusb/include/USBDescriptors.h	/^   unsigned char bInterfaceCount;$/;"	m	struct:_USBInterfaceAssociationDescriptor
bInterfaceNdx	../libusb/include/CDCDSerialPort.h	/^    uint8_t bInterfaceNdx;$/;"	m	struct:_CDCDSerialPort
bInterfaceNumber	../libusb/include/USBDescriptors.h	/^   uint8_t bInterfaceNumber;$/;"	m	struct:_USBInterfaceDescriptor
bInterfaceProtocol	../libusb/include/USBDescriptors.h	/^   uint8_t bInterfaceProtocol;$/;"	m	struct:_USBInterfaceDescriptor
bInterfaceSubClass	../libusb/include/USBDescriptors.h	/^   uint8_t bInterfaceSubClass;$/;"	m	struct:_USBInterfaceDescriptor
bInterval	../libusb/include/USBDescriptors.h	/^   uint8_t bInterval;$/;"	m	struct:_USBEndpointDescriptor
bLength	../libusb/include/USBDescriptors.h	/^    uint8_t bLength;$/;"	m	struct:_USBGenericDescriptor
bLength	../libusb/include/USBDescriptors.h	/^   uint8_t bLength;$/;"	m	struct:_USBConfigurationDescriptor
bLength	../libusb/include/USBDescriptors.h	/^   uint8_t bLength;$/;"	m	struct:_USBDeviceDescriptor
bLength	../libusb/include/USBDescriptors.h	/^   uint8_t bLength;$/;"	m	struct:_USBDeviceQualifierDescriptor
bLength	../libusb/include/USBDescriptors.h	/^   uint8_t bLength;$/;"	m	struct:_USBEndpointDescriptor
bLength	../libusb/include/USBDescriptors.h	/^   uint8_t bLength;$/;"	m	struct:_USBInterfaceDescriptor
bLength	../libusb/include/USBDescriptors.h	/^   uint8_t bLength;$/;"	m	struct:_USBOtgDescriptor
bLength	../libusb/include/USBDescriptors.h	/^   unsigned char bLength;$/;"	m	struct:_USBInterfaceAssociationDescriptor
bMasterInterface	../libusb/include/CDCDescriptors.h	/^    uint8_t bMasterInterface;$/;"	m	struct:_CDCUnionDescriptor
bMaxPacketSize0	../libusb/include/USBDescriptors.h	/^   uint8_t bMaxPacketSize0;$/;"	m	struct:_USBDeviceDescriptor
bMaxPacketSize0	../libusb/include/USBDescriptors.h	/^   uint8_t bMaxPacketSize0;$/;"	m	struct:_USBDeviceQualifierDescriptor
bMaxPower	../libusb/include/USBDescriptors.h	/^   uint8_t bMaxPower;$/;"	m	struct:_USBConfigurationDescriptor
bNumConfigurations	../libusb/include/USBDescriptors.h	/^   uint8_t bNumConfigurations;$/;"	m	struct:_USBDeviceDescriptor
bNumConfigurations	../libusb/include/USBDescriptors.h	/^   uint8_t bNumConfigurations;$/;"	m	struct:_USBDeviceQualifierDescriptor
bNumEndpoints	../libusb/include/USBDescriptors.h	/^   uint8_t bNumEndpoints;$/;"	m	struct:_USBInterfaceDescriptor
bNumInterface	../libusb/include/CDCDSerialPort.h	/^    uint8_t bNumInterface;$/;"	m	struct:_CDCDSerialPort
bNumInterfaces	../libusb/include/USBDescriptors.h	/^   uint8_t bNumInterfaces;$/;"	m	struct:_USBConfigurationDescriptor
bOverRun	../libusb/include/CDCNotifications.h	/^             bOverRun:1,    \/**< Received data discarded due to overrun error *\/$/;"	m	struct:_CDCSerialState
bParity	../libusb/include/CDCNotifications.h	/^             bParity:1,     \/**< Parity error *\/$/;"	m	struct:_CDCSerialState
bParityType	../libusb/include/CDCRequests.h	/^    uint8_t bParityType;$/;"	m	struct:_CDCLineCoding
bRequest	../libusb/include/USBRequests.h	/^    uint8_t bRequest:8;$/;"	m	struct:__anon1
bReserved	../libusb/include/CDCDSerialPort.h	/^    uint8_t  bReserved;$/;"	m	struct:_CDCDSerialPort
bReserved	../libusb/include/USBDescriptors.h	/^   uint8_t bReserved;$/;"	m	struct:_USBDeviceQualifierDescriptor
bRingSignal	../libusb/include/CDCNotifications.h	/^             bRingSignal:1, \/**< State of ring signal *\/$/;"	m	struct:_CDCSerialState
bRxCarrier	../libusb/include/CDCNotifications.h	/^    uint16_t bRxCarrier:1,  \/**< State of receive carrier detection (V2.4 signal$/;"	m	struct:_CDCSerialState
bSlaveInterface0	../libusb/include/CDCDescriptors.h	/^    uint8_t bSlaveInterface0;$/;"	m	struct:_CDCUnionDescriptor
bTxCarrier	../libusb/include/CDCNotifications.h	/^             bTxCarrier:1,  \/**< State of transmission carrier *\/$/;"	m	struct:_CDCSerialState
bank	../libusb/source/USBD_HAL.c	/^    volatile uint8_t  bank;$/;"	m	struct:__anon5	file:
bcdCDC	../libusb/include/CDCDescriptors.h	/^    uint16_t bcdCDC;$/;"	m	struct:_CDCHeaderDescriptor
bcdDevice	../libusb/include/USBDescriptors.h	/^   uint16_t bcdDevice;$/;"	m	struct:_USBDeviceDescriptor
bcdUSB	../libusb/include/USBDescriptors.h	/^   uint16_t bcdUSB;$/;"	m	struct:_USBDeviceDescriptor
bcdUSB	../libusb/include/USBDescriptors.h	/^   uint16_t bcdUSB;$/;"	m	struct:_USBDeviceQualifierDescriptor
blinks	board/led.c	/^static volatile uint32_t blinks[LEDS_NUM];$/;"	v	file:
blockSize	../libchip/include/hsmci.h	/^    uint16_t blockSize;$/;"	m	struct:_MciCmd
bmAttributes	../libusb/include/USBDescriptors.h	/^   uint8_t bmAttributes;$/;"	m	struct:_USBConfigurationDescriptor
bmAttributes	../libusb/include/USBDescriptors.h	/^   uint8_t bmAttributes;$/;"	m	struct:_USBEndpointDescriptor
bmAttributes	../libusb/include/USBDescriptors.h	/^   uint8_t bmAttributes;$/;"	m	struct:_USBOtgDescriptor
bmCapabilities	../libusb/include/CDCDescriptors.h	/^    uint8_t bmCapabilities;$/;"	m	struct:_CDCAbstractControlManagementDescriptor
bmCapabilities	../libusb/include/CDCDescriptors.h	/^    uint8_t bmCapabilities;$/;"	m	struct:_CDCCallManagementDescriptor
bmEP	../libusb/include/USBD_HAL.h	138;"	d
bmRequestType	../libusb/include/USBRequests.h	/^    uint8_t bmRequestType:8;$/;"	m	struct:__anon1
bufferLength	../libusb/include/USBD.h	/^                   bufferLength:16; \/** Length of buffer *\/$/;"	m	struct:_USBDDmaDescriptor
buffered	../libusb/include/USBD.h	/^    uint16_t buffered;$/;"	m	struct:_USBDTransferBuffer
buffered	../libusb/source/USBD_HAL.c	/^    int16_t          buffered;$/;"	m	struct:__anon3	file:
busyCheck	../libchip/include/hsmci.h	/^            busyCheck:1;    \/** Check busy as end of command *\/$/;"	m	struct:_MciCmd
calcul_startup	../libchip/source/adc.c	/^static uint32_t calcul_startup( uint32_t startup )$/;"	f	file:
callManagement	../libusb/include/CDCDSerialDriver.h	/^    CDCCallManagementDescriptor callManagement;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptors
callManagement	../libusb/include/CDCDSerialDriver.h	/^    CDCCallManagementDescriptor callManagement;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptorsOTG
callback	../libchip/include/async.h	/^    void *callback ;$/;"	m	struct:_Async
callback	../libchip/include/hsmci.h	/^    void (*callback)( uint8_t status, void *pArg ) ;$/;"	m	struct:_MciCmd
callback	../libchip/include/spi_pdc.h	/^	SpidCallback callback;$/;"	m	struct:_SpidCmd
callback	../libchip/source/twid.c	/^    TwiCallback callback;$/;"	m	struct:_AsyncTwi	file:
cdcdSerial	../libusb/source/CDCDSerial.c	/^static CDCDSerialPort cdcdSerial;$/;"	v	file:
cdcdSerialDriverDescriptors	board/usb_device_descriptor.c	/^const USBDDriverDescriptors cdcdSerialDriverDescriptors = {$/;"	v
cfgnum	../libusb/include/USBDDriver.h	/^    uint8_t cfgnum;$/;"	m	struct:_USBDDriver
cmd	../libchip/include/hsmci.h	/^    uint32_t cmd;$/;"	m	struct:_MciCmd
cmdSize	../libchip/include/spi_pdc.h	/^	uint8_t cmdSize;$/;"	m	struct:_SpidCmd
communication	../libusb/include/CDCDSerialDriver.h	/^    USBInterfaceDescriptor  communication;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptors
communication	../libusb/include/CDCDSerialDriver.h	/^    USBInterfaceDescriptor  communication;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptorsOTG
configuration	../libusb/include/CDCDSerialDriver.h	/^    USBConfigurationDescriptor configuration;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptors
configuration	../libusb/include/CDCDSerialDriver.h	/^    USBConfigurationDescriptor configuration;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptorsOTG
configurationDescriptorsFS	board/usb_device_descriptor.c	/^const CDCDSerialDriverConfigurationDescriptors configurationDescriptorsFS = {$/;"	v
configure	board/led.c	/^static void configure()$/;"	f	file:
configured	board/led.c	/^static uint8_t configured = 0;$/;"	v	file:
cortexm3	board/board.h	21;"	d
ctrlSettings	../libusb/include/USBD.h	/^    uint32_t   ctrlSettings:8,      \/** Control settings *\/$/;"	m	struct:_USBDDmaDescriptor
dPDCsize	../libchip/include/pio_capture.h	/^    uint16_t dPDCsize;$/;"	m	struct:_SpioCaptureInit
data	../libusb/include/CDCDSerialDriver.h	/^    USBInterfaceDescriptor data;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptors
data	../libusb/include/CDCDSerialDriver.h	/^    USBInterfaceDescriptor data;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptorsOTG
dataIn	../libusb/include/CDCDSerialDriver.h	/^    USBEndpointDescriptor dataIn;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptors
dataIn	../libusb/include/CDCDSerialDriver.h	/^    USBEndpointDescriptor dataIn;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptorsOTG
dataOut	../libusb/include/CDCDSerialDriver.h	/^    USBEndpointDescriptor dataOut;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptors
dataOut	../libusb/include/CDCDSerialDriver.h	/^    USBEndpointDescriptor dataOut;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptorsOTG
dataSize	../libchip/include/spi_pdc.h	/^	unsigned short dataSize;$/;"	m	struct:_SpidCmd
deviceDescriptor	board/usb_device_descriptor.c	/^const USBDeviceDescriptor deviceDescriptor = {$/;"	v
deviceState	../libusb/source/USBD.c	/^static uint8_t deviceState;$/;"	v	file:
dsize	../libchip/include/pio_capture.h	/^    uint8_t dsize;$/;"	m	struct:_SpioCaptureInit
dwDTERate	../libusb/include/CDCRequests.h	/^    uint32_t dwDTERate;$/;"	m	struct:_CDCLineCoding
endpoints	../libusb/source/USBD_HAL.c	/^static Endpoint endpoints[CHIP_USB_NUMENDPOINTS];$/;"	v	file:
errno	board/syscalls.c	55;"	d	file:
exception_table	board/startup.c	/^IntFunc exception_table[] = {$/;"	v
fCallback	../libusb/source/USBD_HAL.c	/^    MblTransferCallback fCallback;$/;"	m	struct:__anon4	file:
fCallback	../libusb/source/USBD_HAL.c	/^    TransferCallback fCallback;$/;"	m	struct:__anon3	file:
fCallback	../libusb/source/USBD_HAL.c	/^    void*   fCallback;$/;"	m	struct:__anon2	file:
fEventHandler	../libusb/include/CDCDSerialPort.h	/^    CDCDSerialPortEventHandler fEventHandler;$/;"	m	struct:_CDCDSerialPort
halfSampling	../libchip/include/pio_capture.h	/^    uint8_t halfSampling;$/;"	m	struct:_SpioCaptureInit
handler	../libchip/source/pio_it.c	/^    void (*handler)( const Pin* ) ;$/;"	m	struct:_InterruptSource	file:
header	../libusb/include/CDCDSerialDriver.h	/^    CDCHeaderDescriptor header;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptors
header	../libusb/include/CDCDSerialDriver.h	/^    CDCHeaderDescriptor header;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptorsOTG
iConfiguration	../libusb/include/USBDescriptors.h	/^   uint8_t iConfiguration;$/;"	m	struct:_USBConfigurationDescriptor
iFunction	../libusb/include/USBDescriptors.h	/^   unsigned char iFunction;$/;"	m	struct:_USBInterfaceAssociationDescriptor
iInterface	../libusb/include/USBDescriptors.h	/^   uint8_t iInterface;$/;"	m	struct:_USBInterfaceDescriptor
iManufacturer	../libusb/include/USBDescriptors.h	/^   uint8_t iManufacturer;$/;"	m	struct:_USBDeviceDescriptor
iProduct	../libusb/include/USBDescriptors.h	/^   uint8_t iProduct;$/;"	m	struct:_USBDeviceDescriptor
iSerialNumber	../libusb/include/USBDescriptors.h	/^   uint8_t iSerialNumber;$/;"	m	struct:_USBDeviceDescriptor
id	../libchip/include/pio.h	/^    uint8_t id;$/;"	m	struct:_Pin
idProduct	../libusb/include/USBDescriptors.h	/^   uint16_t idProduct;$/;"	m	struct:_USBDeviceDescriptor
idVendor	../libusb/include/USBDescriptors.h	/^   uint16_t idVendor;$/;"	m	struct:_USBDeviceDescriptor
inCurr	../libusb/source/USBD_HAL.c	/^    uint16_t            inCurr;$/;"	m	struct:__anon4	file:
isRemoteWakeUpEnabled	../libusb/include/USBDDriver.h	/^    uint8_t isRemoteWakeUpEnabled;$/;"	m	struct:_USBDDriver
languageIdStringDescriptor	board/usb_device_descriptor.c	/^const unsigned char languageIdStringDescriptor[] = {$/;"	v
leds	board/led.c	/^static const Pin leds[] = PINS_LEDS;$/;"	v	file:
lineCoding	../libusb/include/CDCDSerialPort.h	/^    CDCLineCoding  lineCoding;$/;"	m	struct:_CDCDSerialPort
lineCoding	../libusb/source/CDCDSerialPort.c	/^static CDCLineCoding lineCoding;$/;"	v	file:
listSize	../libusb/source/USBD_HAL.c	/^    uint16_t            listSize;$/;"	m	struct:__anon4	file:
listState	../libusb/source/USBD_HAL.c	/^    uint8_t             listState;$/;"	m	struct:__anon4	file:
main	main.c	/^int main() $/;"	f
mask	../libchip/include/pio.h	/^    uint32_t mask;$/;"	m	struct:_Pin
mblTransfer	../libusb/source/USBD_HAL.c	/^        MblTransfer    mblTransfer;$/;"	m	union:__anon5::__anon6	file:
mciId	../libchip/include/hsmci.h	/^    uint8_t mciId;$/;"	m	struct:__anon37
min	../libchip/source/flashd.c	94;"	d	file:
modeFirstSample	../libchip/include/pio_capture.h	/^    uint8_t modeFirstSample;$/;"	m	struct:_SpioCaptureInit
nbBlock	../libchip/include/hsmci.h	/^    uint16_t nbBlock;$/;"	m	struct:_MciCmd
nop	../libusb/source/USBD_HAL.c	77;"	d	file:
nop	../libusb/source/USBD_HAL.c	80;"	d	file:
nop	../libusb/source/USBD_HAL.c	82;"	d	file:
notification	../libusb/include/CDCDSerialDriver.h	/^    USBEndpointDescriptor notification;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptors
notification	../libusb/include/CDCDSerialDriver.h	/^    USBEndpointDescriptor notification;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptorsOTG
num	../libchip/source/twid.c	/^    uint32_t num;$/;"	m	struct:_AsyncTwi	file:
numStrings	../libusb/include/USBDDriver.h	/^    uint8_t numStrings;$/;"	m	struct:_USBDDriverDescriptors
offsetSize	../libusb/source/USBD_HAL.c	/^    uint16_t            offsetSize;$/;"	m	struct:__anon4	file:
otgDescriptor	../libusb/include/CDCDSerialDriver.h	/^    USBOtgDescriptor otgDescriptor;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptorsOTG
otg_features_supported	../libusb/include/USBDDriver.h	/^    uint8_t otg_features_supported;$/;"	m	struct:_USBDDriver
outCurr	../libusb/source/USBD_HAL.c	/^    uint16_t            outCurr;$/;"	m	struct:__anon4	file:
outLast	../libusb/source/USBD_HAL.c	/^    uint16_t            outLast;$/;"	m	struct:__anon4	file:
pArg	../libchip/include/hsmci.h	/^    void *pArg;$/;"	m	struct:_MciCmd
pArg	../libusb/include/CDCDSerialPort.h	/^    void *pArg;$/;"	m	struct:_CDCDSerialPort
pArgument	../libchip/include/spi_pdc.h	/^	void *pArgument;$/;"	m	struct:_SpidCmd
pArgument	../libusb/source/USBD_HAL.c	/^    void                *pArgument;$/;"	m	struct:__anon4	file:
pArgument	../libusb/source/USBD_HAL.c	/^    void             *pArgument;$/;"	m	struct:__anon3	file:
pArgument	../libusb/source/USBD_HAL.c	/^    void*   pArgument;$/;"	m	struct:__anon2	file:
pBuffer	../libusb/include/USBD.h	/^    uint8_t * pBuffer;$/;"	m	struct:_USBDTransferBuffer
pCdcd	../libusb/source/CDCDSerialPort.c	/^    CDCDSerialPort * pCdcd;$/;"	m	struct:_CDCDParseData	file:
pCmd	../libchip/include/spi_pdc.h	/^	uint8_t *pCmd;$/;"	m	struct:_SpidCmd
pCommand	../libchip/include/hsmci.h	/^    MciCmd *pCommand;$/;"	m	struct:__anon37
pCurrentCommand	../libchip/include/spi_pdc.h	/^	SpidCmd *pCurrentCommand ;$/;"	m	struct:_Spid
pData	../libchip/include/hsmci.h	/^    uint8_t *pData;$/;"	m	struct:_MciCmd
pData	../libchip/include/pio_capture.h	/^    uint32_t *pData;$/;"	m	struct:_SpioCaptureInit
pData	../libchip/include/spi_pdc.h	/^	uint8_t *pData;$/;"	m	struct:_SpidCmd
pData	../libchip/source/twid.c	/^    uint8_t *pData;$/;"	m	struct:_AsyncTwi	file:
pData	../libusb/source/USBD_HAL.c	/^    uint8_t          *pData;$/;"	m	struct:__anon3	file:
pDataAddr	../libusb/include/USBD.h	/^    void* pDataAddr;$/;"	m	struct:_USBDDmaDescriptor
pDescriptors	../libusb/include/USBDDriver.h	/^    const USBDDriverDescriptors *pDescriptors;$/;"	m	struct:_USBDDriver
pFsConfiguration	../libusb/include/USBDDriver.h	/^    const USBConfigurationDescriptor *pFsConfiguration;$/;"	m	struct:_USBDDriverDescriptors
pFsDevice	../libusb/include/USBDDriver.h	/^    const USBDeviceDescriptor *pFsDevice;$/;"	m	struct:_USBDDriverDescriptors
pFsOtherSpeed	../libusb/include/USBDDriver.h	/^    const USBConfigurationDescriptor *pFsOtherSpeed;$/;"	m	struct:_USBDDriverDescriptors
pFsQualifier	../libusb/include/USBDDriver.h	/^    const USBDeviceQualifierDescriptor *pFsQualifier;$/;"	m	struct:_USBDDriverDescriptors
pHsConfiguration	../libusb/include/USBDDriver.h	/^    const USBConfigurationDescriptor *pHsConfiguration;$/;"	m	struct:_USBDDriverDescriptors
pHsDevice	../libusb/include/USBDDriver.h	/^    const USBDeviceDescriptor *pHsDevice;$/;"	m	struct:_USBDDriverDescriptors
pHsOtherSpeed	../libusb/include/USBDDriver.h	/^    const USBConfigurationDescriptor *pHsOtherSpeed;$/;"	m	struct:_USBDDriverDescriptors
pHsQualifier	../libusb/include/USBDDriver.h	/^    const USBDeviceQualifierDescriptor *pHsQualifier;$/;"	m	struct:_USBDDriverDescriptors
pIfDesc	../libusb/source/CDCDSerialPort.c	/^    USBInterfaceDescriptor * pIfDesc;$/;"	m	struct:_CDCDParseData	file:
pInterfaces	../libusb/include/USBDDriver.h	/^    uint8_t *pInterfaces;$/;"	m	struct:_USBDDriver
pMbl	../libusb/source/USBD_HAL.c	/^    USBDTransferBuffer *pMbl;$/;"	m	struct:__anon4	file:
pMciHw	../libchip/include/hsmci.h	/^    Hsmci *pMciHw;$/;"	m	struct:__anon37
pNxtDesc	../libusb/include/USBD.h	/^    void* pNxtDesc;$/;"	m	struct:_USBDDmaDescriptor
pParam	../libchip/include/pio_capture.h	/^    void *pParam;$/;"	m	struct:_SpioCaptureInit
pPin	../libchip/source/pio_it.c	/^    const Pin *pPin;$/;"	m	struct:_InterruptSource	file:
pResp	../libchip/include/hsmci.h	/^    uint32_t  *pResp;$/;"	m	struct:_MciCmd
pSpiHw	../libchip/include/spi_pdc.h	/^	Spi* pSpiHw ;$/;"	m	struct:_Spid
pStorage	../libchip/include/async.h	/^    uint32_t pStorage[4] ;$/;"	m	struct:_Async
pStrings	../libusb/include/USBDDriver.h	/^    const uint8_t **pStrings;$/;"	m	struct:_USBDDriverDescriptors
pTransfer	../libchip/include/twid.h	/^    Async *pTransfer ;$/;"	m	struct:_Twid
pTwi	../libchip/include/twid.h	/^    Twi *pTwi ;$/;"	m	struct:_Twid
pUsbd	../libusb/include/CDCDSerialPort.h	/^    USBDDriver *pUsbd;$/;"	m	struct:_CDCDSerialPort
pdwStack	board/startup.c	/^uint32_t pdwStack[STACK_SIZE] ;     $/;"	v
pinVbus	board/usb_console.c	/^static const Pin pinVbus = PIN_USB_VBUS;$/;"	v	file:
pio	../libchip/include/pio.h	/^    Pio    *pio;$/;"	m	struct:_Pin
previousDeviceState	../libusb/source/USBD.c	/^static uint8_t previousDeviceState;$/;"	v	file:
productStringDescriptor	board/usb_device_descriptor.c	/^const unsigned char productStringDescriptor[] = {$/;"	v
read_stderr	board/board.h	52;"	d
read_stdin	board/board.h	50;"	d
remaining	../libusb/include/USBD.h	/^    uint16_t remaining;$/;"	m	struct:_USBDTransferBuffer
remaining	../libusb/source/USBD_HAL.c	/^    int32_t          remaining;$/;"	m	struct:__anon3	file:
resType	../libchip/include/hsmci.h	/^    uint8_t resType:7,      \/** Response *\/$/;"	m	struct:_MciCmd
reserved	../libusb/include/CDCNotifications.h	/^             reserved:9;    \/**< Reserved *\/$/;"	m	struct:_CDCSerialState
reserved	../libusb/include/USBD.h	/^                   reserved:8,      \/** Not used *\/$/;"	m	struct:_USBDDmaDescriptor
sam3s	board/board.h	19;"	d
sam3s4	../libchip/chip.h	12;"	d
sam3sek	board/board.h	17;"	d
semaphore	../libchip/include/hsmci.h	/^    volatile uint8_t semaphore;$/;"	m	struct:__anon37
semaphore	../libchip/include/spi_pdc.h	/^	volatile char semaphore ;$/;"	m	struct:_Spid
singleTransfer	../libusb/source/USBD_HAL.c	/^        Transfer       singleTransfer;$/;"	m	union:__anon5::__anon6	file:
size	../libusb/include/USBD.h	/^    uint16_t size;$/;"	m	struct:_USBDTransferBuffer
size	../libusb/source/USBD_HAL.c	/^    volatile uint16_t size;$/;"	m	struct:__anon5	file:
spiCs	../libchip/include/spi_pdc.h	/^	uint8_t spiCs;$/;"	m	struct:_SpidCmd
spiId	../libchip/include/spi_pdc.h	/^	char spiId ;$/;"	m	struct:_Spid
starttimer	board/led.c	10;"	d	file:
state	../libchip/include/hsmci.h	/^    volatile uint8_t state;$/;"	m	struct:_MciCmd
state	../libusb/source/USBD_HAL.c	/^    volatile uint8_t  state;$/;"	m	struct:__anon5	file:
status	../libchip/include/async.h	/^    volatile uint8_t status ;$/;"	m	struct:_Async
status	../libchip/include/hsmci.h	/^    uint8_t status;$/;"	m	struct:_MciCmd
status	../libchip/source/twid.c	/^    volatile uint8_t status;$/;"	m	struct:_AsyncTwi	file:
statusled	board/board.h	30;"	d
stoptimer	board/led.c	9;"	d	file:
stringDescriptors	board/usb_device_descriptor.c	/^const unsigned char *stringDescriptors[] = {$/;"	v
tranType	../libchip/include/hsmci.h	/^    uint8_t tranType;$/;"	m	struct:_MciCmd
transHdr	../libusb/source/USBD_HAL.c	/^        TransferHeader transHdr;$/;"	m	union:__anon5::__anon6	file:
transType	../libusb/source/USBD_HAL.c	/^    uint16_t         transType;$/;"	m	struct:__anon3	file:
transType	../libusb/source/USBD_HAL.c	/^    uint8_t transType;$/;"	m	struct:__anon2	file:
transType	../libusb/source/USBD_HAL.c	/^    volatile uint8_t    transType;$/;"	m	struct:__anon4	file:
transfer	../libusb/source/USBD_HAL.c	/^    } transfer;$/;"	m	struct:__anon5	typeref:union:__anon5::__anon6	file:
transferred	../libchip/source/twid.c	/^    uint32_t transferred;$/;"	m	struct:_AsyncTwi	file:
transferred	../libusb/include/USBD.h	/^    uint16_t transferred;$/;"	m	struct:_USBDTransferBuffer
transferred	../libusb/source/USBD_HAL.c	/^    int32_t          transferred;$/;"	m	struct:__anon3	file:
type	../libchip/include/pio.h	/^    uint8_t type;$/;"	m	struct:_Pin
u16	../libchip/cmsis/core_cm3.h	/^    __O  uint16_t   u16;                      \/*!< Offset:       ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon42::__anon43
u32	../libchip/cmsis/core_cm3.h	/^    __O  uint32_t   u32;                      \/*!< Offset:       ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon42::__anon43
u8	../libchip/cmsis/core_cm3.h	/^    __O  uint8_t    u8;                       \/*!< Offset:       ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon42::__anon43
union1	../libusb/include/CDCDSerialDriver.h	/^    CDCUnionDescriptor union1;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptors
union1	../libusb/include/CDCDSerialDriver.h	/^    CDCUnionDescriptor union1;$/;"	m	struct:_CDCDSerialDriverConfigurationDescriptorsOTG
usbdDriver	../libusb/source/USBDDriver.c	/^static USBDDriver usbdDriver;$/;"	v	file:
used	../libusb/include/USBD.h	/^    uint32_t used;$/;"	m	struct:_USBDDmaDescriptor
wIndex	../libusb/include/USBRequests.h	/^    uint16_t wIndex:16;$/;"	m	struct:__anon1
wLength	../libusb/include/USBRequests.h	/^    uint16_t wLength:16;$/;"	m	struct:__anon1
wMaxPacketSize	../libusb/include/USBDescriptors.h	/^   uint16_t wMaxPacketSize;$/;"	m	struct:_USBEndpointDescriptor
wSerialState	../libusb/include/CDCDSerialPort.h	/^    uint16_t       wSerialState;$/;"	m	struct:_CDCDSerialPort
wTotalLength	../libusb/include/USBDescriptors.h	/^   uint16_t wTotalLength;$/;"	m	struct:_USBConfigurationDescriptor
wValue	../libusb/include/USBRequests.h	/^    uint16_t wValue:16;$/;"	m	struct:__anon1
write_stderr	board/board.h	53;"	d
write_stdout	board/board.h	51;"	d
