Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Nov  2 09:11:42 2018
| Host         : terminator running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 15118 |     0 |     70560 | 21.43 |
|   LUT as Logic             | 12874 |     0 |     70560 | 18.25 |
|   LUT as Memory            |  2244 |     0 |     28800 |  7.79 |
|     LUT as Distributed RAM |   658 |     0 |           |       |
|     LUT as Shift Register  |  1586 |     0 |           |       |
| CLB Registers              | 21895 |     0 |    141120 | 15.52 |
|   Register as Flip Flop    | 21895 |     0 |    141120 | 15.52 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   336 |     0 |      8820 |  3.81 |
| F7 Muxes                   |   346 |     0 |     35280 |  0.98 |
| F8 Muxes                   |    73 |     0 |     17640 |  0.41 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 73    |          Yes |           - |          Set |
| 257   |          Yes |           - |        Reset |
| 319   |          Yes |         Set |            - |
| 21246 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  3498 |     0 |      8820 | 39.66 |
|   CLBL                                    |  2171 |     0 |           |       |
|   CLBM                                    |  1327 |     0 |           |       |
| LUT as Logic                              | 12874 |     0 |     70560 | 18.25 |
|   using O5 output only                    |   458 |       |           |       |
|   using O6 output only                    | 10228 |       |           |       |
|   using O5 and O6                         |  2188 |       |           |       |
| LUT as Memory                             |  2244 |     0 |     28800 |  7.79 |
|   LUT as Distributed RAM                  |   658 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     2 |       |           |       |
|     using O5 and O6                       |   656 |       |           |       |
|   LUT as Shift Register                   |  1586 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |   387 |       |           |       |
|     using O5 and O6                       |  1199 |       |           |       |
| LUT Flip Flop Pairs                       |  8570 |     0 |     70560 | 12.15 |
|   fully used LUT-FF pairs                 |  1912 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  6464 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  5283 |       |           |       |
| Unique Control Sets                       |   918 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 20.5 |     0 |       216 |  9.49 |
|   RAMB36/FIFO*    |   20 |     0 |       216 |  9.26 |
|     RAMB36E2 only |   20 |       |           |       |
|   RAMB18          |    1 |     0 |       432 |  0.23 |
|     RAMB18E2 only |    1 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   26 |     0 |       360 |  7.22 |
|   DSP48E2 only |   26 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    1 |     1 |        82 |  1.22 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    1 |     1 |         6 | 16.67 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       196 |  1.02 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 21246 |            Register |
| LUT6     |  6313 |                 CLB |
| LUT3     |  2809 |                 CLB |
| LUT4     |  2546 |                 CLB |
| LUT5     |  1990 |                 CLB |
| SRL16E   |  1677 |                 CLB |
| RAMD32   |  1150 |                 CLB |
| SRLC32E  |  1100 |                 CLB |
| LUT2     |  1025 |                 CLB |
| LUT1     |   379 |                 CLB |
| MUXF7    |   346 |                 CLB |
| CARRY8   |   336 |                 CLB |
| FDSE     |   319 |            Register |
| FDCE     |   257 |            Register |
| RAMS32   |   164 |                 CLB |
| MUXF8    |    73 |                 CLB |
| FDPE     |    73 |            Register |
| DSP48E2  |    26 |          Arithmetic |
| RAMB36E2 |    20 |           Block Ram |
| SRLC16E  |     8 |                 CLB |
| RAMB18E2 |     1 |           Block Ram |
| PS8      |     1 |            Advanced |
| OBUF     |     1 |                 I/O |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_xbar_1              |    1 |
| design_1_rst_ps8_0_100M_0    |    1 |
| design_1_ila_4_0             |    1 |
| design_1_ila_2_0             |    1 |
| design_1_ila_1_0             |    1 |
| design_1_ila_0_0             |    1 |
| design_1_cv_hw_0_0           |    1 |
| design_1_axi_smc_0           |    1 |
| design_1_axi_gpio_4_0        |    1 |
| design_1_axi_dma_0_1         |    1 |
| design_1_auto_pc_0           |    1 |
| design_1_auto_ds_0           |    1 |
| dbg_hub                      |    1 |
+------------------------------+------+


