// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "05/25/2020 10:28:42"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module RegisterFile (
	Read_Data_1,
	Clock,
	Clear,
	Write,
	Write_Register,
	Write_Data,
	Read_Register_1,
	Read_Data_2,
	Read_Register_2);
output 	[31:0] Read_Data_1;
input 	Clock;
input 	Clear;
input 	Write;
input 	[4:0] Write_Register;
input 	[31:0] Write_Data;
input 	[4:0] Read_Register_1;
output 	[31:0] Read_Data_2;
input 	[4:0] Read_Register_2;

// Design Ports Information
// Read_Data_1[31]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[30]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[29]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[28]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[27]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[26]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[25]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[24]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[23]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[22]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[21]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[20]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[19]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[18]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[17]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[16]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[15]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[14]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[13]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[12]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[11]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[10]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[9]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[8]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[7]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[6]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[5]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[4]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[3]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[2]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[1]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1[0]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[31]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[30]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[29]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[28]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[27]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[26]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[25]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[24]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[23]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[22]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[21]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[20]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[19]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[18]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[16]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[15]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[14]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[13]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[12]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[11]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[10]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[9]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[8]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[7]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[6]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[5]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[4]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[3]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[2]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[1]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2[0]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Register_1[4]	=>  Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Read_Register_1[3]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Read_Register_1[2]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Read_Register_1[1]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Read_Register_1[0]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Read_Register_2[4]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Read_Register_2[3]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Read_Register_2[2]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Read_Register_2[1]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Read_Register_2[0]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clock	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[31]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Clear	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Register[0]	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Register[4]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Register[3]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Register[2]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Register[1]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[30]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[29]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[28]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[27]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[26]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[25]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[24]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[23]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[22]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[21]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[20]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[19]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[18]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[17]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[16]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[15]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[14]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[13]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[12]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[11]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[10]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[9]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[8]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[7]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[6]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[5]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[4]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[3]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[2]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[1]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data[0]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Clock~combout ;
wire \Clock~clkctrl_outclk ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ;
wire \Clear~combout ;
wire \Write~combout ;
wire \inst18~0_combout ;
wire \inst9~combout ;
wire \inst8~combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[31]~1_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[30]~2_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[29]~3_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[28]~4_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[27]~5_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[26]~6_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[25]~7_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[24]~8_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[23]~9_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[22]~10_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[21]~11_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[20]~12_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[19]~13_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[18]~14_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[17]~15_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[16]~16_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[15]~17_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[14]~18_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[13]~19_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[12]~20_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[11]~21_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[10]~22_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[9]~23_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[8]~24_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[7]~25_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[6]~26_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[5]~27_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[4]~28_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[3]~29_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[2]~30_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[1]~31_combout ;
wire \inst16|LPM_MUX_component|auto_generated|result_node[0]~32_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[31]~1_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[30]~2_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[29]~3_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[28]~4_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[27]~5_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[26]~6_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[25]~7_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[24]~8_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[23]~9_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[22]~10_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[21]~11_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[20]~12_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[19]~13_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[18]~14_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[17]~15_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[16]~16_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[15]~17_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[14]~18_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[13]~19_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[12]~20_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[11]~21_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[10]~22_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[9]~23_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[8]~24_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[7]~25_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[6]~26_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[5]~27_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[4]~28_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[3]~29_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[2]~30_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[1]~31_combout ;
wire \inst17|LPM_MUX_component|auto_generated|result_node[0]~32_combout ;
wire [4:0] \Write_Register~combout ;
wire [4:0] \Read_Register_1~combout ;
wire [31:0] \inst14|dffs ;
wire [4:0] \Read_Register_2~combout ;
wire [31:0] \inst13|dffs ;
wire [31:0] \Write_Data~combout ;


// Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read_Register_1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read_Register_1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Register_1[1]));
// synopsys translate_off
defparam \Read_Register_1[1]~I .input_async_reset = "none";
defparam \Read_Register_1[1]~I .input_power_up = "low";
defparam \Read_Register_1[1]~I .input_register_mode = "none";
defparam \Read_Register_1[1]~I .input_sync_reset = "none";
defparam \Read_Register_1[1]~I .oe_async_reset = "none";
defparam \Read_Register_1[1]~I .oe_power_up = "low";
defparam \Read_Register_1[1]~I .oe_register_mode = "none";
defparam \Read_Register_1[1]~I .oe_sync_reset = "none";
defparam \Read_Register_1[1]~I .operation_mode = "input";
defparam \Read_Register_1[1]~I .output_async_reset = "none";
defparam \Read_Register_1[1]~I .output_power_up = "low";
defparam \Read_Register_1[1]~I .output_register_mode = "none";
defparam \Read_Register_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read_Register_2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read_Register_2~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Register_2[4]));
// synopsys translate_off
defparam \Read_Register_2[4]~I .input_async_reset = "none";
defparam \Read_Register_2[4]~I .input_power_up = "low";
defparam \Read_Register_2[4]~I .input_register_mode = "none";
defparam \Read_Register_2[4]~I .input_sync_reset = "none";
defparam \Read_Register_2[4]~I .oe_async_reset = "none";
defparam \Read_Register_2[4]~I .oe_power_up = "low";
defparam \Read_Register_2[4]~I .oe_register_mode = "none";
defparam \Read_Register_2[4]~I .oe_sync_reset = "none";
defparam \Read_Register_2[4]~I .operation_mode = "input";
defparam \Read_Register_2[4]~I .output_async_reset = "none";
defparam \Read_Register_2[4]~I .output_power_up = "low";
defparam \Read_Register_2[4]~I .output_register_mode = "none";
defparam \Read_Register_2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clock));
// synopsys translate_off
defparam \Clock~I .input_async_reset = "none";
defparam \Clock~I .input_power_up = "low";
defparam \Clock~I .input_register_mode = "none";
defparam \Clock~I .input_sync_reset = "none";
defparam \Clock~I .oe_async_reset = "none";
defparam \Clock~I .oe_power_up = "low";
defparam \Clock~I .oe_register_mode = "none";
defparam \Clock~I .oe_sync_reset = "none";
defparam \Clock~I .operation_mode = "input";
defparam \Clock~I .output_async_reset = "none";
defparam \Clock~I .output_power_up = "low";
defparam \Clock~I .output_register_mode = "none";
defparam \Clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Register[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Register~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register[4]));
// synopsys translate_off
defparam \Write_Register[4]~I .input_async_reset = "none";
defparam \Write_Register[4]~I .input_power_up = "low";
defparam \Write_Register[4]~I .input_register_mode = "none";
defparam \Write_Register[4]~I .input_sync_reset = "none";
defparam \Write_Register[4]~I .oe_async_reset = "none";
defparam \Write_Register[4]~I .oe_power_up = "low";
defparam \Write_Register[4]~I .oe_register_mode = "none";
defparam \Write_Register[4]~I .oe_sync_reset = "none";
defparam \Write_Register[4]~I .operation_mode = "input";
defparam \Write_Register[4]~I .output_async_reset = "none";
defparam \Write_Register[4]~I .output_power_up = "low";
defparam \Write_Register[4]~I .output_register_mode = "none";
defparam \Write_Register[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Register[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Register~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register[1]));
// synopsys translate_off
defparam \Write_Register[1]~I .input_async_reset = "none";
defparam \Write_Register[1]~I .input_power_up = "low";
defparam \Write_Register[1]~I .input_register_mode = "none";
defparam \Write_Register[1]~I .input_sync_reset = "none";
defparam \Write_Register[1]~I .oe_async_reset = "none";
defparam \Write_Register[1]~I .oe_power_up = "low";
defparam \Write_Register[1]~I .oe_register_mode = "none";
defparam \Write_Register[1]~I .oe_sync_reset = "none";
defparam \Write_Register[1]~I .operation_mode = "input";
defparam \Write_Register[1]~I .output_async_reset = "none";
defparam \Write_Register[1]~I .output_power_up = "low";
defparam \Write_Register[1]~I .output_register_mode = "none";
defparam \Write_Register[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \Clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clock~clkctrl_outclk ));
// synopsys translate_off
defparam \Clock~clkctrl .clock_type = "global clock";
defparam \Clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read_Register_1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read_Register_1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Register_1[3]));
// synopsys translate_off
defparam \Read_Register_1[3]~I .input_async_reset = "none";
defparam \Read_Register_1[3]~I .input_power_up = "low";
defparam \Read_Register_1[3]~I .input_register_mode = "none";
defparam \Read_Register_1[3]~I .input_sync_reset = "none";
defparam \Read_Register_1[3]~I .oe_async_reset = "none";
defparam \Read_Register_1[3]~I .oe_power_up = "low";
defparam \Read_Register_1[3]~I .oe_register_mode = "none";
defparam \Read_Register_1[3]~I .oe_sync_reset = "none";
defparam \Read_Register_1[3]~I .operation_mode = "input";
defparam \Read_Register_1[3]~I .output_async_reset = "none";
defparam \Read_Register_1[3]~I .output_power_up = "low";
defparam \Read_Register_1[3]~I .output_register_mode = "none";
defparam \Read_Register_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read_Register_1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read_Register_1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Register_1[2]));
// synopsys translate_off
defparam \Read_Register_1[2]~I .input_async_reset = "none";
defparam \Read_Register_1[2]~I .input_power_up = "low";
defparam \Read_Register_1[2]~I .input_register_mode = "none";
defparam \Read_Register_1[2]~I .input_sync_reset = "none";
defparam \Read_Register_1[2]~I .oe_async_reset = "none";
defparam \Read_Register_1[2]~I .oe_power_up = "low";
defparam \Read_Register_1[2]~I .oe_register_mode = "none";
defparam \Read_Register_1[2]~I .oe_sync_reset = "none";
defparam \Read_Register_1[2]~I .operation_mode = "input";
defparam \Read_Register_1[2]~I .output_async_reset = "none";
defparam \Read_Register_1[2]~I .output_power_up = "low";
defparam \Read_Register_1[2]~I .output_register_mode = "none";
defparam \Read_Register_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read_Register_1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read_Register_1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Register_1[4]));
// synopsys translate_off
defparam \Read_Register_1[4]~I .input_async_reset = "none";
defparam \Read_Register_1[4]~I .input_power_up = "low";
defparam \Read_Register_1[4]~I .input_register_mode = "none";
defparam \Read_Register_1[4]~I .input_sync_reset = "none";
defparam \Read_Register_1[4]~I .oe_async_reset = "none";
defparam \Read_Register_1[4]~I .oe_power_up = "low";
defparam \Read_Register_1[4]~I .oe_register_mode = "none";
defparam \Read_Register_1[4]~I .oe_sync_reset = "none";
defparam \Read_Register_1[4]~I .operation_mode = "input";
defparam \Read_Register_1[4]~I .output_async_reset = "none";
defparam \Read_Register_1[4]~I .output_power_up = "low";
defparam \Read_Register_1[4]~I .output_register_mode = "none";
defparam \Read_Register_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N8
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[31]~0 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  = (!\Read_Register_1~combout [1] & (!\Read_Register_1~combout [3] & (!\Read_Register_1~combout [2] & !\Read_Register_1~combout [4])))

	.dataa(\Read_Register_1~combout [1]),
	.datab(\Read_Register_1~combout [3]),
	.datac(\Read_Register_1~combout [2]),
	.datad(\Read_Register_1~combout [4]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[31]~0 .lut_mask = 16'h0001;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read_Register_1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read_Register_1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Register_1[0]));
// synopsys translate_off
defparam \Read_Register_1[0]~I .input_async_reset = "none";
defparam \Read_Register_1[0]~I .input_power_up = "low";
defparam \Read_Register_1[0]~I .input_register_mode = "none";
defparam \Read_Register_1[0]~I .input_sync_reset = "none";
defparam \Read_Register_1[0]~I .oe_async_reset = "none";
defparam \Read_Register_1[0]~I .oe_power_up = "low";
defparam \Read_Register_1[0]~I .oe_register_mode = "none";
defparam \Read_Register_1[0]~I .oe_sync_reset = "none";
defparam \Read_Register_1[0]~I .operation_mode = "input";
defparam \Read_Register_1[0]~I .output_async_reset = "none";
defparam \Read_Register_1[0]~I .output_power_up = "low";
defparam \Read_Register_1[0]~I .output_register_mode = "none";
defparam \Read_Register_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[31]));
// synopsys translate_off
defparam \Write_Data[31]~I .input_async_reset = "none";
defparam \Write_Data[31]~I .input_power_up = "low";
defparam \Write_Data[31]~I .input_register_mode = "none";
defparam \Write_Data[31]~I .input_sync_reset = "none";
defparam \Write_Data[31]~I .oe_async_reset = "none";
defparam \Write_Data[31]~I .oe_power_up = "low";
defparam \Write_Data[31]~I .oe_register_mode = "none";
defparam \Write_Data[31]~I .oe_sync_reset = "none";
defparam \Write_Data[31]~I .operation_mode = "input";
defparam \Write_Data[31]~I .output_async_reset = "none";
defparam \Write_Data[31]~I .output_power_up = "low";
defparam \Write_Data[31]~I .output_register_mode = "none";
defparam \Write_Data[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clear~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clear~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clear));
// synopsys translate_off
defparam \Clear~I .input_async_reset = "none";
defparam \Clear~I .input_power_up = "low";
defparam \Clear~I .input_register_mode = "none";
defparam \Clear~I .input_sync_reset = "none";
defparam \Clear~I .oe_async_reset = "none";
defparam \Clear~I .oe_power_up = "low";
defparam \Clear~I .oe_register_mode = "none";
defparam \Clear~I .oe_sync_reset = "none";
defparam \Clear~I .operation_mode = "input";
defparam \Clear~I .output_async_reset = "none";
defparam \Clear~I .output_power_up = "low";
defparam \Clear~I .output_register_mode = "none";
defparam \Clear~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Register[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Register~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register[2]));
// synopsys translate_off
defparam \Write_Register[2]~I .input_async_reset = "none";
defparam \Write_Register[2]~I .input_power_up = "low";
defparam \Write_Register[2]~I .input_register_mode = "none";
defparam \Write_Register[2]~I .input_sync_reset = "none";
defparam \Write_Register[2]~I .oe_async_reset = "none";
defparam \Write_Register[2]~I .oe_power_up = "low";
defparam \Write_Register[2]~I .oe_register_mode = "none";
defparam \Write_Register[2]~I .oe_sync_reset = "none";
defparam \Write_Register[2]~I .operation_mode = "input";
defparam \Write_Register[2]~I .output_async_reset = "none";
defparam \Write_Register[2]~I .output_power_up = "low";
defparam \Write_Register[2]~I .output_register_mode = "none";
defparam \Write_Register[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write));
// synopsys translate_off
defparam \Write~I .input_async_reset = "none";
defparam \Write~I .input_power_up = "low";
defparam \Write~I .input_register_mode = "none";
defparam \Write~I .input_sync_reset = "none";
defparam \Write~I .oe_async_reset = "none";
defparam \Write~I .oe_power_up = "low";
defparam \Write~I .oe_register_mode = "none";
defparam \Write~I .oe_sync_reset = "none";
defparam \Write~I .operation_mode = "input";
defparam \Write~I .output_async_reset = "none";
defparam \Write~I .output_power_up = "low";
defparam \Write~I .output_register_mode = "none";
defparam \Write~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Register[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Register~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register[3]));
// synopsys translate_off
defparam \Write_Register[3]~I .input_async_reset = "none";
defparam \Write_Register[3]~I .input_power_up = "low";
defparam \Write_Register[3]~I .input_register_mode = "none";
defparam \Write_Register[3]~I .input_sync_reset = "none";
defparam \Write_Register[3]~I .oe_async_reset = "none";
defparam \Write_Register[3]~I .oe_power_up = "low";
defparam \Write_Register[3]~I .oe_register_mode = "none";
defparam \Write_Register[3]~I .oe_sync_reset = "none";
defparam \Write_Register[3]~I .operation_mode = "input";
defparam \Write_Register[3]~I .output_async_reset = "none";
defparam \Write_Register[3]~I .output_power_up = "low";
defparam \Write_Register[3]~I .output_register_mode = "none";
defparam \Write_Register[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N0
cycloneii_lcell_comb \inst18~0 (
// Equation(s):
// \inst18~0_combout  = (!\Write_Register~combout [4] & (!\Write_Register~combout [2] & (\Write~combout  & !\Write_Register~combout [3])))

	.dataa(\Write_Register~combout [4]),
	.datab(\Write_Register~combout [2]),
	.datac(\Write~combout ),
	.datad(\Write_Register~combout [3]),
	.cin(gnd),
	.combout(\inst18~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst18~0 .lut_mask = 16'h0010;
defparam \inst18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Register[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Register~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register[0]));
// synopsys translate_off
defparam \Write_Register[0]~I .input_async_reset = "none";
defparam \Write_Register[0]~I .input_power_up = "low";
defparam \Write_Register[0]~I .input_register_mode = "none";
defparam \Write_Register[0]~I .input_sync_reset = "none";
defparam \Write_Register[0]~I .oe_async_reset = "none";
defparam \Write_Register[0]~I .oe_power_up = "low";
defparam \Write_Register[0]~I .oe_register_mode = "none";
defparam \Write_Register[0]~I .oe_sync_reset = "none";
defparam \Write_Register[0]~I .operation_mode = "input";
defparam \Write_Register[0]~I .output_async_reset = "none";
defparam \Write_Register[0]~I .output_power_up = "low";
defparam \Write_Register[0]~I .output_register_mode = "none";
defparam \Write_Register[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y4_N18
cycloneii_lcell_comb inst9(
// Equation(s):
// \inst9~combout  = (\Clear~combout ) # ((!\Write_Register~combout [1] & (\inst18~0_combout  & \Write_Register~combout [0])))

	.dataa(\Write_Register~combout [1]),
	.datab(\inst18~0_combout ),
	.datac(\Write_Register~combout [0]),
	.datad(\Clear~combout ),
	.cin(gnd),
	.combout(\inst9~combout ),
	.cout());
// synopsys translate_off
defparam inst9.lut_mask = 16'hFF40;
defparam inst9.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y4_N9
cycloneii_lcell_ff \inst14|dffs[31] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [31]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [31]));

// Location: LCCOMB_X17_Y4_N12
cycloneii_lcell_comb inst8(
// Equation(s):
// \inst8~combout  = (\Clear~combout ) # ((!\Write_Register~combout [1] & (\inst18~0_combout  & !\Write_Register~combout [0])))

	.dataa(\Write_Register~combout [1]),
	.datab(\inst18~0_combout ),
	.datac(\Write_Register~combout [0]),
	.datad(\Clear~combout ),
	.cin(gnd),
	.combout(\inst8~combout ),
	.cout());
// synopsys translate_off
defparam inst8.lut_mask = 16'hFF04;
defparam inst8.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y4_N19
cycloneii_lcell_ff \inst13|dffs[31] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [31]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [31]));

// Location: LCCOMB_X1_Y4_N8
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[31]~1 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[31]~1_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & (\inst14|dffs [31])) # (!\Read_Register_1~combout [0] & ((\inst13|dffs [31])))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\Read_Register_1~combout [0]),
	.datac(\inst14|dffs [31]),
	.datad(\inst13|dffs [31]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[31]~1 .lut_mask = 16'hA280;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[30]));
// synopsys translate_off
defparam \Write_Data[30]~I .input_async_reset = "none";
defparam \Write_Data[30]~I .input_power_up = "low";
defparam \Write_Data[30]~I .input_register_mode = "none";
defparam \Write_Data[30]~I .input_sync_reset = "none";
defparam \Write_Data[30]~I .oe_async_reset = "none";
defparam \Write_Data[30]~I .oe_power_up = "low";
defparam \Write_Data[30]~I .oe_register_mode = "none";
defparam \Write_Data[30]~I .oe_sync_reset = "none";
defparam \Write_Data[30]~I .operation_mode = "input";
defparam \Write_Data[30]~I .output_async_reset = "none";
defparam \Write_Data[30]~I .output_power_up = "low";
defparam \Write_Data[30]~I .output_register_mode = "none";
defparam \Write_Data[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y4_N13
cycloneii_lcell_ff \inst14|dffs[30] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [30]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [30]));

// Location: LCFF_X1_Y4_N23
cycloneii_lcell_ff \inst13|dffs[30] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [30]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [30]));

// Location: LCCOMB_X1_Y4_N12
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[30]~2 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[30]~2_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & (\inst14|dffs [30])) # (!\Read_Register_1~combout [0] & ((\inst13|dffs [30])))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\Read_Register_1~combout [0]),
	.datac(\inst14|dffs [30]),
	.datad(\inst13|dffs [30]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[30]~2 .lut_mask = 16'hA280;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[29]));
// synopsys translate_off
defparam \Write_Data[29]~I .input_async_reset = "none";
defparam \Write_Data[29]~I .input_power_up = "low";
defparam \Write_Data[29]~I .input_register_mode = "none";
defparam \Write_Data[29]~I .input_sync_reset = "none";
defparam \Write_Data[29]~I .oe_async_reset = "none";
defparam \Write_Data[29]~I .oe_power_up = "low";
defparam \Write_Data[29]~I .oe_register_mode = "none";
defparam \Write_Data[29]~I .oe_sync_reset = "none";
defparam \Write_Data[29]~I .operation_mode = "input";
defparam \Write_Data[29]~I .output_async_reset = "none";
defparam \Write_Data[29]~I .output_power_up = "low";
defparam \Write_Data[29]~I .output_register_mode = "none";
defparam \Write_Data[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y4_N27
cycloneii_lcell_ff \inst13|dffs[29] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [29]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [29]));

// Location: LCFF_X1_Y4_N1
cycloneii_lcell_ff \inst14|dffs[29] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [29]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [29]));

// Location: LCCOMB_X1_Y4_N0
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[29]~3 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[29]~3_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [29]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [29]))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst13|dffs [29]),
	.datac(\inst14|dffs [29]),
	.datad(\Read_Register_1~combout [0]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[29]~3 .lut_mask = 16'hA088;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[28]));
// synopsys translate_off
defparam \Write_Data[28]~I .input_async_reset = "none";
defparam \Write_Data[28]~I .input_power_up = "low";
defparam \Write_Data[28]~I .input_register_mode = "none";
defparam \Write_Data[28]~I .input_sync_reset = "none";
defparam \Write_Data[28]~I .oe_async_reset = "none";
defparam \Write_Data[28]~I .oe_power_up = "low";
defparam \Write_Data[28]~I .oe_register_mode = "none";
defparam \Write_Data[28]~I .oe_sync_reset = "none";
defparam \Write_Data[28]~I .operation_mode = "input";
defparam \Write_Data[28]~I .output_async_reset = "none";
defparam \Write_Data[28]~I .output_power_up = "low";
defparam \Write_Data[28]~I .output_register_mode = "none";
defparam \Write_Data[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y4_N7
cycloneii_lcell_ff \inst13|dffs[28] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [28]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [28]));

// Location: LCFF_X1_Y4_N29
cycloneii_lcell_ff \inst14|dffs[28] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [28]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [28]));

// Location: LCCOMB_X1_Y4_N28
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[28]~4 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[28]~4_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [28]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [28]))))

	.dataa(\inst13|dffs [28]),
	.datab(\Read_Register_1~combout [0]),
	.datac(\inst14|dffs [28]),
	.datad(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[28]~4 .lut_mask = 16'hE200;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[27]));
// synopsys translate_off
defparam \Write_Data[27]~I .input_async_reset = "none";
defparam \Write_Data[27]~I .input_power_up = "low";
defparam \Write_Data[27]~I .input_register_mode = "none";
defparam \Write_Data[27]~I .input_sync_reset = "none";
defparam \Write_Data[27]~I .oe_async_reset = "none";
defparam \Write_Data[27]~I .oe_power_up = "low";
defparam \Write_Data[27]~I .oe_register_mode = "none";
defparam \Write_Data[27]~I .oe_sync_reset = "none";
defparam \Write_Data[27]~I .operation_mode = "input";
defparam \Write_Data[27]~I .output_async_reset = "none";
defparam \Write_Data[27]~I .output_power_up = "low";
defparam \Write_Data[27]~I .output_register_mode = "none";
defparam \Write_Data[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y4_N17
cycloneii_lcell_ff \inst14|dffs[27] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [27]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [27]));

// Location: LCFF_X1_Y4_N11
cycloneii_lcell_ff \inst13|dffs[27] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [27]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [27]));

// Location: LCCOMB_X1_Y4_N16
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[27]~5 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[27]~5_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & (\inst14|dffs [27])) # (!\Read_Register_1~combout [0] & ((\inst13|dffs [27])))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\Read_Register_1~combout [0]),
	.datac(\inst14|dffs [27]),
	.datad(\inst13|dffs [27]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[27]~5 .lut_mask = 16'hA280;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[26]));
// synopsys translate_off
defparam \Write_Data[26]~I .input_async_reset = "none";
defparam \Write_Data[26]~I .input_power_up = "low";
defparam \Write_Data[26]~I .input_register_mode = "none";
defparam \Write_Data[26]~I .input_sync_reset = "none";
defparam \Write_Data[26]~I .oe_async_reset = "none";
defparam \Write_Data[26]~I .oe_power_up = "low";
defparam \Write_Data[26]~I .oe_register_mode = "none";
defparam \Write_Data[26]~I .oe_sync_reset = "none";
defparam \Write_Data[26]~I .operation_mode = "input";
defparam \Write_Data[26]~I .output_async_reset = "none";
defparam \Write_Data[26]~I .output_power_up = "low";
defparam \Write_Data[26]~I .output_register_mode = "none";
defparam \Write_Data[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y4_N31
cycloneii_lcell_ff \inst13|dffs[26] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [26]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [26]));

// Location: LCFF_X1_Y4_N5
cycloneii_lcell_ff \inst14|dffs[26] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [26]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [26]));

// Location: LCCOMB_X1_Y4_N4
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[26]~6 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[26]~6_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [26]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [26]))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst13|dffs [26]),
	.datac(\inst14|dffs [26]),
	.datad(\Read_Register_1~combout [0]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[26]~6 .lut_mask = 16'hA088;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[25]));
// synopsys translate_off
defparam \Write_Data[25]~I .input_async_reset = "none";
defparam \Write_Data[25]~I .input_power_up = "low";
defparam \Write_Data[25]~I .input_register_mode = "none";
defparam \Write_Data[25]~I .input_sync_reset = "none";
defparam \Write_Data[25]~I .oe_async_reset = "none";
defparam \Write_Data[25]~I .oe_power_up = "low";
defparam \Write_Data[25]~I .oe_register_mode = "none";
defparam \Write_Data[25]~I .oe_sync_reset = "none";
defparam \Write_Data[25]~I .operation_mode = "input";
defparam \Write_Data[25]~I .output_async_reset = "none";
defparam \Write_Data[25]~I .output_power_up = "low";
defparam \Write_Data[25]~I .output_register_mode = "none";
defparam \Write_Data[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y4_N3
cycloneii_lcell_ff \inst13|dffs[25] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [25]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [25]));

// Location: LCFF_X1_Y4_N25
cycloneii_lcell_ff \inst14|dffs[25] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [25]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [25]));

// Location: LCCOMB_X1_Y4_N24
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[25]~7 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[25]~7_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [25]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [25]))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst13|dffs [25]),
	.datac(\inst14|dffs [25]),
	.datad(\Read_Register_1~combout [0]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[25]~7 .lut_mask = 16'hA088;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[24]));
// synopsys translate_off
defparam \Write_Data[24]~I .input_async_reset = "none";
defparam \Write_Data[24]~I .input_power_up = "low";
defparam \Write_Data[24]~I .input_register_mode = "none";
defparam \Write_Data[24]~I .input_sync_reset = "none";
defparam \Write_Data[24]~I .oe_async_reset = "none";
defparam \Write_Data[24]~I .oe_power_up = "low";
defparam \Write_Data[24]~I .oe_register_mode = "none";
defparam \Write_Data[24]~I .oe_sync_reset = "none";
defparam \Write_Data[24]~I .operation_mode = "input";
defparam \Write_Data[24]~I .output_async_reset = "none";
defparam \Write_Data[24]~I .output_power_up = "low";
defparam \Write_Data[24]~I .output_register_mode = "none";
defparam \Write_Data[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y4_N15
cycloneii_lcell_ff \inst13|dffs[24] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [24]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [24]));

// Location: LCFF_X1_Y4_N21
cycloneii_lcell_ff \inst14|dffs[24] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [24]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [24]));

// Location: LCCOMB_X1_Y4_N20
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[24]~8 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[24]~8_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [24]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [24]))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst13|dffs [24]),
	.datac(\inst14|dffs [24]),
	.datad(\Read_Register_1~combout [0]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[24]~8 .lut_mask = 16'hA088;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[23]));
// synopsys translate_off
defparam \Write_Data[23]~I .input_async_reset = "none";
defparam \Write_Data[23]~I .input_power_up = "low";
defparam \Write_Data[23]~I .input_register_mode = "none";
defparam \Write_Data[23]~I .input_sync_reset = "none";
defparam \Write_Data[23]~I .oe_async_reset = "none";
defparam \Write_Data[23]~I .oe_power_up = "low";
defparam \Write_Data[23]~I .oe_register_mode = "none";
defparam \Write_Data[23]~I .oe_sync_reset = "none";
defparam \Write_Data[23]~I .operation_mode = "input";
defparam \Write_Data[23]~I .output_async_reset = "none";
defparam \Write_Data[23]~I .output_power_up = "low";
defparam \Write_Data[23]~I .output_register_mode = "none";
defparam \Write_Data[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X8_Y12_N27
cycloneii_lcell_ff \inst13|dffs[23] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [23]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [23]));

// Location: LCFF_X8_Y12_N17
cycloneii_lcell_ff \inst14|dffs[23] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [23]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [23]));

// Location: LCCOMB_X8_Y12_N16
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[23]~9 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[23]~9_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [23]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [23]))))

	.dataa(\Read_Register_1~combout [0]),
	.datab(\inst13|dffs [23]),
	.datac(\inst14|dffs [23]),
	.datad(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[23]~9 .lut_mask = 16'hE400;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[22]));
// synopsys translate_off
defparam \Write_Data[22]~I .input_async_reset = "none";
defparam \Write_Data[22]~I .input_power_up = "low";
defparam \Write_Data[22]~I .input_register_mode = "none";
defparam \Write_Data[22]~I .input_sync_reset = "none";
defparam \Write_Data[22]~I .oe_async_reset = "none";
defparam \Write_Data[22]~I .oe_power_up = "low";
defparam \Write_Data[22]~I .oe_register_mode = "none";
defparam \Write_Data[22]~I .oe_sync_reset = "none";
defparam \Write_Data[22]~I .operation_mode = "input";
defparam \Write_Data[22]~I .output_async_reset = "none";
defparam \Write_Data[22]~I .output_power_up = "low";
defparam \Write_Data[22]~I .output_register_mode = "none";
defparam \Write_Data[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X8_Y12_N31
cycloneii_lcell_ff \inst13|dffs[22] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [22]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [22]));

// Location: LCFF_X8_Y12_N29
cycloneii_lcell_ff \inst14|dffs[22] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [22]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [22]));

// Location: LCCOMB_X8_Y12_N28
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[22]~10 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[22]~10_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [22]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [22]))))

	.dataa(\Read_Register_1~combout [0]),
	.datab(\inst13|dffs [22]),
	.datac(\inst14|dffs [22]),
	.datad(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[22]~10 .lut_mask = 16'hE400;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[21]));
// synopsys translate_off
defparam \Write_Data[21]~I .input_async_reset = "none";
defparam \Write_Data[21]~I .input_power_up = "low";
defparam \Write_Data[21]~I .input_register_mode = "none";
defparam \Write_Data[21]~I .input_sync_reset = "none";
defparam \Write_Data[21]~I .oe_async_reset = "none";
defparam \Write_Data[21]~I .oe_power_up = "low";
defparam \Write_Data[21]~I .oe_register_mode = "none";
defparam \Write_Data[21]~I .oe_sync_reset = "none";
defparam \Write_Data[21]~I .operation_mode = "input";
defparam \Write_Data[21]~I .output_async_reset = "none";
defparam \Write_Data[21]~I .output_power_up = "low";
defparam \Write_Data[21]~I .output_register_mode = "none";
defparam \Write_Data[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X8_Y12_N1
cycloneii_lcell_ff \inst14|dffs[21] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [21]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [21]));

// Location: LCFF_X8_Y12_N11
cycloneii_lcell_ff \inst13|dffs[21] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [21]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [21]));

// Location: LCCOMB_X8_Y12_N0
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[21]~11 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[21]~11_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & (\inst14|dffs [21])) # (!\Read_Register_1~combout [0] & ((\inst13|dffs [21])))))

	.dataa(\Read_Register_1~combout [0]),
	.datab(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datac(\inst14|dffs [21]),
	.datad(\inst13|dffs [21]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[21]~11 .lut_mask = 16'hC480;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[20]));
// synopsys translate_off
defparam \Write_Data[20]~I .input_async_reset = "none";
defparam \Write_Data[20]~I .input_power_up = "low";
defparam \Write_Data[20]~I .input_register_mode = "none";
defparam \Write_Data[20]~I .input_sync_reset = "none";
defparam \Write_Data[20]~I .oe_async_reset = "none";
defparam \Write_Data[20]~I .oe_power_up = "low";
defparam \Write_Data[20]~I .oe_register_mode = "none";
defparam \Write_Data[20]~I .oe_sync_reset = "none";
defparam \Write_Data[20]~I .operation_mode = "input";
defparam \Write_Data[20]~I .output_async_reset = "none";
defparam \Write_Data[20]~I .output_power_up = "low";
defparam \Write_Data[20]~I .output_register_mode = "none";
defparam \Write_Data[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X8_Y12_N23
cycloneii_lcell_ff \inst13|dffs[20] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [20]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [20]));

// Location: LCFF_X8_Y12_N21
cycloneii_lcell_ff \inst14|dffs[20] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [20]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [20]));

// Location: LCCOMB_X8_Y12_N20
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[20]~12 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[20]~12_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [20]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [20]))))

	.dataa(\Read_Register_1~combout [0]),
	.datab(\inst13|dffs [20]),
	.datac(\inst14|dffs [20]),
	.datad(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[20]~12 .lut_mask = 16'hE400;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[19]));
// synopsys translate_off
defparam \Write_Data[19]~I .input_async_reset = "none";
defparam \Write_Data[19]~I .input_power_up = "low";
defparam \Write_Data[19]~I .input_register_mode = "none";
defparam \Write_Data[19]~I .input_sync_reset = "none";
defparam \Write_Data[19]~I .oe_async_reset = "none";
defparam \Write_Data[19]~I .oe_power_up = "low";
defparam \Write_Data[19]~I .oe_register_mode = "none";
defparam \Write_Data[19]~I .oe_sync_reset = "none";
defparam \Write_Data[19]~I .operation_mode = "input";
defparam \Write_Data[19]~I .output_async_reset = "none";
defparam \Write_Data[19]~I .output_power_up = "low";
defparam \Write_Data[19]~I .output_register_mode = "none";
defparam \Write_Data[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X8_Y12_N19
cycloneii_lcell_ff \inst13|dffs[19] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [19]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [19]));

// Location: LCFF_X8_Y12_N25
cycloneii_lcell_ff \inst14|dffs[19] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [19]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [19]));

// Location: LCCOMB_X8_Y12_N24
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[19]~13 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[19]~13_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [19]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [19]))))

	.dataa(\Read_Register_1~combout [0]),
	.datab(\inst13|dffs [19]),
	.datac(\inst14|dffs [19]),
	.datad(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[19]~13 .lut_mask = 16'hE400;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[18]));
// synopsys translate_off
defparam \Write_Data[18]~I .input_async_reset = "none";
defparam \Write_Data[18]~I .input_power_up = "low";
defparam \Write_Data[18]~I .input_register_mode = "none";
defparam \Write_Data[18]~I .input_sync_reset = "none";
defparam \Write_Data[18]~I .oe_async_reset = "none";
defparam \Write_Data[18]~I .oe_power_up = "low";
defparam \Write_Data[18]~I .oe_register_mode = "none";
defparam \Write_Data[18]~I .oe_sync_reset = "none";
defparam \Write_Data[18]~I .operation_mode = "input";
defparam \Write_Data[18]~I .output_async_reset = "none";
defparam \Write_Data[18]~I .output_power_up = "low";
defparam \Write_Data[18]~I .output_register_mode = "none";
defparam \Write_Data[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X8_Y12_N7
cycloneii_lcell_ff \inst13|dffs[18] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [18]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [18]));

// Location: LCFF_X8_Y12_N13
cycloneii_lcell_ff \inst14|dffs[18] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [18]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [18]));

// Location: LCCOMB_X8_Y12_N12
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[18]~14 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[18]~14_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [18]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [18]))))

	.dataa(\Read_Register_1~combout [0]),
	.datab(\inst13|dffs [18]),
	.datac(\inst14|dffs [18]),
	.datad(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[18]~14 .lut_mask = 16'hE400;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[17]));
// synopsys translate_off
defparam \Write_Data[17]~I .input_async_reset = "none";
defparam \Write_Data[17]~I .input_power_up = "low";
defparam \Write_Data[17]~I .input_register_mode = "none";
defparam \Write_Data[17]~I .input_sync_reset = "none";
defparam \Write_Data[17]~I .oe_async_reset = "none";
defparam \Write_Data[17]~I .oe_power_up = "low";
defparam \Write_Data[17]~I .oe_register_mode = "none";
defparam \Write_Data[17]~I .oe_sync_reset = "none";
defparam \Write_Data[17]~I .operation_mode = "input";
defparam \Write_Data[17]~I .output_async_reset = "none";
defparam \Write_Data[17]~I .output_power_up = "low";
defparam \Write_Data[17]~I .output_register_mode = "none";
defparam \Write_Data[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X8_Y12_N3
cycloneii_lcell_ff \inst13|dffs[17] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [17]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [17]));

// Location: LCFF_X8_Y12_N9
cycloneii_lcell_ff \inst14|dffs[17] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [17]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [17]));

// Location: LCCOMB_X8_Y12_N8
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[17]~15 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[17]~15_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [17]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [17]))))

	.dataa(\Read_Register_1~combout [0]),
	.datab(\inst13|dffs [17]),
	.datac(\inst14|dffs [17]),
	.datad(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[17]~15 .lut_mask = 16'hE400;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[16]));
// synopsys translate_off
defparam \Write_Data[16]~I .input_async_reset = "none";
defparam \Write_Data[16]~I .input_power_up = "low";
defparam \Write_Data[16]~I .input_register_mode = "none";
defparam \Write_Data[16]~I .input_sync_reset = "none";
defparam \Write_Data[16]~I .oe_async_reset = "none";
defparam \Write_Data[16]~I .oe_power_up = "low";
defparam \Write_Data[16]~I .oe_register_mode = "none";
defparam \Write_Data[16]~I .oe_sync_reset = "none";
defparam \Write_Data[16]~I .operation_mode = "input";
defparam \Write_Data[16]~I .output_async_reset = "none";
defparam \Write_Data[16]~I .output_power_up = "low";
defparam \Write_Data[16]~I .output_register_mode = "none";
defparam \Write_Data[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X8_Y12_N15
cycloneii_lcell_ff \inst13|dffs[16] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [16]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [16]));

// Location: LCFF_X8_Y12_N5
cycloneii_lcell_ff \inst14|dffs[16] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [16]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [16]));

// Location: LCCOMB_X8_Y12_N4
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[16]~16 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[16]~16_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [16]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [16]))))

	.dataa(\Read_Register_1~combout [0]),
	.datab(\inst13|dffs [16]),
	.datac(\inst14|dffs [16]),
	.datad(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[16]~16 .lut_mask = 16'hE400;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[15]));
// synopsys translate_off
defparam \Write_Data[15]~I .input_async_reset = "none";
defparam \Write_Data[15]~I .input_power_up = "low";
defparam \Write_Data[15]~I .input_register_mode = "none";
defparam \Write_Data[15]~I .input_sync_reset = "none";
defparam \Write_Data[15]~I .oe_async_reset = "none";
defparam \Write_Data[15]~I .oe_power_up = "low";
defparam \Write_Data[15]~I .oe_register_mode = "none";
defparam \Write_Data[15]~I .oe_sync_reset = "none";
defparam \Write_Data[15]~I .operation_mode = "input";
defparam \Write_Data[15]~I .output_async_reset = "none";
defparam \Write_Data[15]~I .output_power_up = "low";
defparam \Write_Data[15]~I .output_register_mode = "none";
defparam \Write_Data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y12_N1
cycloneii_lcell_ff \inst14|dffs[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [15]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [15]));

// Location: LCFF_X27_Y12_N3
cycloneii_lcell_ff \inst13|dffs[15] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [15]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [15]));

// Location: LCCOMB_X27_Y12_N0
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[15]~17 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[15]~17_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & (\inst14|dffs [15])) # (!\Read_Register_1~combout [0] & ((\inst13|dffs [15])))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\Read_Register_1~combout [0]),
	.datac(\inst14|dffs [15]),
	.datad(\inst13|dffs [15]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[15]~17 .lut_mask = 16'hA280;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[14]));
// synopsys translate_off
defparam \Write_Data[14]~I .input_async_reset = "none";
defparam \Write_Data[14]~I .input_power_up = "low";
defparam \Write_Data[14]~I .input_register_mode = "none";
defparam \Write_Data[14]~I .input_sync_reset = "none";
defparam \Write_Data[14]~I .oe_async_reset = "none";
defparam \Write_Data[14]~I .oe_power_up = "low";
defparam \Write_Data[14]~I .oe_register_mode = "none";
defparam \Write_Data[14]~I .oe_sync_reset = "none";
defparam \Write_Data[14]~I .operation_mode = "input";
defparam \Write_Data[14]~I .output_async_reset = "none";
defparam \Write_Data[14]~I .output_power_up = "low";
defparam \Write_Data[14]~I .output_register_mode = "none";
defparam \Write_Data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y12_N21
cycloneii_lcell_ff \inst14|dffs[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [14]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [14]));

// Location: LCFF_X27_Y12_N23
cycloneii_lcell_ff \inst13|dffs[14] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [14]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [14]));

// Location: LCCOMB_X27_Y12_N20
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[14]~18 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[14]~18_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & (\inst14|dffs [14])) # (!\Read_Register_1~combout [0] & ((\inst13|dffs [14])))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\Read_Register_1~combout [0]),
	.datac(\inst14|dffs [14]),
	.datad(\inst13|dffs [14]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[14]~18 .lut_mask = 16'hA280;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[13]));
// synopsys translate_off
defparam \Write_Data[13]~I .input_async_reset = "none";
defparam \Write_Data[13]~I .input_power_up = "low";
defparam \Write_Data[13]~I .input_register_mode = "none";
defparam \Write_Data[13]~I .input_sync_reset = "none";
defparam \Write_Data[13]~I .oe_async_reset = "none";
defparam \Write_Data[13]~I .oe_power_up = "low";
defparam \Write_Data[13]~I .oe_register_mode = "none";
defparam \Write_Data[13]~I .oe_sync_reset = "none";
defparam \Write_Data[13]~I .operation_mode = "input";
defparam \Write_Data[13]~I .output_async_reset = "none";
defparam \Write_Data[13]~I .output_power_up = "low";
defparam \Write_Data[13]~I .output_register_mode = "none";
defparam \Write_Data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y12_N17
cycloneii_lcell_ff \inst14|dffs[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [13]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [13]));

// Location: LCFF_X27_Y12_N11
cycloneii_lcell_ff \inst13|dffs[13] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [13]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [13]));

// Location: LCCOMB_X27_Y12_N16
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[13]~19 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[13]~19_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & (\inst14|dffs [13])) # (!\Read_Register_1~combout [0] & ((\inst13|dffs [13])))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\Read_Register_1~combout [0]),
	.datac(\inst14|dffs [13]),
	.datad(\inst13|dffs [13]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[13]~19 .lut_mask = 16'hA280;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[12]));
// synopsys translate_off
defparam \Write_Data[12]~I .input_async_reset = "none";
defparam \Write_Data[12]~I .input_power_up = "low";
defparam \Write_Data[12]~I .input_register_mode = "none";
defparam \Write_Data[12]~I .input_sync_reset = "none";
defparam \Write_Data[12]~I .oe_async_reset = "none";
defparam \Write_Data[12]~I .oe_power_up = "low";
defparam \Write_Data[12]~I .oe_register_mode = "none";
defparam \Write_Data[12]~I .oe_sync_reset = "none";
defparam \Write_Data[12]~I .operation_mode = "input";
defparam \Write_Data[12]~I .output_async_reset = "none";
defparam \Write_Data[12]~I .output_power_up = "low";
defparam \Write_Data[12]~I .output_register_mode = "none";
defparam \Write_Data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y12_N29
cycloneii_lcell_ff \inst14|dffs[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [12]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [12]));

// Location: LCFF_X27_Y12_N7
cycloneii_lcell_ff \inst13|dffs[12] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [12]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [12]));

// Location: LCCOMB_X27_Y12_N28
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[12]~20 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[12]~20_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & (\inst14|dffs [12])) # (!\Read_Register_1~combout [0] & ((\inst13|dffs [12])))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\Read_Register_1~combout [0]),
	.datac(\inst14|dffs [12]),
	.datad(\inst13|dffs [12]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[12]~20 .lut_mask = 16'hA280;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[11]));
// synopsys translate_off
defparam \Write_Data[11]~I .input_async_reset = "none";
defparam \Write_Data[11]~I .input_power_up = "low";
defparam \Write_Data[11]~I .input_register_mode = "none";
defparam \Write_Data[11]~I .input_sync_reset = "none";
defparam \Write_Data[11]~I .oe_async_reset = "none";
defparam \Write_Data[11]~I .oe_power_up = "low";
defparam \Write_Data[11]~I .oe_register_mode = "none";
defparam \Write_Data[11]~I .oe_sync_reset = "none";
defparam \Write_Data[11]~I .operation_mode = "input";
defparam \Write_Data[11]~I .output_async_reset = "none";
defparam \Write_Data[11]~I .output_power_up = "low";
defparam \Write_Data[11]~I .output_register_mode = "none";
defparam \Write_Data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y12_N9
cycloneii_lcell_ff \inst14|dffs[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [11]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [11]));

// Location: LCFF_X27_Y12_N19
cycloneii_lcell_ff \inst13|dffs[11] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [11]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [11]));

// Location: LCCOMB_X27_Y12_N8
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[11]~21 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[11]~21_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & (\inst14|dffs [11])) # (!\Read_Register_1~combout [0] & ((\inst13|dffs [11])))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\Read_Register_1~combout [0]),
	.datac(\inst14|dffs [11]),
	.datad(\inst13|dffs [11]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[11]~21 .lut_mask = 16'hA280;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[10]));
// synopsys translate_off
defparam \Write_Data[10]~I .input_async_reset = "none";
defparam \Write_Data[10]~I .input_power_up = "low";
defparam \Write_Data[10]~I .input_register_mode = "none";
defparam \Write_Data[10]~I .input_sync_reset = "none";
defparam \Write_Data[10]~I .oe_async_reset = "none";
defparam \Write_Data[10]~I .oe_power_up = "low";
defparam \Write_Data[10]~I .oe_register_mode = "none";
defparam \Write_Data[10]~I .oe_sync_reset = "none";
defparam \Write_Data[10]~I .operation_mode = "input";
defparam \Write_Data[10]~I .output_async_reset = "none";
defparam \Write_Data[10]~I .output_power_up = "low";
defparam \Write_Data[10]~I .output_register_mode = "none";
defparam \Write_Data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y12_N15
cycloneii_lcell_ff \inst13|dffs[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [10]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [10]));

// Location: LCFF_X27_Y12_N13
cycloneii_lcell_ff \inst14|dffs[10] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [10]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [10]));

// Location: LCCOMB_X27_Y12_N12
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[10]~22 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[10]~22_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [10]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [10]))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst13|dffs [10]),
	.datac(\inst14|dffs [10]),
	.datad(\Read_Register_1~combout [0]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[10]~22 .lut_mask = 16'hA088;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[9]));
// synopsys translate_off
defparam \Write_Data[9]~I .input_async_reset = "none";
defparam \Write_Data[9]~I .input_power_up = "low";
defparam \Write_Data[9]~I .input_register_mode = "none";
defparam \Write_Data[9]~I .input_sync_reset = "none";
defparam \Write_Data[9]~I .oe_async_reset = "none";
defparam \Write_Data[9]~I .oe_power_up = "low";
defparam \Write_Data[9]~I .oe_register_mode = "none";
defparam \Write_Data[9]~I .oe_sync_reset = "none";
defparam \Write_Data[9]~I .operation_mode = "input";
defparam \Write_Data[9]~I .output_async_reset = "none";
defparam \Write_Data[9]~I .output_power_up = "low";
defparam \Write_Data[9]~I .output_register_mode = "none";
defparam \Write_Data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y12_N25
cycloneii_lcell_ff \inst14|dffs[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [9]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [9]));

// Location: LCFF_X27_Y12_N27
cycloneii_lcell_ff \inst13|dffs[9] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [9]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [9]));

// Location: LCCOMB_X27_Y12_N24
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[9]~23 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[9]~23_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & (\inst14|dffs [9])) # (!\Read_Register_1~combout [0] & ((\inst13|dffs [9])))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\Read_Register_1~combout [0]),
	.datac(\inst14|dffs [9]),
	.datad(\inst13|dffs [9]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[9]~23 .lut_mask = 16'hA280;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[8]));
// synopsys translate_off
defparam \Write_Data[8]~I .input_async_reset = "none";
defparam \Write_Data[8]~I .input_power_up = "low";
defparam \Write_Data[8]~I .input_register_mode = "none";
defparam \Write_Data[8]~I .input_sync_reset = "none";
defparam \Write_Data[8]~I .oe_async_reset = "none";
defparam \Write_Data[8]~I .oe_power_up = "low";
defparam \Write_Data[8]~I .oe_register_mode = "none";
defparam \Write_Data[8]~I .oe_sync_reset = "none";
defparam \Write_Data[8]~I .operation_mode = "input";
defparam \Write_Data[8]~I .output_async_reset = "none";
defparam \Write_Data[8]~I .output_power_up = "low";
defparam \Write_Data[8]~I .output_register_mode = "none";
defparam \Write_Data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y12_N27
cycloneii_lcell_ff \inst13|dffs[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [8]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [8]));

// Location: LCFF_X1_Y12_N1
cycloneii_lcell_ff \inst14|dffs[8] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [8]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [8]));

// Location: LCCOMB_X1_Y12_N0
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[8]~24 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[8]~24_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [8]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [8]))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst13|dffs [8]),
	.datac(\inst14|dffs [8]),
	.datad(\Read_Register_1~combout [0]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[8]~24 .lut_mask = 16'hA088;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[7]));
// synopsys translate_off
defparam \Write_Data[7]~I .input_async_reset = "none";
defparam \Write_Data[7]~I .input_power_up = "low";
defparam \Write_Data[7]~I .input_register_mode = "none";
defparam \Write_Data[7]~I .input_sync_reset = "none";
defparam \Write_Data[7]~I .oe_async_reset = "none";
defparam \Write_Data[7]~I .oe_power_up = "low";
defparam \Write_Data[7]~I .oe_register_mode = "none";
defparam \Write_Data[7]~I .oe_sync_reset = "none";
defparam \Write_Data[7]~I .operation_mode = "input";
defparam \Write_Data[7]~I .output_async_reset = "none";
defparam \Write_Data[7]~I .output_power_up = "low";
defparam \Write_Data[7]~I .output_register_mode = "none";
defparam \Write_Data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y12_N23
cycloneii_lcell_ff \inst13|dffs[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [7]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [7]));

// Location: LCFF_X1_Y12_N21
cycloneii_lcell_ff \inst14|dffs[7] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [7]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [7]));

// Location: LCCOMB_X1_Y12_N20
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[7]~25 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[7]~25_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [7]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [7]))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst13|dffs [7]),
	.datac(\inst14|dffs [7]),
	.datad(\Read_Register_1~combout [0]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[7]~25 .lut_mask = 16'hA088;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[6]));
// synopsys translate_off
defparam \Write_Data[6]~I .input_async_reset = "none";
defparam \Write_Data[6]~I .input_power_up = "low";
defparam \Write_Data[6]~I .input_register_mode = "none";
defparam \Write_Data[6]~I .input_sync_reset = "none";
defparam \Write_Data[6]~I .oe_async_reset = "none";
defparam \Write_Data[6]~I .oe_power_up = "low";
defparam \Write_Data[6]~I .oe_register_mode = "none";
defparam \Write_Data[6]~I .oe_sync_reset = "none";
defparam \Write_Data[6]~I .operation_mode = "input";
defparam \Write_Data[6]~I .output_async_reset = "none";
defparam \Write_Data[6]~I .output_power_up = "low";
defparam \Write_Data[6]~I .output_register_mode = "none";
defparam \Write_Data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y12_N11
cycloneii_lcell_ff \inst13|dffs[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [6]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [6]));

// Location: LCFF_X1_Y12_N25
cycloneii_lcell_ff \inst14|dffs[6] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [6]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [6]));

// Location: LCCOMB_X1_Y12_N24
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[6]~26 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[6]~26_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [6]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [6]))))

	.dataa(\inst13|dffs [6]),
	.datab(\Read_Register_1~combout [0]),
	.datac(\inst14|dffs [6]),
	.datad(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[6]~26 .lut_mask = 16'hE200;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[5]));
// synopsys translate_off
defparam \Write_Data[5]~I .input_async_reset = "none";
defparam \Write_Data[5]~I .input_power_up = "low";
defparam \Write_Data[5]~I .input_register_mode = "none";
defparam \Write_Data[5]~I .input_sync_reset = "none";
defparam \Write_Data[5]~I .oe_async_reset = "none";
defparam \Write_Data[5]~I .oe_power_up = "low";
defparam \Write_Data[5]~I .oe_register_mode = "none";
defparam \Write_Data[5]~I .oe_sync_reset = "none";
defparam \Write_Data[5]~I .operation_mode = "input";
defparam \Write_Data[5]~I .output_async_reset = "none";
defparam \Write_Data[5]~I .output_power_up = "low";
defparam \Write_Data[5]~I .output_register_mode = "none";
defparam \Write_Data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y12_N7
cycloneii_lcell_ff \inst13|dffs[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [5]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [5]));

// Location: LCFF_X1_Y12_N5
cycloneii_lcell_ff \inst14|dffs[5] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [5]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [5]));

// Location: LCCOMB_X1_Y12_N4
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[5]~27 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[5]~27_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [5]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [5]))))

	.dataa(\inst13|dffs [5]),
	.datab(\Read_Register_1~combout [0]),
	.datac(\inst14|dffs [5]),
	.datad(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[5]~27 .lut_mask = 16'hE200;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[4]));
// synopsys translate_off
defparam \Write_Data[4]~I .input_async_reset = "none";
defparam \Write_Data[4]~I .input_power_up = "low";
defparam \Write_Data[4]~I .input_register_mode = "none";
defparam \Write_Data[4]~I .input_sync_reset = "none";
defparam \Write_Data[4]~I .oe_async_reset = "none";
defparam \Write_Data[4]~I .oe_power_up = "low";
defparam \Write_Data[4]~I .oe_register_mode = "none";
defparam \Write_Data[4]~I .oe_sync_reset = "none";
defparam \Write_Data[4]~I .operation_mode = "input";
defparam \Write_Data[4]~I .output_async_reset = "none";
defparam \Write_Data[4]~I .output_power_up = "low";
defparam \Write_Data[4]~I .output_register_mode = "none";
defparam \Write_Data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y12_N3
cycloneii_lcell_ff \inst13|dffs[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [4]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [4]));

// Location: LCFF_X1_Y12_N17
cycloneii_lcell_ff \inst14|dffs[4] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [4]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [4]));

// Location: LCCOMB_X1_Y12_N16
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[4]~28 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[4]~28_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [4]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [4]))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst13|dffs [4]),
	.datac(\inst14|dffs [4]),
	.datad(\Read_Register_1~combout [0]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[4]~28 .lut_mask = 16'hA088;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[3]));
// synopsys translate_off
defparam \Write_Data[3]~I .input_async_reset = "none";
defparam \Write_Data[3]~I .input_power_up = "low";
defparam \Write_Data[3]~I .input_register_mode = "none";
defparam \Write_Data[3]~I .input_sync_reset = "none";
defparam \Write_Data[3]~I .oe_async_reset = "none";
defparam \Write_Data[3]~I .oe_power_up = "low";
defparam \Write_Data[3]~I .oe_register_mode = "none";
defparam \Write_Data[3]~I .oe_sync_reset = "none";
defparam \Write_Data[3]~I .operation_mode = "input";
defparam \Write_Data[3]~I .output_async_reset = "none";
defparam \Write_Data[3]~I .output_power_up = "low";
defparam \Write_Data[3]~I .output_register_mode = "none";
defparam \Write_Data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y12_N31
cycloneii_lcell_ff \inst13|dffs[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [3]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [3]));

// Location: LCFF_X1_Y12_N29
cycloneii_lcell_ff \inst14|dffs[3] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [3]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [3]));

// Location: LCCOMB_X1_Y12_N28
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[3]~29 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[3]~29_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [3]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [3]))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst13|dffs [3]),
	.datac(\inst14|dffs [3]),
	.datad(\Read_Register_1~combout [0]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[3]~29 .lut_mask = 16'hA088;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[2]));
// synopsys translate_off
defparam \Write_Data[2]~I .input_async_reset = "none";
defparam \Write_Data[2]~I .input_power_up = "low";
defparam \Write_Data[2]~I .input_register_mode = "none";
defparam \Write_Data[2]~I .input_sync_reset = "none";
defparam \Write_Data[2]~I .oe_async_reset = "none";
defparam \Write_Data[2]~I .oe_power_up = "low";
defparam \Write_Data[2]~I .oe_register_mode = "none";
defparam \Write_Data[2]~I .oe_sync_reset = "none";
defparam \Write_Data[2]~I .operation_mode = "input";
defparam \Write_Data[2]~I .output_async_reset = "none";
defparam \Write_Data[2]~I .output_power_up = "low";
defparam \Write_Data[2]~I .output_register_mode = "none";
defparam \Write_Data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y12_N19
cycloneii_lcell_ff \inst13|dffs[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [2]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [2]));

// Location: LCFF_X1_Y12_N9
cycloneii_lcell_ff \inst14|dffs[2] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [2]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [2]));

// Location: LCCOMB_X1_Y12_N8
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[2]~30 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[2]~30_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [2]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [2]))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst13|dffs [2]),
	.datac(\inst14|dffs [2]),
	.datad(\Read_Register_1~combout [0]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[2]~30 .lut_mask = 16'hA088;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[1]));
// synopsys translate_off
defparam \Write_Data[1]~I .input_async_reset = "none";
defparam \Write_Data[1]~I .input_power_up = "low";
defparam \Write_Data[1]~I .input_register_mode = "none";
defparam \Write_Data[1]~I .input_sync_reset = "none";
defparam \Write_Data[1]~I .oe_async_reset = "none";
defparam \Write_Data[1]~I .oe_power_up = "low";
defparam \Write_Data[1]~I .oe_register_mode = "none";
defparam \Write_Data[1]~I .oe_sync_reset = "none";
defparam \Write_Data[1]~I .operation_mode = "input";
defparam \Write_Data[1]~I .output_async_reset = "none";
defparam \Write_Data[1]~I .output_power_up = "low";
defparam \Write_Data[1]~I .output_register_mode = "none";
defparam \Write_Data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X1_Y12_N15
cycloneii_lcell_ff \inst13|dffs[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [1]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [1]));

// Location: LCFF_X1_Y12_N13
cycloneii_lcell_ff \inst14|dffs[1] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [1]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [1]));

// Location: LCCOMB_X1_Y12_N12
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[1]~31 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[1]~31_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & ((\inst14|dffs [1]))) # (!\Read_Register_1~combout [0] & (\inst13|dffs [1]))))

	.dataa(\inst13|dffs [1]),
	.datab(\Read_Register_1~combout [0]),
	.datac(\inst14|dffs [1]),
	.datad(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[1]~31 .lut_mask = 16'hE200;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data[0]));
// synopsys translate_off
defparam \Write_Data[0]~I .input_async_reset = "none";
defparam \Write_Data[0]~I .input_power_up = "low";
defparam \Write_Data[0]~I .input_register_mode = "none";
defparam \Write_Data[0]~I .input_sync_reset = "none";
defparam \Write_Data[0]~I .oe_async_reset = "none";
defparam \Write_Data[0]~I .oe_power_up = "low";
defparam \Write_Data[0]~I .oe_register_mode = "none";
defparam \Write_Data[0]~I .oe_sync_reset = "none";
defparam \Write_Data[0]~I .operation_mode = "input";
defparam \Write_Data[0]~I .output_async_reset = "none";
defparam \Write_Data[0]~I .output_power_up = "low";
defparam \Write_Data[0]~I .output_register_mode = "none";
defparam \Write_Data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X27_Y12_N5
cycloneii_lcell_ff \inst14|dffs[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [0]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst9~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst14|dffs [0]));

// Location: LCFF_X27_Y12_N31
cycloneii_lcell_ff \inst13|dffs[0] (
	.clk(\Clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Write_Data~combout [0]),
	.aclr(gnd),
	.sclr(\Clear~combout ),
	.sload(vcc),
	.ena(\inst8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst13|dffs [0]));

// Location: LCCOMB_X27_Y12_N4
cycloneii_lcell_comb \inst16|LPM_MUX_component|auto_generated|result_node[0]~32 (
// Equation(s):
// \inst16|LPM_MUX_component|auto_generated|result_node[0]~32_combout  = (\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_1~combout [0] & (\inst14|dffs [0])) # (!\Read_Register_1~combout [0] & ((\inst13|dffs [0])))))

	.dataa(\inst16|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\Read_Register_1~combout [0]),
	.datac(\inst14|dffs [0]),
	.datad(\inst13|dffs [0]),
	.cin(gnd),
	.combout(\inst16|LPM_MUX_component|auto_generated|result_node[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst16|LPM_MUX_component|auto_generated|result_node[0]~32 .lut_mask = 16'hA280;
defparam \inst16|LPM_MUX_component|auto_generated|result_node[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read_Register_2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read_Register_2~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Register_2[3]));
// synopsys translate_off
defparam \Read_Register_2[3]~I .input_async_reset = "none";
defparam \Read_Register_2[3]~I .input_power_up = "low";
defparam \Read_Register_2[3]~I .input_register_mode = "none";
defparam \Read_Register_2[3]~I .input_sync_reset = "none";
defparam \Read_Register_2[3]~I .oe_async_reset = "none";
defparam \Read_Register_2[3]~I .oe_power_up = "low";
defparam \Read_Register_2[3]~I .oe_register_mode = "none";
defparam \Read_Register_2[3]~I .oe_sync_reset = "none";
defparam \Read_Register_2[3]~I .operation_mode = "input";
defparam \Read_Register_2[3]~I .output_async_reset = "none";
defparam \Read_Register_2[3]~I .output_power_up = "low";
defparam \Read_Register_2[3]~I .output_register_mode = "none";
defparam \Read_Register_2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read_Register_2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read_Register_2~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Register_2[1]));
// synopsys translate_off
defparam \Read_Register_2[1]~I .input_async_reset = "none";
defparam \Read_Register_2[1]~I .input_power_up = "low";
defparam \Read_Register_2[1]~I .input_register_mode = "none";
defparam \Read_Register_2[1]~I .input_sync_reset = "none";
defparam \Read_Register_2[1]~I .oe_async_reset = "none";
defparam \Read_Register_2[1]~I .oe_power_up = "low";
defparam \Read_Register_2[1]~I .oe_register_mode = "none";
defparam \Read_Register_2[1]~I .oe_sync_reset = "none";
defparam \Read_Register_2[1]~I .operation_mode = "input";
defparam \Read_Register_2[1]~I .output_async_reset = "none";
defparam \Read_Register_2[1]~I .output_power_up = "low";
defparam \Read_Register_2[1]~I .output_register_mode = "none";
defparam \Read_Register_2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read_Register_2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read_Register_2~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Register_2[2]));
// synopsys translate_off
defparam \Read_Register_2[2]~I .input_async_reset = "none";
defparam \Read_Register_2[2]~I .input_power_up = "low";
defparam \Read_Register_2[2]~I .input_register_mode = "none";
defparam \Read_Register_2[2]~I .input_sync_reset = "none";
defparam \Read_Register_2[2]~I .oe_async_reset = "none";
defparam \Read_Register_2[2]~I .oe_power_up = "low";
defparam \Read_Register_2[2]~I .oe_register_mode = "none";
defparam \Read_Register_2[2]~I .oe_sync_reset = "none";
defparam \Read_Register_2[2]~I .operation_mode = "input";
defparam \Read_Register_2[2]~I .output_async_reset = "none";
defparam \Read_Register_2[2]~I .output_power_up = "low";
defparam \Read_Register_2[2]~I .output_register_mode = "none";
defparam \Read_Register_2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y13_N16
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[31]~0 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  = (!\Read_Register_2~combout [4] & (!\Read_Register_2~combout [3] & (!\Read_Register_2~combout [1] & !\Read_Register_2~combout [2])))

	.dataa(\Read_Register_2~combout [4]),
	.datab(\Read_Register_2~combout [3]),
	.datac(\Read_Register_2~combout [1]),
	.datad(\Read_Register_2~combout [2]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[31]~0 .lut_mask = 16'h0001;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Read_Register_2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Read_Register_2~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Register_2[0]));
// synopsys translate_off
defparam \Read_Register_2[0]~I .input_async_reset = "none";
defparam \Read_Register_2[0]~I .input_power_up = "low";
defparam \Read_Register_2[0]~I .input_register_mode = "none";
defparam \Read_Register_2[0]~I .input_sync_reset = "none";
defparam \Read_Register_2[0]~I .oe_async_reset = "none";
defparam \Read_Register_2[0]~I .oe_power_up = "low";
defparam \Read_Register_2[0]~I .oe_register_mode = "none";
defparam \Read_Register_2[0]~I .oe_sync_reset = "none";
defparam \Read_Register_2[0]~I .operation_mode = "input";
defparam \Read_Register_2[0]~I .output_async_reset = "none";
defparam \Read_Register_2[0]~I .output_power_up = "low";
defparam \Read_Register_2[0]~I .output_register_mode = "none";
defparam \Read_Register_2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N18
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[31]~1 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[31]~1_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [31])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [31])))))

	.dataa(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst14|dffs [31]),
	.datac(\inst13|dffs [31]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[31]~1 .lut_mask = 16'h88A0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N22
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[30]~2 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[30]~2_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [30])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [30])))))

	.dataa(\inst14|dffs [30]),
	.datab(\Read_Register_2~combout [0]),
	.datac(\inst13|dffs [30]),
	.datad(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[30]~2 .lut_mask = 16'hB800;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N26
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[29]~3 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[29]~3_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [29])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [29])))))

	.dataa(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst14|dffs [29]),
	.datac(\inst13|dffs [29]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[29]~3 .lut_mask = 16'h88A0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N6
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[28]~4 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[28]~4_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [28])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [28])))))

	.dataa(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst14|dffs [28]),
	.datac(\inst13|dffs [28]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[28]~4 .lut_mask = 16'h88A0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N10
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[27]~5 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[27]~5_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [27])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [27])))))

	.dataa(\inst14|dffs [27]),
	.datab(\Read_Register_2~combout [0]),
	.datac(\inst13|dffs [27]),
	.datad(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[27]~5 .lut_mask = 16'hB800;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N30
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[26]~6 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[26]~6_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [26])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [26])))))

	.dataa(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst14|dffs [26]),
	.datac(\inst13|dffs [26]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[26]~6 .lut_mask = 16'h88A0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N2
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[25]~7 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[25]~7_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [25])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [25])))))

	.dataa(\inst14|dffs [25]),
	.datab(\Read_Register_2~combout [0]),
	.datac(\inst13|dffs [25]),
	.datad(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[25]~7 .lut_mask = 16'hB800;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N14
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[24]~8 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[24]~8_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [24])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [24])))))

	.dataa(\inst14|dffs [24]),
	.datab(\Read_Register_2~combout [0]),
	.datac(\inst13|dffs [24]),
	.datad(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[24]~8 .lut_mask = 16'hB800;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N26
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[23]~9 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[23]~9_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [23])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [23])))))

	.dataa(\inst14|dffs [23]),
	.datab(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datac(\inst13|dffs [23]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[23]~9 .lut_mask = 16'h88C0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N30
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[22]~10 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[22]~10_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [22])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [22])))))

	.dataa(\Read_Register_2~combout [0]),
	.datab(\inst14|dffs [22]),
	.datac(\inst13|dffs [22]),
	.datad(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[22]~10 .lut_mask = 16'hD800;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N10
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[21]~11 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[21]~11_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [21])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [21])))))

	.dataa(\inst14|dffs [21]),
	.datab(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datac(\inst13|dffs [21]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[21]~11 .lut_mask = 16'h88C0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N22
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[20]~12 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[20]~12_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [20])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [20])))))

	.dataa(\inst14|dffs [20]),
	.datab(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datac(\inst13|dffs [20]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[20]~12 .lut_mask = 16'h88C0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N18
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[19]~13 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[19]~13_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [19])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [19])))))

	.dataa(\inst14|dffs [19]),
	.datab(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datac(\inst13|dffs [19]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[19]~13 .lut_mask = 16'h88C0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N6
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[18]~14 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[18]~14_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [18])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [18])))))

	.dataa(\inst14|dffs [18]),
	.datab(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datac(\inst13|dffs [18]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[18]~14 .lut_mask = 16'h88C0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N2
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[17]~15 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[17]~15_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [17])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [17])))))

	.dataa(\Read_Register_2~combout [0]),
	.datab(\inst14|dffs [17]),
	.datac(\inst13|dffs [17]),
	.datad(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[17]~15 .lut_mask = 16'hD800;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N14
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[16]~16 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[16]~16_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [16])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [16])))))

	.dataa(\Read_Register_2~combout [0]),
	.datab(\inst14|dffs [16]),
	.datac(\inst13|dffs [16]),
	.datad(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[16]~16 .lut_mask = 16'hD800;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[15]~17 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[15]~17_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & ((\inst14|dffs [15]))) # (!\Read_Register_2~combout [0] & (\inst13|dffs [15]))))

	.dataa(\Read_Register_2~combout [0]),
	.datab(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datac(\inst13|dffs [15]),
	.datad(\inst14|dffs [15]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[15]~17 .lut_mask = 16'hC840;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[14]~18 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[14]~18_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [14])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [14])))))

	.dataa(\inst14|dffs [14]),
	.datab(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datac(\inst13|dffs [14]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[14]~18 .lut_mask = 16'h88C0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[13]~19 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[13]~19_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [13])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [13])))))

	.dataa(\inst14|dffs [13]),
	.datab(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datac(\inst13|dffs [13]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[13]~19 .lut_mask = 16'h88C0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N6
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[12]~20 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[12]~20_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & ((\inst14|dffs [12]))) # (!\Read_Register_2~combout [0] & (\inst13|dffs [12]))))

	.dataa(\Read_Register_2~combout [0]),
	.datab(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datac(\inst13|dffs [12]),
	.datad(\inst14|dffs [12]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[12]~20 .lut_mask = 16'hC840;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N18
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[11]~21 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[11]~21_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [11])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [11])))))

	.dataa(\Read_Register_2~combout [0]),
	.datab(\inst14|dffs [11]),
	.datac(\inst13|dffs [11]),
	.datad(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[11]~21 .lut_mask = 16'hD800;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N14
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[10]~22 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[10]~22_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [10])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [10])))))

	.dataa(\inst14|dffs [10]),
	.datab(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datac(\inst13|dffs [10]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[10]~22 .lut_mask = 16'h88C0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[9]~23 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[9]~23_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [9])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [9])))))

	.dataa(\inst14|dffs [9]),
	.datab(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datac(\inst13|dffs [9]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[9]~23 .lut_mask = 16'h88C0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N26
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[8]~24 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[8]~24_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [8])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [8])))))

	.dataa(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst14|dffs [8]),
	.datac(\inst13|dffs [8]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[8]~24 .lut_mask = 16'h88A0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N22
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[7]~25 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[7]~25_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [7])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [7])))))

	.dataa(\inst14|dffs [7]),
	.datab(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datac(\inst13|dffs [7]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[7]~25 .lut_mask = 16'h88C0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N10
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[6]~26 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[6]~26_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [6])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [6])))))

	.dataa(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst14|dffs [6]),
	.datac(\inst13|dffs [6]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[6]~26 .lut_mask = 16'h88A0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N6
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[5]~27 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[5]~27_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [5])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [5])))))

	.dataa(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst14|dffs [5]),
	.datac(\inst13|dffs [5]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[5]~27 .lut_mask = 16'h88A0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N2
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[4]~28 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[4]~28_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [4])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [4])))))

	.dataa(\inst14|dffs [4]),
	.datab(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datac(\inst13|dffs [4]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[4]~28 .lut_mask = 16'h88C0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N30
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[3]~29 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[3]~29_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [3])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [3])))))

	.dataa(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst14|dffs [3]),
	.datac(\inst13|dffs [3]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[3]~29 .lut_mask = 16'h88A0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N18
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[2]~30 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[2]~30_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [2])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [2])))))

	.dataa(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst14|dffs [2]),
	.datac(\inst13|dffs [2]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[2]~30 .lut_mask = 16'h88A0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N14
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[1]~31 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[1]~31_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [1])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [1])))))

	.dataa(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.datab(\inst14|dffs [1]),
	.datac(\inst13|dffs [1]),
	.datad(\Read_Register_2~combout [0]),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[1]~31 .lut_mask = 16'h88A0;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N30
cycloneii_lcell_comb \inst17|LPM_MUX_component|auto_generated|result_node[0]~32 (
// Equation(s):
// \inst17|LPM_MUX_component|auto_generated|result_node[0]~32_combout  = (\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout  & ((\Read_Register_2~combout [0] & (\inst14|dffs [0])) # (!\Read_Register_2~combout [0] & ((\inst13|dffs [0])))))

	.dataa(\Read_Register_2~combout [0]),
	.datab(\inst14|dffs [0]),
	.datac(\inst13|dffs [0]),
	.datad(\inst17|LPM_MUX_component|auto_generated|result_node[31]~0_combout ),
	.cin(gnd),
	.combout(\inst17|LPM_MUX_component|auto_generated|result_node[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \inst17|LPM_MUX_component|auto_generated|result_node[0]~32 .lut_mask = 16'hD800;
defparam \inst17|LPM_MUX_component|auto_generated|result_node[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[31]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[31]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[31]));
// synopsys translate_off
defparam \Read_Data_1[31]~I .input_async_reset = "none";
defparam \Read_Data_1[31]~I .input_power_up = "low";
defparam \Read_Data_1[31]~I .input_register_mode = "none";
defparam \Read_Data_1[31]~I .input_sync_reset = "none";
defparam \Read_Data_1[31]~I .oe_async_reset = "none";
defparam \Read_Data_1[31]~I .oe_power_up = "low";
defparam \Read_Data_1[31]~I .oe_register_mode = "none";
defparam \Read_Data_1[31]~I .oe_sync_reset = "none";
defparam \Read_Data_1[31]~I .operation_mode = "output";
defparam \Read_Data_1[31]~I .output_async_reset = "none";
defparam \Read_Data_1[31]~I .output_power_up = "low";
defparam \Read_Data_1[31]~I .output_register_mode = "none";
defparam \Read_Data_1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[30]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[30]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[30]));
// synopsys translate_off
defparam \Read_Data_1[30]~I .input_async_reset = "none";
defparam \Read_Data_1[30]~I .input_power_up = "low";
defparam \Read_Data_1[30]~I .input_register_mode = "none";
defparam \Read_Data_1[30]~I .input_sync_reset = "none";
defparam \Read_Data_1[30]~I .oe_async_reset = "none";
defparam \Read_Data_1[30]~I .oe_power_up = "low";
defparam \Read_Data_1[30]~I .oe_register_mode = "none";
defparam \Read_Data_1[30]~I .oe_sync_reset = "none";
defparam \Read_Data_1[30]~I .operation_mode = "output";
defparam \Read_Data_1[30]~I .output_async_reset = "none";
defparam \Read_Data_1[30]~I .output_power_up = "low";
defparam \Read_Data_1[30]~I .output_register_mode = "none";
defparam \Read_Data_1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[29]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[29]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[29]));
// synopsys translate_off
defparam \Read_Data_1[29]~I .input_async_reset = "none";
defparam \Read_Data_1[29]~I .input_power_up = "low";
defparam \Read_Data_1[29]~I .input_register_mode = "none";
defparam \Read_Data_1[29]~I .input_sync_reset = "none";
defparam \Read_Data_1[29]~I .oe_async_reset = "none";
defparam \Read_Data_1[29]~I .oe_power_up = "low";
defparam \Read_Data_1[29]~I .oe_register_mode = "none";
defparam \Read_Data_1[29]~I .oe_sync_reset = "none";
defparam \Read_Data_1[29]~I .operation_mode = "output";
defparam \Read_Data_1[29]~I .output_async_reset = "none";
defparam \Read_Data_1[29]~I .output_power_up = "low";
defparam \Read_Data_1[29]~I .output_register_mode = "none";
defparam \Read_Data_1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[28]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[28]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[28]));
// synopsys translate_off
defparam \Read_Data_1[28]~I .input_async_reset = "none";
defparam \Read_Data_1[28]~I .input_power_up = "low";
defparam \Read_Data_1[28]~I .input_register_mode = "none";
defparam \Read_Data_1[28]~I .input_sync_reset = "none";
defparam \Read_Data_1[28]~I .oe_async_reset = "none";
defparam \Read_Data_1[28]~I .oe_power_up = "low";
defparam \Read_Data_1[28]~I .oe_register_mode = "none";
defparam \Read_Data_1[28]~I .oe_sync_reset = "none";
defparam \Read_Data_1[28]~I .operation_mode = "output";
defparam \Read_Data_1[28]~I .output_async_reset = "none";
defparam \Read_Data_1[28]~I .output_power_up = "low";
defparam \Read_Data_1[28]~I .output_register_mode = "none";
defparam \Read_Data_1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[27]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[27]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[27]));
// synopsys translate_off
defparam \Read_Data_1[27]~I .input_async_reset = "none";
defparam \Read_Data_1[27]~I .input_power_up = "low";
defparam \Read_Data_1[27]~I .input_register_mode = "none";
defparam \Read_Data_1[27]~I .input_sync_reset = "none";
defparam \Read_Data_1[27]~I .oe_async_reset = "none";
defparam \Read_Data_1[27]~I .oe_power_up = "low";
defparam \Read_Data_1[27]~I .oe_register_mode = "none";
defparam \Read_Data_1[27]~I .oe_sync_reset = "none";
defparam \Read_Data_1[27]~I .operation_mode = "output";
defparam \Read_Data_1[27]~I .output_async_reset = "none";
defparam \Read_Data_1[27]~I .output_power_up = "low";
defparam \Read_Data_1[27]~I .output_register_mode = "none";
defparam \Read_Data_1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[26]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[26]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[26]));
// synopsys translate_off
defparam \Read_Data_1[26]~I .input_async_reset = "none";
defparam \Read_Data_1[26]~I .input_power_up = "low";
defparam \Read_Data_1[26]~I .input_register_mode = "none";
defparam \Read_Data_1[26]~I .input_sync_reset = "none";
defparam \Read_Data_1[26]~I .oe_async_reset = "none";
defparam \Read_Data_1[26]~I .oe_power_up = "low";
defparam \Read_Data_1[26]~I .oe_register_mode = "none";
defparam \Read_Data_1[26]~I .oe_sync_reset = "none";
defparam \Read_Data_1[26]~I .operation_mode = "output";
defparam \Read_Data_1[26]~I .output_async_reset = "none";
defparam \Read_Data_1[26]~I .output_power_up = "low";
defparam \Read_Data_1[26]~I .output_register_mode = "none";
defparam \Read_Data_1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[25]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[25]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[25]));
// synopsys translate_off
defparam \Read_Data_1[25]~I .input_async_reset = "none";
defparam \Read_Data_1[25]~I .input_power_up = "low";
defparam \Read_Data_1[25]~I .input_register_mode = "none";
defparam \Read_Data_1[25]~I .input_sync_reset = "none";
defparam \Read_Data_1[25]~I .oe_async_reset = "none";
defparam \Read_Data_1[25]~I .oe_power_up = "low";
defparam \Read_Data_1[25]~I .oe_register_mode = "none";
defparam \Read_Data_1[25]~I .oe_sync_reset = "none";
defparam \Read_Data_1[25]~I .operation_mode = "output";
defparam \Read_Data_1[25]~I .output_async_reset = "none";
defparam \Read_Data_1[25]~I .output_power_up = "low";
defparam \Read_Data_1[25]~I .output_register_mode = "none";
defparam \Read_Data_1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[24]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[24]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[24]));
// synopsys translate_off
defparam \Read_Data_1[24]~I .input_async_reset = "none";
defparam \Read_Data_1[24]~I .input_power_up = "low";
defparam \Read_Data_1[24]~I .input_register_mode = "none";
defparam \Read_Data_1[24]~I .input_sync_reset = "none";
defparam \Read_Data_1[24]~I .oe_async_reset = "none";
defparam \Read_Data_1[24]~I .oe_power_up = "low";
defparam \Read_Data_1[24]~I .oe_register_mode = "none";
defparam \Read_Data_1[24]~I .oe_sync_reset = "none";
defparam \Read_Data_1[24]~I .operation_mode = "output";
defparam \Read_Data_1[24]~I .output_async_reset = "none";
defparam \Read_Data_1[24]~I .output_power_up = "low";
defparam \Read_Data_1[24]~I .output_register_mode = "none";
defparam \Read_Data_1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[23]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[23]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[23]));
// synopsys translate_off
defparam \Read_Data_1[23]~I .input_async_reset = "none";
defparam \Read_Data_1[23]~I .input_power_up = "low";
defparam \Read_Data_1[23]~I .input_register_mode = "none";
defparam \Read_Data_1[23]~I .input_sync_reset = "none";
defparam \Read_Data_1[23]~I .oe_async_reset = "none";
defparam \Read_Data_1[23]~I .oe_power_up = "low";
defparam \Read_Data_1[23]~I .oe_register_mode = "none";
defparam \Read_Data_1[23]~I .oe_sync_reset = "none";
defparam \Read_Data_1[23]~I .operation_mode = "output";
defparam \Read_Data_1[23]~I .output_async_reset = "none";
defparam \Read_Data_1[23]~I .output_power_up = "low";
defparam \Read_Data_1[23]~I .output_register_mode = "none";
defparam \Read_Data_1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[22]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[22]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[22]));
// synopsys translate_off
defparam \Read_Data_1[22]~I .input_async_reset = "none";
defparam \Read_Data_1[22]~I .input_power_up = "low";
defparam \Read_Data_1[22]~I .input_register_mode = "none";
defparam \Read_Data_1[22]~I .input_sync_reset = "none";
defparam \Read_Data_1[22]~I .oe_async_reset = "none";
defparam \Read_Data_1[22]~I .oe_power_up = "low";
defparam \Read_Data_1[22]~I .oe_register_mode = "none";
defparam \Read_Data_1[22]~I .oe_sync_reset = "none";
defparam \Read_Data_1[22]~I .operation_mode = "output";
defparam \Read_Data_1[22]~I .output_async_reset = "none";
defparam \Read_Data_1[22]~I .output_power_up = "low";
defparam \Read_Data_1[22]~I .output_register_mode = "none";
defparam \Read_Data_1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[21]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[21]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[21]));
// synopsys translate_off
defparam \Read_Data_1[21]~I .input_async_reset = "none";
defparam \Read_Data_1[21]~I .input_power_up = "low";
defparam \Read_Data_1[21]~I .input_register_mode = "none";
defparam \Read_Data_1[21]~I .input_sync_reset = "none";
defparam \Read_Data_1[21]~I .oe_async_reset = "none";
defparam \Read_Data_1[21]~I .oe_power_up = "low";
defparam \Read_Data_1[21]~I .oe_register_mode = "none";
defparam \Read_Data_1[21]~I .oe_sync_reset = "none";
defparam \Read_Data_1[21]~I .operation_mode = "output";
defparam \Read_Data_1[21]~I .output_async_reset = "none";
defparam \Read_Data_1[21]~I .output_power_up = "low";
defparam \Read_Data_1[21]~I .output_register_mode = "none";
defparam \Read_Data_1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[20]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[20]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[20]));
// synopsys translate_off
defparam \Read_Data_1[20]~I .input_async_reset = "none";
defparam \Read_Data_1[20]~I .input_power_up = "low";
defparam \Read_Data_1[20]~I .input_register_mode = "none";
defparam \Read_Data_1[20]~I .input_sync_reset = "none";
defparam \Read_Data_1[20]~I .oe_async_reset = "none";
defparam \Read_Data_1[20]~I .oe_power_up = "low";
defparam \Read_Data_1[20]~I .oe_register_mode = "none";
defparam \Read_Data_1[20]~I .oe_sync_reset = "none";
defparam \Read_Data_1[20]~I .operation_mode = "output";
defparam \Read_Data_1[20]~I .output_async_reset = "none";
defparam \Read_Data_1[20]~I .output_power_up = "low";
defparam \Read_Data_1[20]~I .output_register_mode = "none";
defparam \Read_Data_1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[19]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[19]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[19]));
// synopsys translate_off
defparam \Read_Data_1[19]~I .input_async_reset = "none";
defparam \Read_Data_1[19]~I .input_power_up = "low";
defparam \Read_Data_1[19]~I .input_register_mode = "none";
defparam \Read_Data_1[19]~I .input_sync_reset = "none";
defparam \Read_Data_1[19]~I .oe_async_reset = "none";
defparam \Read_Data_1[19]~I .oe_power_up = "low";
defparam \Read_Data_1[19]~I .oe_register_mode = "none";
defparam \Read_Data_1[19]~I .oe_sync_reset = "none";
defparam \Read_Data_1[19]~I .operation_mode = "output";
defparam \Read_Data_1[19]~I .output_async_reset = "none";
defparam \Read_Data_1[19]~I .output_power_up = "low";
defparam \Read_Data_1[19]~I .output_register_mode = "none";
defparam \Read_Data_1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[18]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[18]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[18]));
// synopsys translate_off
defparam \Read_Data_1[18]~I .input_async_reset = "none";
defparam \Read_Data_1[18]~I .input_power_up = "low";
defparam \Read_Data_1[18]~I .input_register_mode = "none";
defparam \Read_Data_1[18]~I .input_sync_reset = "none";
defparam \Read_Data_1[18]~I .oe_async_reset = "none";
defparam \Read_Data_1[18]~I .oe_power_up = "low";
defparam \Read_Data_1[18]~I .oe_register_mode = "none";
defparam \Read_Data_1[18]~I .oe_sync_reset = "none";
defparam \Read_Data_1[18]~I .operation_mode = "output";
defparam \Read_Data_1[18]~I .output_async_reset = "none";
defparam \Read_Data_1[18]~I .output_power_up = "low";
defparam \Read_Data_1[18]~I .output_register_mode = "none";
defparam \Read_Data_1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[17]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[17]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[17]));
// synopsys translate_off
defparam \Read_Data_1[17]~I .input_async_reset = "none";
defparam \Read_Data_1[17]~I .input_power_up = "low";
defparam \Read_Data_1[17]~I .input_register_mode = "none";
defparam \Read_Data_1[17]~I .input_sync_reset = "none";
defparam \Read_Data_1[17]~I .oe_async_reset = "none";
defparam \Read_Data_1[17]~I .oe_power_up = "low";
defparam \Read_Data_1[17]~I .oe_register_mode = "none";
defparam \Read_Data_1[17]~I .oe_sync_reset = "none";
defparam \Read_Data_1[17]~I .operation_mode = "output";
defparam \Read_Data_1[17]~I .output_async_reset = "none";
defparam \Read_Data_1[17]~I .output_power_up = "low";
defparam \Read_Data_1[17]~I .output_register_mode = "none";
defparam \Read_Data_1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[16]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[16]));
// synopsys translate_off
defparam \Read_Data_1[16]~I .input_async_reset = "none";
defparam \Read_Data_1[16]~I .input_power_up = "low";
defparam \Read_Data_1[16]~I .input_register_mode = "none";
defparam \Read_Data_1[16]~I .input_sync_reset = "none";
defparam \Read_Data_1[16]~I .oe_async_reset = "none";
defparam \Read_Data_1[16]~I .oe_power_up = "low";
defparam \Read_Data_1[16]~I .oe_register_mode = "none";
defparam \Read_Data_1[16]~I .oe_sync_reset = "none";
defparam \Read_Data_1[16]~I .operation_mode = "output";
defparam \Read_Data_1[16]~I .output_async_reset = "none";
defparam \Read_Data_1[16]~I .output_power_up = "low";
defparam \Read_Data_1[16]~I .output_register_mode = "none";
defparam \Read_Data_1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[15]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[15]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[15]));
// synopsys translate_off
defparam \Read_Data_1[15]~I .input_async_reset = "none";
defparam \Read_Data_1[15]~I .input_power_up = "low";
defparam \Read_Data_1[15]~I .input_register_mode = "none";
defparam \Read_Data_1[15]~I .input_sync_reset = "none";
defparam \Read_Data_1[15]~I .oe_async_reset = "none";
defparam \Read_Data_1[15]~I .oe_power_up = "low";
defparam \Read_Data_1[15]~I .oe_register_mode = "none";
defparam \Read_Data_1[15]~I .oe_sync_reset = "none";
defparam \Read_Data_1[15]~I .operation_mode = "output";
defparam \Read_Data_1[15]~I .output_async_reset = "none";
defparam \Read_Data_1[15]~I .output_power_up = "low";
defparam \Read_Data_1[15]~I .output_register_mode = "none";
defparam \Read_Data_1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[14]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[14]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[14]));
// synopsys translate_off
defparam \Read_Data_1[14]~I .input_async_reset = "none";
defparam \Read_Data_1[14]~I .input_power_up = "low";
defparam \Read_Data_1[14]~I .input_register_mode = "none";
defparam \Read_Data_1[14]~I .input_sync_reset = "none";
defparam \Read_Data_1[14]~I .oe_async_reset = "none";
defparam \Read_Data_1[14]~I .oe_power_up = "low";
defparam \Read_Data_1[14]~I .oe_register_mode = "none";
defparam \Read_Data_1[14]~I .oe_sync_reset = "none";
defparam \Read_Data_1[14]~I .operation_mode = "output";
defparam \Read_Data_1[14]~I .output_async_reset = "none";
defparam \Read_Data_1[14]~I .output_power_up = "low";
defparam \Read_Data_1[14]~I .output_register_mode = "none";
defparam \Read_Data_1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[13]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[13]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[13]));
// synopsys translate_off
defparam \Read_Data_1[13]~I .input_async_reset = "none";
defparam \Read_Data_1[13]~I .input_power_up = "low";
defparam \Read_Data_1[13]~I .input_register_mode = "none";
defparam \Read_Data_1[13]~I .input_sync_reset = "none";
defparam \Read_Data_1[13]~I .oe_async_reset = "none";
defparam \Read_Data_1[13]~I .oe_power_up = "low";
defparam \Read_Data_1[13]~I .oe_register_mode = "none";
defparam \Read_Data_1[13]~I .oe_sync_reset = "none";
defparam \Read_Data_1[13]~I .operation_mode = "output";
defparam \Read_Data_1[13]~I .output_async_reset = "none";
defparam \Read_Data_1[13]~I .output_power_up = "low";
defparam \Read_Data_1[13]~I .output_register_mode = "none";
defparam \Read_Data_1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[12]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[12]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[12]));
// synopsys translate_off
defparam \Read_Data_1[12]~I .input_async_reset = "none";
defparam \Read_Data_1[12]~I .input_power_up = "low";
defparam \Read_Data_1[12]~I .input_register_mode = "none";
defparam \Read_Data_1[12]~I .input_sync_reset = "none";
defparam \Read_Data_1[12]~I .oe_async_reset = "none";
defparam \Read_Data_1[12]~I .oe_power_up = "low";
defparam \Read_Data_1[12]~I .oe_register_mode = "none";
defparam \Read_Data_1[12]~I .oe_sync_reset = "none";
defparam \Read_Data_1[12]~I .operation_mode = "output";
defparam \Read_Data_1[12]~I .output_async_reset = "none";
defparam \Read_Data_1[12]~I .output_power_up = "low";
defparam \Read_Data_1[12]~I .output_register_mode = "none";
defparam \Read_Data_1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[11]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[11]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[11]));
// synopsys translate_off
defparam \Read_Data_1[11]~I .input_async_reset = "none";
defparam \Read_Data_1[11]~I .input_power_up = "low";
defparam \Read_Data_1[11]~I .input_register_mode = "none";
defparam \Read_Data_1[11]~I .input_sync_reset = "none";
defparam \Read_Data_1[11]~I .oe_async_reset = "none";
defparam \Read_Data_1[11]~I .oe_power_up = "low";
defparam \Read_Data_1[11]~I .oe_register_mode = "none";
defparam \Read_Data_1[11]~I .oe_sync_reset = "none";
defparam \Read_Data_1[11]~I .operation_mode = "output";
defparam \Read_Data_1[11]~I .output_async_reset = "none";
defparam \Read_Data_1[11]~I .output_power_up = "low";
defparam \Read_Data_1[11]~I .output_register_mode = "none";
defparam \Read_Data_1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[10]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[10]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[10]));
// synopsys translate_off
defparam \Read_Data_1[10]~I .input_async_reset = "none";
defparam \Read_Data_1[10]~I .input_power_up = "low";
defparam \Read_Data_1[10]~I .input_register_mode = "none";
defparam \Read_Data_1[10]~I .input_sync_reset = "none";
defparam \Read_Data_1[10]~I .oe_async_reset = "none";
defparam \Read_Data_1[10]~I .oe_power_up = "low";
defparam \Read_Data_1[10]~I .oe_register_mode = "none";
defparam \Read_Data_1[10]~I .oe_sync_reset = "none";
defparam \Read_Data_1[10]~I .operation_mode = "output";
defparam \Read_Data_1[10]~I .output_async_reset = "none";
defparam \Read_Data_1[10]~I .output_power_up = "low";
defparam \Read_Data_1[10]~I .output_register_mode = "none";
defparam \Read_Data_1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[9]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[9]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[9]));
// synopsys translate_off
defparam \Read_Data_1[9]~I .input_async_reset = "none";
defparam \Read_Data_1[9]~I .input_power_up = "low";
defparam \Read_Data_1[9]~I .input_register_mode = "none";
defparam \Read_Data_1[9]~I .input_sync_reset = "none";
defparam \Read_Data_1[9]~I .oe_async_reset = "none";
defparam \Read_Data_1[9]~I .oe_power_up = "low";
defparam \Read_Data_1[9]~I .oe_register_mode = "none";
defparam \Read_Data_1[9]~I .oe_sync_reset = "none";
defparam \Read_Data_1[9]~I .operation_mode = "output";
defparam \Read_Data_1[9]~I .output_async_reset = "none";
defparam \Read_Data_1[9]~I .output_power_up = "low";
defparam \Read_Data_1[9]~I .output_register_mode = "none";
defparam \Read_Data_1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[8]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[8]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[8]));
// synopsys translate_off
defparam \Read_Data_1[8]~I .input_async_reset = "none";
defparam \Read_Data_1[8]~I .input_power_up = "low";
defparam \Read_Data_1[8]~I .input_register_mode = "none";
defparam \Read_Data_1[8]~I .input_sync_reset = "none";
defparam \Read_Data_1[8]~I .oe_async_reset = "none";
defparam \Read_Data_1[8]~I .oe_power_up = "low";
defparam \Read_Data_1[8]~I .oe_register_mode = "none";
defparam \Read_Data_1[8]~I .oe_sync_reset = "none";
defparam \Read_Data_1[8]~I .operation_mode = "output";
defparam \Read_Data_1[8]~I .output_async_reset = "none";
defparam \Read_Data_1[8]~I .output_power_up = "low";
defparam \Read_Data_1[8]~I .output_register_mode = "none";
defparam \Read_Data_1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[7]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[7]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[7]));
// synopsys translate_off
defparam \Read_Data_1[7]~I .input_async_reset = "none";
defparam \Read_Data_1[7]~I .input_power_up = "low";
defparam \Read_Data_1[7]~I .input_register_mode = "none";
defparam \Read_Data_1[7]~I .input_sync_reset = "none";
defparam \Read_Data_1[7]~I .oe_async_reset = "none";
defparam \Read_Data_1[7]~I .oe_power_up = "low";
defparam \Read_Data_1[7]~I .oe_register_mode = "none";
defparam \Read_Data_1[7]~I .oe_sync_reset = "none";
defparam \Read_Data_1[7]~I .operation_mode = "output";
defparam \Read_Data_1[7]~I .output_async_reset = "none";
defparam \Read_Data_1[7]~I .output_power_up = "low";
defparam \Read_Data_1[7]~I .output_register_mode = "none";
defparam \Read_Data_1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[6]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[6]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[6]));
// synopsys translate_off
defparam \Read_Data_1[6]~I .input_async_reset = "none";
defparam \Read_Data_1[6]~I .input_power_up = "low";
defparam \Read_Data_1[6]~I .input_register_mode = "none";
defparam \Read_Data_1[6]~I .input_sync_reset = "none";
defparam \Read_Data_1[6]~I .oe_async_reset = "none";
defparam \Read_Data_1[6]~I .oe_power_up = "low";
defparam \Read_Data_1[6]~I .oe_register_mode = "none";
defparam \Read_Data_1[6]~I .oe_sync_reset = "none";
defparam \Read_Data_1[6]~I .operation_mode = "output";
defparam \Read_Data_1[6]~I .output_async_reset = "none";
defparam \Read_Data_1[6]~I .output_power_up = "low";
defparam \Read_Data_1[6]~I .output_register_mode = "none";
defparam \Read_Data_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[5]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[5]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[5]));
// synopsys translate_off
defparam \Read_Data_1[5]~I .input_async_reset = "none";
defparam \Read_Data_1[5]~I .input_power_up = "low";
defparam \Read_Data_1[5]~I .input_register_mode = "none";
defparam \Read_Data_1[5]~I .input_sync_reset = "none";
defparam \Read_Data_1[5]~I .oe_async_reset = "none";
defparam \Read_Data_1[5]~I .oe_power_up = "low";
defparam \Read_Data_1[5]~I .oe_register_mode = "none";
defparam \Read_Data_1[5]~I .oe_sync_reset = "none";
defparam \Read_Data_1[5]~I .operation_mode = "output";
defparam \Read_Data_1[5]~I .output_async_reset = "none";
defparam \Read_Data_1[5]~I .output_power_up = "low";
defparam \Read_Data_1[5]~I .output_register_mode = "none";
defparam \Read_Data_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[4]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[4]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[4]));
// synopsys translate_off
defparam \Read_Data_1[4]~I .input_async_reset = "none";
defparam \Read_Data_1[4]~I .input_power_up = "low";
defparam \Read_Data_1[4]~I .input_register_mode = "none";
defparam \Read_Data_1[4]~I .input_sync_reset = "none";
defparam \Read_Data_1[4]~I .oe_async_reset = "none";
defparam \Read_Data_1[4]~I .oe_power_up = "low";
defparam \Read_Data_1[4]~I .oe_register_mode = "none";
defparam \Read_Data_1[4]~I .oe_sync_reset = "none";
defparam \Read_Data_1[4]~I .operation_mode = "output";
defparam \Read_Data_1[4]~I .output_async_reset = "none";
defparam \Read_Data_1[4]~I .output_power_up = "low";
defparam \Read_Data_1[4]~I .output_register_mode = "none";
defparam \Read_Data_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[3]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[3]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[3]));
// synopsys translate_off
defparam \Read_Data_1[3]~I .input_async_reset = "none";
defparam \Read_Data_1[3]~I .input_power_up = "low";
defparam \Read_Data_1[3]~I .input_register_mode = "none";
defparam \Read_Data_1[3]~I .input_sync_reset = "none";
defparam \Read_Data_1[3]~I .oe_async_reset = "none";
defparam \Read_Data_1[3]~I .oe_power_up = "low";
defparam \Read_Data_1[3]~I .oe_register_mode = "none";
defparam \Read_Data_1[3]~I .oe_sync_reset = "none";
defparam \Read_Data_1[3]~I .operation_mode = "output";
defparam \Read_Data_1[3]~I .output_async_reset = "none";
defparam \Read_Data_1[3]~I .output_power_up = "low";
defparam \Read_Data_1[3]~I .output_register_mode = "none";
defparam \Read_Data_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[2]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[2]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[2]));
// synopsys translate_off
defparam \Read_Data_1[2]~I .input_async_reset = "none";
defparam \Read_Data_1[2]~I .input_power_up = "low";
defparam \Read_Data_1[2]~I .input_register_mode = "none";
defparam \Read_Data_1[2]~I .input_sync_reset = "none";
defparam \Read_Data_1[2]~I .oe_async_reset = "none";
defparam \Read_Data_1[2]~I .oe_power_up = "low";
defparam \Read_Data_1[2]~I .oe_register_mode = "none";
defparam \Read_Data_1[2]~I .oe_sync_reset = "none";
defparam \Read_Data_1[2]~I .operation_mode = "output";
defparam \Read_Data_1[2]~I .output_async_reset = "none";
defparam \Read_Data_1[2]~I .output_power_up = "low";
defparam \Read_Data_1[2]~I .output_register_mode = "none";
defparam \Read_Data_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[1]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[1]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[1]));
// synopsys translate_off
defparam \Read_Data_1[1]~I .input_async_reset = "none";
defparam \Read_Data_1[1]~I .input_power_up = "low";
defparam \Read_Data_1[1]~I .input_register_mode = "none";
defparam \Read_Data_1[1]~I .input_sync_reset = "none";
defparam \Read_Data_1[1]~I .oe_async_reset = "none";
defparam \Read_Data_1[1]~I .oe_power_up = "low";
defparam \Read_Data_1[1]~I .oe_register_mode = "none";
defparam \Read_Data_1[1]~I .oe_sync_reset = "none";
defparam \Read_Data_1[1]~I .operation_mode = "output";
defparam \Read_Data_1[1]~I .output_async_reset = "none";
defparam \Read_Data_1[1]~I .output_power_up = "low";
defparam \Read_Data_1[1]~I .output_register_mode = "none";
defparam \Read_Data_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1[0]~I (
	.datain(\inst16|LPM_MUX_component|auto_generated|result_node[0]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1[0]));
// synopsys translate_off
defparam \Read_Data_1[0]~I .input_async_reset = "none";
defparam \Read_Data_1[0]~I .input_power_up = "low";
defparam \Read_Data_1[0]~I .input_register_mode = "none";
defparam \Read_Data_1[0]~I .input_sync_reset = "none";
defparam \Read_Data_1[0]~I .oe_async_reset = "none";
defparam \Read_Data_1[0]~I .oe_power_up = "low";
defparam \Read_Data_1[0]~I .oe_register_mode = "none";
defparam \Read_Data_1[0]~I .oe_sync_reset = "none";
defparam \Read_Data_1[0]~I .operation_mode = "output";
defparam \Read_Data_1[0]~I .output_async_reset = "none";
defparam \Read_Data_1[0]~I .output_power_up = "low";
defparam \Read_Data_1[0]~I .output_register_mode = "none";
defparam \Read_Data_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[31]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[31]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[31]));
// synopsys translate_off
defparam \Read_Data_2[31]~I .input_async_reset = "none";
defparam \Read_Data_2[31]~I .input_power_up = "low";
defparam \Read_Data_2[31]~I .input_register_mode = "none";
defparam \Read_Data_2[31]~I .input_sync_reset = "none";
defparam \Read_Data_2[31]~I .oe_async_reset = "none";
defparam \Read_Data_2[31]~I .oe_power_up = "low";
defparam \Read_Data_2[31]~I .oe_register_mode = "none";
defparam \Read_Data_2[31]~I .oe_sync_reset = "none";
defparam \Read_Data_2[31]~I .operation_mode = "output";
defparam \Read_Data_2[31]~I .output_async_reset = "none";
defparam \Read_Data_2[31]~I .output_power_up = "low";
defparam \Read_Data_2[31]~I .output_register_mode = "none";
defparam \Read_Data_2[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[30]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[30]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[30]));
// synopsys translate_off
defparam \Read_Data_2[30]~I .input_async_reset = "none";
defparam \Read_Data_2[30]~I .input_power_up = "low";
defparam \Read_Data_2[30]~I .input_register_mode = "none";
defparam \Read_Data_2[30]~I .input_sync_reset = "none";
defparam \Read_Data_2[30]~I .oe_async_reset = "none";
defparam \Read_Data_2[30]~I .oe_power_up = "low";
defparam \Read_Data_2[30]~I .oe_register_mode = "none";
defparam \Read_Data_2[30]~I .oe_sync_reset = "none";
defparam \Read_Data_2[30]~I .operation_mode = "output";
defparam \Read_Data_2[30]~I .output_async_reset = "none";
defparam \Read_Data_2[30]~I .output_power_up = "low";
defparam \Read_Data_2[30]~I .output_register_mode = "none";
defparam \Read_Data_2[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[29]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[29]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[29]));
// synopsys translate_off
defparam \Read_Data_2[29]~I .input_async_reset = "none";
defparam \Read_Data_2[29]~I .input_power_up = "low";
defparam \Read_Data_2[29]~I .input_register_mode = "none";
defparam \Read_Data_2[29]~I .input_sync_reset = "none";
defparam \Read_Data_2[29]~I .oe_async_reset = "none";
defparam \Read_Data_2[29]~I .oe_power_up = "low";
defparam \Read_Data_2[29]~I .oe_register_mode = "none";
defparam \Read_Data_2[29]~I .oe_sync_reset = "none";
defparam \Read_Data_2[29]~I .operation_mode = "output";
defparam \Read_Data_2[29]~I .output_async_reset = "none";
defparam \Read_Data_2[29]~I .output_power_up = "low";
defparam \Read_Data_2[29]~I .output_register_mode = "none";
defparam \Read_Data_2[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[28]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[28]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[28]));
// synopsys translate_off
defparam \Read_Data_2[28]~I .input_async_reset = "none";
defparam \Read_Data_2[28]~I .input_power_up = "low";
defparam \Read_Data_2[28]~I .input_register_mode = "none";
defparam \Read_Data_2[28]~I .input_sync_reset = "none";
defparam \Read_Data_2[28]~I .oe_async_reset = "none";
defparam \Read_Data_2[28]~I .oe_power_up = "low";
defparam \Read_Data_2[28]~I .oe_register_mode = "none";
defparam \Read_Data_2[28]~I .oe_sync_reset = "none";
defparam \Read_Data_2[28]~I .operation_mode = "output";
defparam \Read_Data_2[28]~I .output_async_reset = "none";
defparam \Read_Data_2[28]~I .output_power_up = "low";
defparam \Read_Data_2[28]~I .output_register_mode = "none";
defparam \Read_Data_2[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[27]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[27]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[27]));
// synopsys translate_off
defparam \Read_Data_2[27]~I .input_async_reset = "none";
defparam \Read_Data_2[27]~I .input_power_up = "low";
defparam \Read_Data_2[27]~I .input_register_mode = "none";
defparam \Read_Data_2[27]~I .input_sync_reset = "none";
defparam \Read_Data_2[27]~I .oe_async_reset = "none";
defparam \Read_Data_2[27]~I .oe_power_up = "low";
defparam \Read_Data_2[27]~I .oe_register_mode = "none";
defparam \Read_Data_2[27]~I .oe_sync_reset = "none";
defparam \Read_Data_2[27]~I .operation_mode = "output";
defparam \Read_Data_2[27]~I .output_async_reset = "none";
defparam \Read_Data_2[27]~I .output_power_up = "low";
defparam \Read_Data_2[27]~I .output_register_mode = "none";
defparam \Read_Data_2[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[26]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[26]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[26]));
// synopsys translate_off
defparam \Read_Data_2[26]~I .input_async_reset = "none";
defparam \Read_Data_2[26]~I .input_power_up = "low";
defparam \Read_Data_2[26]~I .input_register_mode = "none";
defparam \Read_Data_2[26]~I .input_sync_reset = "none";
defparam \Read_Data_2[26]~I .oe_async_reset = "none";
defparam \Read_Data_2[26]~I .oe_power_up = "low";
defparam \Read_Data_2[26]~I .oe_register_mode = "none";
defparam \Read_Data_2[26]~I .oe_sync_reset = "none";
defparam \Read_Data_2[26]~I .operation_mode = "output";
defparam \Read_Data_2[26]~I .output_async_reset = "none";
defparam \Read_Data_2[26]~I .output_power_up = "low";
defparam \Read_Data_2[26]~I .output_register_mode = "none";
defparam \Read_Data_2[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[25]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[25]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[25]));
// synopsys translate_off
defparam \Read_Data_2[25]~I .input_async_reset = "none";
defparam \Read_Data_2[25]~I .input_power_up = "low";
defparam \Read_Data_2[25]~I .input_register_mode = "none";
defparam \Read_Data_2[25]~I .input_sync_reset = "none";
defparam \Read_Data_2[25]~I .oe_async_reset = "none";
defparam \Read_Data_2[25]~I .oe_power_up = "low";
defparam \Read_Data_2[25]~I .oe_register_mode = "none";
defparam \Read_Data_2[25]~I .oe_sync_reset = "none";
defparam \Read_Data_2[25]~I .operation_mode = "output";
defparam \Read_Data_2[25]~I .output_async_reset = "none";
defparam \Read_Data_2[25]~I .output_power_up = "low";
defparam \Read_Data_2[25]~I .output_register_mode = "none";
defparam \Read_Data_2[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[24]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[24]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[24]));
// synopsys translate_off
defparam \Read_Data_2[24]~I .input_async_reset = "none";
defparam \Read_Data_2[24]~I .input_power_up = "low";
defparam \Read_Data_2[24]~I .input_register_mode = "none";
defparam \Read_Data_2[24]~I .input_sync_reset = "none";
defparam \Read_Data_2[24]~I .oe_async_reset = "none";
defparam \Read_Data_2[24]~I .oe_power_up = "low";
defparam \Read_Data_2[24]~I .oe_register_mode = "none";
defparam \Read_Data_2[24]~I .oe_sync_reset = "none";
defparam \Read_Data_2[24]~I .operation_mode = "output";
defparam \Read_Data_2[24]~I .output_async_reset = "none";
defparam \Read_Data_2[24]~I .output_power_up = "low";
defparam \Read_Data_2[24]~I .output_register_mode = "none";
defparam \Read_Data_2[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[23]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[23]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[23]));
// synopsys translate_off
defparam \Read_Data_2[23]~I .input_async_reset = "none";
defparam \Read_Data_2[23]~I .input_power_up = "low";
defparam \Read_Data_2[23]~I .input_register_mode = "none";
defparam \Read_Data_2[23]~I .input_sync_reset = "none";
defparam \Read_Data_2[23]~I .oe_async_reset = "none";
defparam \Read_Data_2[23]~I .oe_power_up = "low";
defparam \Read_Data_2[23]~I .oe_register_mode = "none";
defparam \Read_Data_2[23]~I .oe_sync_reset = "none";
defparam \Read_Data_2[23]~I .operation_mode = "output";
defparam \Read_Data_2[23]~I .output_async_reset = "none";
defparam \Read_Data_2[23]~I .output_power_up = "low";
defparam \Read_Data_2[23]~I .output_register_mode = "none";
defparam \Read_Data_2[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[22]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[22]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[22]));
// synopsys translate_off
defparam \Read_Data_2[22]~I .input_async_reset = "none";
defparam \Read_Data_2[22]~I .input_power_up = "low";
defparam \Read_Data_2[22]~I .input_register_mode = "none";
defparam \Read_Data_2[22]~I .input_sync_reset = "none";
defparam \Read_Data_2[22]~I .oe_async_reset = "none";
defparam \Read_Data_2[22]~I .oe_power_up = "low";
defparam \Read_Data_2[22]~I .oe_register_mode = "none";
defparam \Read_Data_2[22]~I .oe_sync_reset = "none";
defparam \Read_Data_2[22]~I .operation_mode = "output";
defparam \Read_Data_2[22]~I .output_async_reset = "none";
defparam \Read_Data_2[22]~I .output_power_up = "low";
defparam \Read_Data_2[22]~I .output_register_mode = "none";
defparam \Read_Data_2[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[21]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[21]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[21]));
// synopsys translate_off
defparam \Read_Data_2[21]~I .input_async_reset = "none";
defparam \Read_Data_2[21]~I .input_power_up = "low";
defparam \Read_Data_2[21]~I .input_register_mode = "none";
defparam \Read_Data_2[21]~I .input_sync_reset = "none";
defparam \Read_Data_2[21]~I .oe_async_reset = "none";
defparam \Read_Data_2[21]~I .oe_power_up = "low";
defparam \Read_Data_2[21]~I .oe_register_mode = "none";
defparam \Read_Data_2[21]~I .oe_sync_reset = "none";
defparam \Read_Data_2[21]~I .operation_mode = "output";
defparam \Read_Data_2[21]~I .output_async_reset = "none";
defparam \Read_Data_2[21]~I .output_power_up = "low";
defparam \Read_Data_2[21]~I .output_register_mode = "none";
defparam \Read_Data_2[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[20]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[20]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[20]));
// synopsys translate_off
defparam \Read_Data_2[20]~I .input_async_reset = "none";
defparam \Read_Data_2[20]~I .input_power_up = "low";
defparam \Read_Data_2[20]~I .input_register_mode = "none";
defparam \Read_Data_2[20]~I .input_sync_reset = "none";
defparam \Read_Data_2[20]~I .oe_async_reset = "none";
defparam \Read_Data_2[20]~I .oe_power_up = "low";
defparam \Read_Data_2[20]~I .oe_register_mode = "none";
defparam \Read_Data_2[20]~I .oe_sync_reset = "none";
defparam \Read_Data_2[20]~I .operation_mode = "output";
defparam \Read_Data_2[20]~I .output_async_reset = "none";
defparam \Read_Data_2[20]~I .output_power_up = "low";
defparam \Read_Data_2[20]~I .output_register_mode = "none";
defparam \Read_Data_2[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[19]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[19]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[19]));
// synopsys translate_off
defparam \Read_Data_2[19]~I .input_async_reset = "none";
defparam \Read_Data_2[19]~I .input_power_up = "low";
defparam \Read_Data_2[19]~I .input_register_mode = "none";
defparam \Read_Data_2[19]~I .input_sync_reset = "none";
defparam \Read_Data_2[19]~I .oe_async_reset = "none";
defparam \Read_Data_2[19]~I .oe_power_up = "low";
defparam \Read_Data_2[19]~I .oe_register_mode = "none";
defparam \Read_Data_2[19]~I .oe_sync_reset = "none";
defparam \Read_Data_2[19]~I .operation_mode = "output";
defparam \Read_Data_2[19]~I .output_async_reset = "none";
defparam \Read_Data_2[19]~I .output_power_up = "low";
defparam \Read_Data_2[19]~I .output_register_mode = "none";
defparam \Read_Data_2[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[18]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[18]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[18]));
// synopsys translate_off
defparam \Read_Data_2[18]~I .input_async_reset = "none";
defparam \Read_Data_2[18]~I .input_power_up = "low";
defparam \Read_Data_2[18]~I .input_register_mode = "none";
defparam \Read_Data_2[18]~I .input_sync_reset = "none";
defparam \Read_Data_2[18]~I .oe_async_reset = "none";
defparam \Read_Data_2[18]~I .oe_power_up = "low";
defparam \Read_Data_2[18]~I .oe_register_mode = "none";
defparam \Read_Data_2[18]~I .oe_sync_reset = "none";
defparam \Read_Data_2[18]~I .operation_mode = "output";
defparam \Read_Data_2[18]~I .output_async_reset = "none";
defparam \Read_Data_2[18]~I .output_power_up = "low";
defparam \Read_Data_2[18]~I .output_register_mode = "none";
defparam \Read_Data_2[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[17]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[17]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[17]));
// synopsys translate_off
defparam \Read_Data_2[17]~I .input_async_reset = "none";
defparam \Read_Data_2[17]~I .input_power_up = "low";
defparam \Read_Data_2[17]~I .input_register_mode = "none";
defparam \Read_Data_2[17]~I .input_sync_reset = "none";
defparam \Read_Data_2[17]~I .oe_async_reset = "none";
defparam \Read_Data_2[17]~I .oe_power_up = "low";
defparam \Read_Data_2[17]~I .oe_register_mode = "none";
defparam \Read_Data_2[17]~I .oe_sync_reset = "none";
defparam \Read_Data_2[17]~I .operation_mode = "output";
defparam \Read_Data_2[17]~I .output_async_reset = "none";
defparam \Read_Data_2[17]~I .output_power_up = "low";
defparam \Read_Data_2[17]~I .output_register_mode = "none";
defparam \Read_Data_2[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[16]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[16]));
// synopsys translate_off
defparam \Read_Data_2[16]~I .input_async_reset = "none";
defparam \Read_Data_2[16]~I .input_power_up = "low";
defparam \Read_Data_2[16]~I .input_register_mode = "none";
defparam \Read_Data_2[16]~I .input_sync_reset = "none";
defparam \Read_Data_2[16]~I .oe_async_reset = "none";
defparam \Read_Data_2[16]~I .oe_power_up = "low";
defparam \Read_Data_2[16]~I .oe_register_mode = "none";
defparam \Read_Data_2[16]~I .oe_sync_reset = "none";
defparam \Read_Data_2[16]~I .operation_mode = "output";
defparam \Read_Data_2[16]~I .output_async_reset = "none";
defparam \Read_Data_2[16]~I .output_power_up = "low";
defparam \Read_Data_2[16]~I .output_register_mode = "none";
defparam \Read_Data_2[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[15]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[15]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[15]));
// synopsys translate_off
defparam \Read_Data_2[15]~I .input_async_reset = "none";
defparam \Read_Data_2[15]~I .input_power_up = "low";
defparam \Read_Data_2[15]~I .input_register_mode = "none";
defparam \Read_Data_2[15]~I .input_sync_reset = "none";
defparam \Read_Data_2[15]~I .oe_async_reset = "none";
defparam \Read_Data_2[15]~I .oe_power_up = "low";
defparam \Read_Data_2[15]~I .oe_register_mode = "none";
defparam \Read_Data_2[15]~I .oe_sync_reset = "none";
defparam \Read_Data_2[15]~I .operation_mode = "output";
defparam \Read_Data_2[15]~I .output_async_reset = "none";
defparam \Read_Data_2[15]~I .output_power_up = "low";
defparam \Read_Data_2[15]~I .output_register_mode = "none";
defparam \Read_Data_2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[14]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[14]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[14]));
// synopsys translate_off
defparam \Read_Data_2[14]~I .input_async_reset = "none";
defparam \Read_Data_2[14]~I .input_power_up = "low";
defparam \Read_Data_2[14]~I .input_register_mode = "none";
defparam \Read_Data_2[14]~I .input_sync_reset = "none";
defparam \Read_Data_2[14]~I .oe_async_reset = "none";
defparam \Read_Data_2[14]~I .oe_power_up = "low";
defparam \Read_Data_2[14]~I .oe_register_mode = "none";
defparam \Read_Data_2[14]~I .oe_sync_reset = "none";
defparam \Read_Data_2[14]~I .operation_mode = "output";
defparam \Read_Data_2[14]~I .output_async_reset = "none";
defparam \Read_Data_2[14]~I .output_power_up = "low";
defparam \Read_Data_2[14]~I .output_register_mode = "none";
defparam \Read_Data_2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[13]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[13]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[13]));
// synopsys translate_off
defparam \Read_Data_2[13]~I .input_async_reset = "none";
defparam \Read_Data_2[13]~I .input_power_up = "low";
defparam \Read_Data_2[13]~I .input_register_mode = "none";
defparam \Read_Data_2[13]~I .input_sync_reset = "none";
defparam \Read_Data_2[13]~I .oe_async_reset = "none";
defparam \Read_Data_2[13]~I .oe_power_up = "low";
defparam \Read_Data_2[13]~I .oe_register_mode = "none";
defparam \Read_Data_2[13]~I .oe_sync_reset = "none";
defparam \Read_Data_2[13]~I .operation_mode = "output";
defparam \Read_Data_2[13]~I .output_async_reset = "none";
defparam \Read_Data_2[13]~I .output_power_up = "low";
defparam \Read_Data_2[13]~I .output_register_mode = "none";
defparam \Read_Data_2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[12]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[12]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[12]));
// synopsys translate_off
defparam \Read_Data_2[12]~I .input_async_reset = "none";
defparam \Read_Data_2[12]~I .input_power_up = "low";
defparam \Read_Data_2[12]~I .input_register_mode = "none";
defparam \Read_Data_2[12]~I .input_sync_reset = "none";
defparam \Read_Data_2[12]~I .oe_async_reset = "none";
defparam \Read_Data_2[12]~I .oe_power_up = "low";
defparam \Read_Data_2[12]~I .oe_register_mode = "none";
defparam \Read_Data_2[12]~I .oe_sync_reset = "none";
defparam \Read_Data_2[12]~I .operation_mode = "output";
defparam \Read_Data_2[12]~I .output_async_reset = "none";
defparam \Read_Data_2[12]~I .output_power_up = "low";
defparam \Read_Data_2[12]~I .output_register_mode = "none";
defparam \Read_Data_2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[11]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[11]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[11]));
// synopsys translate_off
defparam \Read_Data_2[11]~I .input_async_reset = "none";
defparam \Read_Data_2[11]~I .input_power_up = "low";
defparam \Read_Data_2[11]~I .input_register_mode = "none";
defparam \Read_Data_2[11]~I .input_sync_reset = "none";
defparam \Read_Data_2[11]~I .oe_async_reset = "none";
defparam \Read_Data_2[11]~I .oe_power_up = "low";
defparam \Read_Data_2[11]~I .oe_register_mode = "none";
defparam \Read_Data_2[11]~I .oe_sync_reset = "none";
defparam \Read_Data_2[11]~I .operation_mode = "output";
defparam \Read_Data_2[11]~I .output_async_reset = "none";
defparam \Read_Data_2[11]~I .output_power_up = "low";
defparam \Read_Data_2[11]~I .output_register_mode = "none";
defparam \Read_Data_2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[10]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[10]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[10]));
// synopsys translate_off
defparam \Read_Data_2[10]~I .input_async_reset = "none";
defparam \Read_Data_2[10]~I .input_power_up = "low";
defparam \Read_Data_2[10]~I .input_register_mode = "none";
defparam \Read_Data_2[10]~I .input_sync_reset = "none";
defparam \Read_Data_2[10]~I .oe_async_reset = "none";
defparam \Read_Data_2[10]~I .oe_power_up = "low";
defparam \Read_Data_2[10]~I .oe_register_mode = "none";
defparam \Read_Data_2[10]~I .oe_sync_reset = "none";
defparam \Read_Data_2[10]~I .operation_mode = "output";
defparam \Read_Data_2[10]~I .output_async_reset = "none";
defparam \Read_Data_2[10]~I .output_power_up = "low";
defparam \Read_Data_2[10]~I .output_register_mode = "none";
defparam \Read_Data_2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[9]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[9]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[9]));
// synopsys translate_off
defparam \Read_Data_2[9]~I .input_async_reset = "none";
defparam \Read_Data_2[9]~I .input_power_up = "low";
defparam \Read_Data_2[9]~I .input_register_mode = "none";
defparam \Read_Data_2[9]~I .input_sync_reset = "none";
defparam \Read_Data_2[9]~I .oe_async_reset = "none";
defparam \Read_Data_2[9]~I .oe_power_up = "low";
defparam \Read_Data_2[9]~I .oe_register_mode = "none";
defparam \Read_Data_2[9]~I .oe_sync_reset = "none";
defparam \Read_Data_2[9]~I .operation_mode = "output";
defparam \Read_Data_2[9]~I .output_async_reset = "none";
defparam \Read_Data_2[9]~I .output_power_up = "low";
defparam \Read_Data_2[9]~I .output_register_mode = "none";
defparam \Read_Data_2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[8]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[8]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[8]));
// synopsys translate_off
defparam \Read_Data_2[8]~I .input_async_reset = "none";
defparam \Read_Data_2[8]~I .input_power_up = "low";
defparam \Read_Data_2[8]~I .input_register_mode = "none";
defparam \Read_Data_2[8]~I .input_sync_reset = "none";
defparam \Read_Data_2[8]~I .oe_async_reset = "none";
defparam \Read_Data_2[8]~I .oe_power_up = "low";
defparam \Read_Data_2[8]~I .oe_register_mode = "none";
defparam \Read_Data_2[8]~I .oe_sync_reset = "none";
defparam \Read_Data_2[8]~I .operation_mode = "output";
defparam \Read_Data_2[8]~I .output_async_reset = "none";
defparam \Read_Data_2[8]~I .output_power_up = "low";
defparam \Read_Data_2[8]~I .output_register_mode = "none";
defparam \Read_Data_2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[7]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[7]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[7]));
// synopsys translate_off
defparam \Read_Data_2[7]~I .input_async_reset = "none";
defparam \Read_Data_2[7]~I .input_power_up = "low";
defparam \Read_Data_2[7]~I .input_register_mode = "none";
defparam \Read_Data_2[7]~I .input_sync_reset = "none";
defparam \Read_Data_2[7]~I .oe_async_reset = "none";
defparam \Read_Data_2[7]~I .oe_power_up = "low";
defparam \Read_Data_2[7]~I .oe_register_mode = "none";
defparam \Read_Data_2[7]~I .oe_sync_reset = "none";
defparam \Read_Data_2[7]~I .operation_mode = "output";
defparam \Read_Data_2[7]~I .output_async_reset = "none";
defparam \Read_Data_2[7]~I .output_power_up = "low";
defparam \Read_Data_2[7]~I .output_register_mode = "none";
defparam \Read_Data_2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[6]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[6]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[6]));
// synopsys translate_off
defparam \Read_Data_2[6]~I .input_async_reset = "none";
defparam \Read_Data_2[6]~I .input_power_up = "low";
defparam \Read_Data_2[6]~I .input_register_mode = "none";
defparam \Read_Data_2[6]~I .input_sync_reset = "none";
defparam \Read_Data_2[6]~I .oe_async_reset = "none";
defparam \Read_Data_2[6]~I .oe_power_up = "low";
defparam \Read_Data_2[6]~I .oe_register_mode = "none";
defparam \Read_Data_2[6]~I .oe_sync_reset = "none";
defparam \Read_Data_2[6]~I .operation_mode = "output";
defparam \Read_Data_2[6]~I .output_async_reset = "none";
defparam \Read_Data_2[6]~I .output_power_up = "low";
defparam \Read_Data_2[6]~I .output_register_mode = "none";
defparam \Read_Data_2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[5]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[5]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[5]));
// synopsys translate_off
defparam \Read_Data_2[5]~I .input_async_reset = "none";
defparam \Read_Data_2[5]~I .input_power_up = "low";
defparam \Read_Data_2[5]~I .input_register_mode = "none";
defparam \Read_Data_2[5]~I .input_sync_reset = "none";
defparam \Read_Data_2[5]~I .oe_async_reset = "none";
defparam \Read_Data_2[5]~I .oe_power_up = "low";
defparam \Read_Data_2[5]~I .oe_register_mode = "none";
defparam \Read_Data_2[5]~I .oe_sync_reset = "none";
defparam \Read_Data_2[5]~I .operation_mode = "output";
defparam \Read_Data_2[5]~I .output_async_reset = "none";
defparam \Read_Data_2[5]~I .output_power_up = "low";
defparam \Read_Data_2[5]~I .output_register_mode = "none";
defparam \Read_Data_2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[4]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[4]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[4]));
// synopsys translate_off
defparam \Read_Data_2[4]~I .input_async_reset = "none";
defparam \Read_Data_2[4]~I .input_power_up = "low";
defparam \Read_Data_2[4]~I .input_register_mode = "none";
defparam \Read_Data_2[4]~I .input_sync_reset = "none";
defparam \Read_Data_2[4]~I .oe_async_reset = "none";
defparam \Read_Data_2[4]~I .oe_power_up = "low";
defparam \Read_Data_2[4]~I .oe_register_mode = "none";
defparam \Read_Data_2[4]~I .oe_sync_reset = "none";
defparam \Read_Data_2[4]~I .operation_mode = "output";
defparam \Read_Data_2[4]~I .output_async_reset = "none";
defparam \Read_Data_2[4]~I .output_power_up = "low";
defparam \Read_Data_2[4]~I .output_register_mode = "none";
defparam \Read_Data_2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[3]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[3]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[3]));
// synopsys translate_off
defparam \Read_Data_2[3]~I .input_async_reset = "none";
defparam \Read_Data_2[3]~I .input_power_up = "low";
defparam \Read_Data_2[3]~I .input_register_mode = "none";
defparam \Read_Data_2[3]~I .input_sync_reset = "none";
defparam \Read_Data_2[3]~I .oe_async_reset = "none";
defparam \Read_Data_2[3]~I .oe_power_up = "low";
defparam \Read_Data_2[3]~I .oe_register_mode = "none";
defparam \Read_Data_2[3]~I .oe_sync_reset = "none";
defparam \Read_Data_2[3]~I .operation_mode = "output";
defparam \Read_Data_2[3]~I .output_async_reset = "none";
defparam \Read_Data_2[3]~I .output_power_up = "low";
defparam \Read_Data_2[3]~I .output_register_mode = "none";
defparam \Read_Data_2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[2]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[2]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[2]));
// synopsys translate_off
defparam \Read_Data_2[2]~I .input_async_reset = "none";
defparam \Read_Data_2[2]~I .input_power_up = "low";
defparam \Read_Data_2[2]~I .input_register_mode = "none";
defparam \Read_Data_2[2]~I .input_sync_reset = "none";
defparam \Read_Data_2[2]~I .oe_async_reset = "none";
defparam \Read_Data_2[2]~I .oe_power_up = "low";
defparam \Read_Data_2[2]~I .oe_register_mode = "none";
defparam \Read_Data_2[2]~I .oe_sync_reset = "none";
defparam \Read_Data_2[2]~I .operation_mode = "output";
defparam \Read_Data_2[2]~I .output_async_reset = "none";
defparam \Read_Data_2[2]~I .output_power_up = "low";
defparam \Read_Data_2[2]~I .output_register_mode = "none";
defparam \Read_Data_2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[1]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[1]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[1]));
// synopsys translate_off
defparam \Read_Data_2[1]~I .input_async_reset = "none";
defparam \Read_Data_2[1]~I .input_power_up = "low";
defparam \Read_Data_2[1]~I .input_register_mode = "none";
defparam \Read_Data_2[1]~I .input_sync_reset = "none";
defparam \Read_Data_2[1]~I .oe_async_reset = "none";
defparam \Read_Data_2[1]~I .oe_power_up = "low";
defparam \Read_Data_2[1]~I .oe_register_mode = "none";
defparam \Read_Data_2[1]~I .oe_sync_reset = "none";
defparam \Read_Data_2[1]~I .operation_mode = "output";
defparam \Read_Data_2[1]~I .output_async_reset = "none";
defparam \Read_Data_2[1]~I .output_power_up = "low";
defparam \Read_Data_2[1]~I .output_register_mode = "none";
defparam \Read_Data_2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2[0]~I (
	.datain(\inst17|LPM_MUX_component|auto_generated|result_node[0]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2[0]));
// synopsys translate_off
defparam \Read_Data_2[0]~I .input_async_reset = "none";
defparam \Read_Data_2[0]~I .input_power_up = "low";
defparam \Read_Data_2[0]~I .input_register_mode = "none";
defparam \Read_Data_2[0]~I .input_sync_reset = "none";
defparam \Read_Data_2[0]~I .oe_async_reset = "none";
defparam \Read_Data_2[0]~I .oe_power_up = "low";
defparam \Read_Data_2[0]~I .oe_register_mode = "none";
defparam \Read_Data_2[0]~I .oe_sync_reset = "none";
defparam \Read_Data_2[0]~I .operation_mode = "output";
defparam \Read_Data_2[0]~I .output_async_reset = "none";
defparam \Read_Data_2[0]~I .output_power_up = "low";
defparam \Read_Data_2[0]~I .output_register_mode = "none";
defparam \Read_Data_2[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
