

================================================================
== Vitis HLS Report for 'pu_kernel_Pipeline_pu_save_stream_into_pu'
================================================================
* Date:           Wed Sep  3 20:05:53 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  0.959 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pu_save_stream_into_pu  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       19|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       60|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|      265|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      265|      106|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_42_1_1_1_U39   |mux_42_1_1_1   |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U37  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    |mux_42_32_1_1_U38  |mux_42_32_1_1  |        0|   0|  0|  20|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  60|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln241_fu_316_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln241_fu_310_p2  |      icmp|   0|  0|   9|           3|           4|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  19|           6|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_u_1  |   9|          2|    3|          6|
    |u_fu_94               |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|    7|         14|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   1|   0|    1|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |tile_ref_1_1_fu_134    |   1|   0|    1|          0|
    |tile_ref_1_2_fu_138    |   1|   0|    1|          0|
    |tile_ref_1_3_fu_142    |   1|   0|    1|          0|
    |tile_ref_1_fu_130      |   1|   0|    1|          0|
    |tile_value_1_1_fu_102  |  32|   0|   32|          0|
    |tile_value_1_2_fu_106  |  32|   0|   32|          0|
    |tile_value_1_3_fu_110  |  32|   0|   32|          0|
    |tile_value_1_fu_98     |  32|   0|   32|          0|
    |tile_y_1_1_fu_118      |  32|   0|   32|          0|
    |tile_y_1_2_fu_122      |  32|   0|   32|          0|
    |tile_y_1_3_fu_126      |  32|   0|   32|          0|
    |tile_y_1_fu_114        |  32|   0|   32|          0|
    |u_fu_94                |   3|   0|    3|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 265|   0|  265|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_pu_save_stream_into_pu|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_pu_save_stream_into_pu|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_pu_save_stream_into_pu|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_pu_save_stream_into_pu|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_pu_save_stream_into_pu|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  pu_kernel_Pipeline_pu_save_stream_into_pu|  return value|
|p_ref_0                       |   in|    1|     ap_none|                                    p_ref_0|        scalar|
|p_ref_1                       |   in|    1|     ap_none|                                    p_ref_1|        scalar|
|p_ref_2                       |   in|    1|     ap_none|                                    p_ref_2|        scalar|
|p_ref_3                       |   in|    1|     ap_none|                                    p_ref_3|        scalar|
|p_v_value_0                   |   in|   32|     ap_none|                                p_v_value_0|        scalar|
|p_v_value_1                   |   in|   32|     ap_none|                                p_v_value_1|        scalar|
|p_v_value_2                   |   in|   32|     ap_none|                                p_v_value_2|        scalar|
|p_v_value_3                   |   in|   32|     ap_none|                                p_v_value_3|        scalar|
|p_v_y_0                       |   in|   32|     ap_none|                                    p_v_y_0|        scalar|
|p_v_y_1                       |   in|   32|     ap_none|                                    p_v_y_1|        scalar|
|p_v_y_2                       |   in|   32|     ap_none|                                    p_v_y_2|        scalar|
|p_v_y_3                       |   in|   32|     ap_none|                                    p_v_y_3|        scalar|
|tile_ref_3_020_out            |  out|    1|      ap_vld|                         tile_ref_3_020_out|       pointer|
|tile_ref_3_020_out_ap_vld     |  out|    1|      ap_vld|                         tile_ref_3_020_out|       pointer|
|tile_ref_2_019_out            |  out|    1|      ap_vld|                         tile_ref_2_019_out|       pointer|
|tile_ref_2_019_out_ap_vld     |  out|    1|      ap_vld|                         tile_ref_2_019_out|       pointer|
|tile_ref_1_018_out            |  out|    1|      ap_vld|                         tile_ref_1_018_out|       pointer|
|tile_ref_1_018_out_ap_vld     |  out|    1|      ap_vld|                         tile_ref_1_018_out|       pointer|
|tile_ref_0_017_out            |  out|    1|      ap_vld|                         tile_ref_0_017_out|       pointer|
|tile_ref_0_017_out_ap_vld     |  out|    1|      ap_vld|                         tile_ref_0_017_out|       pointer|
|tile_y_3_016_out              |  out|   32|      ap_vld|                           tile_y_3_016_out|       pointer|
|tile_y_3_016_out_ap_vld       |  out|    1|      ap_vld|                           tile_y_3_016_out|       pointer|
|tile_y_2_015_out              |  out|   32|      ap_vld|                           tile_y_2_015_out|       pointer|
|tile_y_2_015_out_ap_vld       |  out|    1|      ap_vld|                           tile_y_2_015_out|       pointer|
|tile_y_1_014_out              |  out|   32|      ap_vld|                           tile_y_1_014_out|       pointer|
|tile_y_1_014_out_ap_vld       |  out|    1|      ap_vld|                           tile_y_1_014_out|       pointer|
|tile_y_0_013_out              |  out|   32|      ap_vld|                           tile_y_0_013_out|       pointer|
|tile_y_0_013_out_ap_vld       |  out|    1|      ap_vld|                           tile_y_0_013_out|       pointer|
|tile_value_3_0165_out         |  out|   32|      ap_vld|                      tile_value_3_0165_out|       pointer|
|tile_value_3_0165_out_ap_vld  |  out|    1|      ap_vld|                      tile_value_3_0165_out|       pointer|
|tile_value_2_0164_out         |  out|   32|      ap_vld|                      tile_value_2_0164_out|       pointer|
|tile_value_2_0164_out_ap_vld  |  out|    1|      ap_vld|                      tile_value_2_0164_out|       pointer|
|tile_value_1_0163_out         |  out|   32|      ap_vld|                      tile_value_1_0163_out|       pointer|
|tile_value_1_0163_out_ap_vld  |  out|    1|      ap_vld|                      tile_value_1_0163_out|       pointer|
|tile_value_0_0162_out         |  out|   32|      ap_vld|                      tile_value_0_0162_out|       pointer|
|tile_value_0_0162_out_ap_vld  |  out|    1|      ap_vld|                      tile_value_0_0162_out|       pointer|
+------------------------------+-----+-----+------------+-------------------------------------------+--------------+

