{
  "Top": "cnn",
  "RtlTop": "cnn",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z045",
    "Package": "-ffg900",
    "Speed": "-2"
  },
  "HlsSolution": {"Config": [
      "config_compile -no_signed_zeros=0",
      "config_compile -unsafe_math_optimizations=0",
      "config_sdx -target=none",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0",
      "config_schedule -effort=medium",
      "config_schedule -enable_dsp_full_reg=0",
      "config_schedule -relax_ii_for_timing=0",
      "config_schedule -verbose=0",
      "config_bind -effort=medium"
    ]},
  "Args": {
    "strm_in": {
      "index": "0",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "strm_in_V",
        "portRef": "TDATA"
      }
    },
    "strm_out": {
      "index": "1",
      "type": {
        "dataType": "float",
        "dataWidth": "32",
        "interfaceRef": "strm_out_V",
        "portRef": "TDATA"
      }
    },
    "in_channel_axi": {
      "index": "2",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_BUS_A",
        "registerRefs": ["in_channel_axi"]
      }
    },
    "in_width_axi": {
      "index": "3",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_BUS_A",
        "registerRefs": ["in_width_axi"]
      }
    },
    "pooling_axi": {
      "index": "4",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_BUS_A",
        "registerRefs": ["pooling_axi"]
      }
    },
    "weight_num_axi": {
      "index": "5",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_BUS_A",
        "registerRefs": ["weight_num_axi"]
      }
    },
    "input_size_axi": {
      "index": "6",
      "type": {
        "dataType": "int",
        "dataWidth": "32",
        "interfaceRef": "s_axi_BUS_A",
        "registerRefs": ["input_size_axi"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "FalsePaths": [
      "set_false_path -from [get_cells cnn_BUS_A_s_axi_U\/int_in_channel_axi_reg[*]]",
      "set_false_path -from [get_cells cnn_BUS_A_s_axi_U\/int_in_width_axi_reg[*]]",
      "set_false_path -from [get_cells cnn_BUS_A_s_axi_U\/int_pooling_axi_reg[*]]",
      "set_false_path -from [get_cells cnn_BUS_A_s_axi_U\/int_weight_num_axi_reg[*]]",
      "set_false_path -from [get_cells cnn_BUS_A_s_axi_U\/int_input_size_axi_reg[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cnn",
    "Version": "1.0",
    "DisplayName": "Cnn",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/sdk0\/src\/top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/cnn_BUS_A_s_axi.vhd",
      "impl\/vhdl\/cnn_dmul_64ns_64nkbM.vhd",
      "impl\/vhdl\/cnn_fadd_32ns_32neOg.vhd",
      "impl\/vhdl\/cnn_fcmp_32ns_32njbC.vhd",
      "impl\/vhdl\/cnn_fmul_32ns_32nfYi.vhd",
      "impl\/vhdl\/cnn_fpext_32ns_64ibs.vhd",
      "impl\/vhdl\/cnn_fptrunc_64ns_hbi.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d9220_A.vhd",
      "impl\/vhdl\/Loop_2_proc5.vhd",
      "impl\/vhdl\/Loop_2_proc5_linecud.vhd",
      "impl\/vhdl\/Loop_2_proc5_outpbkb.vhd",
      "impl\/vhdl\/Loop_4_proc6.vhd",
      "impl\/vhdl\/Loop_4_proc6_poolg8j.vhd",
      "impl\/vhdl\/Loop_load_weight_pro.vhd",
      "impl\/vhdl\/start_for_Loop_2_lbW.vhd",
      "impl\/vhdl\/start_for_Loop_4_mb6.vhd",
      "impl\/vhdl\/cnn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cnn_BUS_A_s_axi.v",
      "impl\/verilog\/cnn_dmul_64ns_64nkbM.v",
      "impl\/verilog\/cnn_fadd_32ns_32neOg.v",
      "impl\/verilog\/cnn_fcmp_32ns_32njbC.v",
      "impl\/verilog\/cnn_fmul_32ns_32nfYi.v",
      "impl\/verilog\/cnn_fpext_32ns_64ibs.v",
      "impl\/verilog\/cnn_fptrunc_64ns_hbi.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d9220_A.v",
      "impl\/verilog\/Loop_2_proc5.v",
      "impl\/verilog\/Loop_2_proc5_linecud.v",
      "impl\/verilog\/Loop_2_proc5_outpbkb.v",
      "impl\/verilog\/Loop_4_proc6.v",
      "impl\/verilog\/Loop_4_proc6_poolg8j.v",
      "impl\/verilog\/Loop_load_weight_pro.v",
      "impl\/verilog\/start_for_Loop_2_lbW.v",
      "impl\/verilog\/start_for_Loop_4_mb6.v",
      "impl\/verilog\/cnn.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/cnn_v1_0\/data\/cnn.mdd",
      "impl\/misc\/drivers\/cnn_v1_0\/data\/cnn.tcl",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/xcnn.c",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/xcnn.h",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/xcnn_hw.h",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/xcnn_linux.c",
      "impl\/misc\/drivers\/cnn_v1_0\/src\/xcnn_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/cnn_ap_dmul_3_max_dsp_64_ip.tcl",
      "impl\/misc\/cnn_ap_fadd_2_full_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fmul_1_max_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/cnn_ap_fptrunc_0_no_dsp_64_ip.tcl"
    ],
    "DesignXml": "C:\/Users\/guoy\/Desktop\/hls\/yolo_ip\/solution1\/.autopilot\/db\/cnn.design.xml",
    "DebugDir": "C:\/Users\/guoy\/Desktop\/hls\/yolo_ip\/solution1\/.debug",
    "ProtoInst": ["C:\/Users\/guoy\/Desktop\/hls\/yolo_ip\/solution1\/.debug\/cnn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "cnn_ap_dmul_3_max_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name cnn_ap_dmul_3_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fadd_2_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fadd_2_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name cnn_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fmul_1_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fmul_1_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name cnn_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "cnn_ap_fptrunc_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name cnn_ap_fptrunc_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_BUS_A strm_in_V strm_out_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "BUS_A",
      "bundle_role": "interrupt"
    },
    "s_axi_BUS_A": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_BUS_A",
      "param_prefix": "C_S_AXI_BUS_A",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in_channel_axi",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of in_channel_axi",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_channel_axi",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of in_channel_axi"
            }]
        },
        {
          "offset": "0x18",
          "name": "in_width_axi",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of in_width_axi",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_width_axi",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of in_width_axi"
            }]
        },
        {
          "offset": "0x20",
          "name": "pooling_axi",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of pooling_axi",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "pooling_axi",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of pooling_axi"
            }]
        },
        {
          "offset": "0x28",
          "name": "weight_num_axi",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of weight_num_axi",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight_num_axi",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of weight_num_axi"
            }]
        },
        {
          "offset": "0x30",
          "name": "input_size_axi",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of input_size_axi",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_size_axi",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of input_size_axi"
            }]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "strm_in_V": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "strm_in_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    },
    "strm_out_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "strm_out_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "real float",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "32"}
    }
  },
  "RtlPorts": {
    "s_axi_BUS_A_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_BUS_A_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_BUS_A_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_BUS_A_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_BUS_A_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_BUS_A_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_BUS_A_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_BUS_A_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_BUS_A_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "strm_in_V_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "strm_in_V_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "strm_in_V_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "strm_out_V_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "strm_out_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "strm_out_V_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cnn",
      "Instances": [
        {
          "ModuleName": "Loop_2_proc5",
          "InstanceName": "Loop_2_proc5_U0"
        },
        {
          "ModuleName": "Loop_4_proc6",
          "InstanceName": "Loop_4_proc6_U0"
        },
        {
          "ModuleName": "Loop_load_weight_pro",
          "InstanceName": "Loop_load_weight_pro_U0"
        }
      ]
    },
    "Info": {
      "Loop_load_weight_pro": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_2_proc5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Loop_4_proc6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Loop_load_weight_pro": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.401"
        },
        "Loops": [{
            "Name": "load_weight",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "103",
          "LUT": "89",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "Loop_2_proc5": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.588"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "1"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "",
            "LatencyMin": "26",
            "LatencyMax": "?",
            "Latency": "26 ~ ?",
            "PipelineII": "",
            "PipelineDepthMin": "27",
            "PipelineDepthMax": "?",
            "PipelineDepth": "27 ~ ?",
            "Loops": [
              {
                "Name": "load_window1",
                "TripCount": "3",
                "Latency": "24",
                "PipelineII": "",
                "PipelineDepth": "8",
                "Loops": [{
                    "Name": "load_window2",
                    "TripCount": "3",
                    "Latency": "6",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              },
              {
                "Name": "con_row_con_col",
                "TripCount": "",
                "LatencyMin": "20",
                "LatencyMax": "?",
                "Latency": "20 ~ ?",
                "PipelineII": "1",
                "PipelineDepth": "21"
              }
            ]
          }
        ],
        "Area": {
          "BRAM_18K": "130",
          "DSP48E": "53",
          "FF": "6211",
          "LUT": "7801",
          "URAM": "0"
        }
      },
      "Loop_4_proc6": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.417"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "14"
          }],
        "Area": {
          "BRAM_18K": "2",
          "DSP48E": "15",
          "FF": "1859",
          "LUT": "2495",
          "URAM": "0"
        }
      },
      "cnn": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.588"
        },
        "Area": {
          "BRAM_18K": "164",
          "DSP48E": "68",
          "FF": "8539",
          "LUT": "11345",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "cnn",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2019-11-28 10:36:12 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
