#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: D:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: xuan
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Tue Nov  4 00:18:42 2025
License checkout: fabric_ads from D:/pango/PDS_2022.2-SP6.4/license/new_pds_f46adde29aad.lic
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 1)] Analyzing module OV_NPU_PCIe (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 84)] Convert attribute name from syn_keep to PAP_KEEP
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 85)] Convert attribute name from syn_keep to PAP_KEEP
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 275)] core_clk is already declared in this scope
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 527)] Convert attribute name from syn_black_box to PAP_BLACK_BOX
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 55)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 56)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 57)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v(line number: 24)] Analyzing module cmos_8_16bit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v(line number: 1)] Analyzing module image_reshape (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/image_reshape.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v(line number: 15)] Analyzing module ips2l_pcie_dma (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/ips2l_pcie_dma.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_distributed_fifo (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v(line number: 31)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/ipm_distributed_sdpram_v1_2_distributed_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v(line number: 8)] Analyzing module pgs_pciex4_fifo_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/fifo/pgs_pciex4_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 18)] Analyzing module ipm_distributed_sdpram_v1_2 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v(line number: 27)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ipm_distributed_sdpram_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_expd_apb_mux.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_expd_apb_mux.v(line number: 11)] Analyzing module ips2l_expd_apb_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_expd_apb_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v(line number: 15)] Analyzing module ips2l_pcie_dma_controller (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_controller.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_cpld_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_cpld_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mrd_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mrd_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_mwr_tx_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_mwr_tx_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v(line number: 18)] Analyzing module ips2l_pcie_dma_ram (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram (library work)
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ips2l_pcie_dma_ram_init_param.v
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 360)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 361)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 364)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 365)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 368)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 369)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 373)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 374)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 377)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 378)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 396)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 397)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 400)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 401)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 406)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v(line number: 407)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_ram/rtl/ipm2l_sdpram_v1_1_ips2l_pcie_dma_ram.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_cpld_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_cpld_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_mwr_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_mwr_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_rx_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_rx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_rcv (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_rcv.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v(line number: 15)] Analyzing module ips2l_pcie_dma_tlp_tx_mux (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tlp_tx_mux.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_cpld_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_cpld_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_mwr_rd_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_mwr_rd_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v(line number: 15)] Analyzing module ips2l_pcie_dma_tx_top (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_tx_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v(line number: 15)] Analyzing module ips2l_pcie_dma_wr_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/ips2l_pcie_dma_wr_ctrl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v(line number: 8)] Analyzing module pgs_pciex4_prefetch_fifo_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie/pcie_dma_ctrl/pgs_pciex4_prefetch_fifo_v1_2.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v(line number: 1)] Analyzing module pcie_img_select (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/pcie_img_select.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v(line number: 22)] Analyzing module power_on_delay (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v(line number: 22)] Analyzing module reg_config (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Analyzing module system_top (library work)
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 135)] axi_awlen is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 138)] axi_awready is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 139)] axi_awvalid is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 141)] axi_wdata is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 142)] axi_wstrb is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 145)] axi_wready is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 153)] axi_arlen is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 156)] axi_arvalid is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 157)] axi_arready is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 159)] axi_rdata is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 160)] axi_rid is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 162)] axi_rlast is already declared in this scope
W: Verilog-2015: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 163)] axi_rvalid is already declared in this scope
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Convert attribute name from syn_black_box to PAP_BLACK_BOX
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 592)] Convert attribute name from syn_black_box to PAP_BLACK_BOX
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 668)] Convert attribute name from syn_black_box to PAP_BLACK_BOX
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 88)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 89)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 90)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 91)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 92)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 93)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 94)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 95)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 96)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 97)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 98)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 99)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 100)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 101)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 102)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 103)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 104)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 108)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 111)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 112)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 113)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 297)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 298)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 299)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 300)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 301)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 302)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 303)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 304)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 305)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 306)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 307)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 308)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 309)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 310)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 311)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 312)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 313)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 314)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 315)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 316)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 317)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 318)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 319)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 320)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 321)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 322)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 323)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 324)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 325)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 326)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 327)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 328)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 329)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 330)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 331)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 332)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 333)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 334)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 335)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 336)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 337)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v(line number: 1)] Analyzing module axi_ctrl_outside (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_ctrl_outside.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v(line number: 1)] Analyzing module axi_crossbar_wrap_3x1 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 1)] Analyzing module npu_top_vcs (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 1)] Analyzing module axi_id_convertor (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v(line number: 21)] Analyzing module i2c_com (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Analyzing module ips2l_rst_sync_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp(line number: 204)] Analyzing module ips2l_ddrphy_wrlvl_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 525)] Analyzing module ips2l_ddrphy_wrcal_v1_7 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 544)] Convert attribute name from syn_preserve to PAP_PRESERVE
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 545)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 247)] Analyzing module ips2l_ddrphy_wdata_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 166)] Analyzing module ips2l_ddrphy_upcal_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp(line number: 101)] Analyzing module ips2l_ddrphy_training_ctrl_v1_11 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 123)] Analyzing module ips2l_ddrphy_slice_rddata_align_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 300)] Analyzing module ips2l_ddrphy_reset_ctrl_v1_14 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 331)] Convert attribute name from syn_preserve to PAP_PRESERVE
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 765)] Analyzing module ips2l_ddrphy_rdcal_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 254)] Analyzing module ips2l_ddrphy_main_ctrl_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 592)] Analyzing module ips2l_ddrphy_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 189)] Analyzing module ips2l_ddrphy_info_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 333)] Analyzing module ips2l_ddrphy_gatecal_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 115)] Analyzing module ips2l_ddrphy_gate_update_ctrl_v1_11 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 243)] Analyzing module ips2l_ddrphy_eyecal_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 127)] Analyzing module ips2l_ddrphy_drift_ctrl_v1_11 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 592)] Analyzing module ips2l_ddrphy_dqsi_rdel_cal_v1_15 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 541)] Analyzing module ips2l_ddrphy_dqs_rddata_align_v1_12 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 211)] Analyzing module ips2l_ddrphy_dqs_gate_coarse_cal_v1_12 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 139)] Analyzing module ips2l_ddrphy_dll_update_ctrl_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 335)] Analyzing module ips2l_ddrphy_dfi_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 84)] Analyzing module ips2l_ddrphy_gpll_phase_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 321)] Analyzing module ips2l_ddrphy_data_slice_wrlvl_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 388)] Analyzing module ips2l_ddrphy_data_slice_wrcal_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 559)] Analyzing module ips2l_ddrphy_data_slice_v1_15 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 139)] Analyzing module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 197)] Analyzing module ips2l_ddrphy_cpd_ctrl_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 86)] Analyzing module ips2l_ddrphy_cpd_lock_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 149)] Analyzing module ips2l_ddrphy_control_path_adj_v1_10 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 431)] Analyzing module ips2l_ddrphy_calib_top_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 214)] Analyzing module ips2l_ddrphy_calib_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 99)] Analyzing module ips2l_ddrphy_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 186)] Analyzing module ips2l_ddrphy_rst_clk_phase_adj_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 257)] Analyzing module ips2l_ddrphy_check_ppll_out_sync_point_v1_14 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 10)] Analyzing module ips2l_ddrphy_gpll_v1_3 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 37)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 38)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 39)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 40)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 41)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 10)] Analyzing module ips2l_ddrphy_ppll_v1_0 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 29)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 30)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 31)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 32)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 33)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 185)] Analyzing module ips2l_bresp_fifo_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 188)] Analyzing module ips2l_cmd_align_fifo_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Analyzing module ips2l_cmd_fifo_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 84)] Analyzing module ips2l_mcdq_axi_bresp_buf_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 183)] Analyzing module ips2l_mcdq_axi_buf_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 247)] Analyzing module ips2l_mcdq_axi_channel_v1_6 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 311)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 312)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 182)] Analyzing module ips2l_mcdq_axi_cmd_arb_v1_5a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 190)] Analyzing module ips2l_mcdq_axi_dec_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 293)] Analyzing module ips2l_mcdq_axi_mc_v1_6 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 376)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 361)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 362)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 471)] Analyzing module ips2l_mcdq_axi_rdata_align_v1_6 (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 502)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 503)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 504)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 313)] Analyzing module ips2l_mcdq_axi_rdata_arrange_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 361)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 336)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 341)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 643)] Analyzing module ips2l_mcdq_axi_wdata_align_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 708)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 713)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 675)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 676)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 677)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 197)] Analyzing module ips2l_rddata_fifo_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 202)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 202)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 238)] Analyzing module ips2l_rdata_align_fifo_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 284)] Analyzing module ips2l_wdata_align_fifo_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 289)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 299)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 288)] Analyzing module ips2l_wdata_fifo_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 293)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 303)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_ui_axi_v1_5a.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_ui_axi_v1_5a.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_ui_axi_v1_5a.vp(line number: 286)] Analyzing module ips2l_mcdq_ui_axi_v1_5a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_ui_axi_v1_5a.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 94)] Analyzing module ips2l_mcdq_reg_fifo2_v1_5 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 114)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 115)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Analyzing module ips2l_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Analyzing module ips2l_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Analyzing module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Analyzing module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 144)] Convert attribute name from syn_ramstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 160)] Analyzing module ips2l_mcdq_apb_cross_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 116)] Analyzing module ips2l_mcdq_calib_delay_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 729)] Analyzing module ips2l_mcdq_cfg_apb_v1_5a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 265)] Analyzing module ips2l_mcdq_dcd_bm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 91)] Analyzing module ips2l_mcdq_dcd_rowaddr_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 225)] Analyzing module ips2l_mcdq_dcd_sm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 190)] Analyzing module ips2l_mcdq_dcd_top_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 663)] Analyzing module ips2l_mcdq_dcp_back_ctrl_v1_6 (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 855)] Convert attribute name from syn_maxfan to PAP_MAX_FANOUT
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 313)] Analyzing module ips2l_mcdq_dcp_buf_v1_8b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 225)] Analyzing module ips2l_mcdq_dcp_out_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 344)] Analyzing module ips2l_mcdq_dcp_top_v1_8b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 721)] Analyzing module ips2l_mcdq_dfi_v1_7a (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp(line number: 330)] Analyzing module ips2l_mcdq_lp_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 649)] Analyzing module ips2l_mcdq_mac_top_v1_8b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 329)] Analyzing module ips2l_mcdq_mpr_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 371)] Analyzing module ips2l_mcdq_mrs_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 110)] Analyzing module ips2l_mcdq_prefetch_fifo_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 98)] Analyzing module ips2l_mcdq_rdatapath_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 188)] Analyzing module ips2l_mcdq_wdatapath_v1_8 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 155)] Analyzing module ips2l_mcdq_wdp_align_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp(line number: 148)] Analyzing module ips2l_mcdq_wdp_dcp_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Analyzing module ips2l_mcdq_com_timing_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 143)] Analyzing module ips2l_mcdq_tfaw_timing_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 83)] Analyzing module ips2l_mcdq_tfaw_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 107)] Analyzing module ips2l_mcdq_timing_act_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp(line number: 130)] Analyzing module ips2l_mcdq_timing_act2wr_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Analyzing module ips2l_mcdq_timing_pre_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 143)] Analyzing module ips2l_mcdq_timing_rd_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 105)] Analyzing module ips2l_mcdq_timing_ref_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 142)] Analyzing module ips2l_mcdq_timing_wr_pass_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Analyzing module ips2l_mcdq_trc_timing_v1_5 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 13)] Analyzing module ddr3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh
W: Public-4030: File 'C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh' has been added. It is skipped.
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 13)] Analyzing module ddr3_ddrphy_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh
W: Public-4030: File 'C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh' has been added. It is skipped.
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 8)] Analyzing module ddr3_mcdq_wrapper_v1_9 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh
W: Public-4030: File 'C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/para.vh' has been added. It is skipped.
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 13)] Analyzing module ddr3_slice_top_v1_15 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_cross_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_cross_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v(line number: 11)] Analyzing module ips2l_pcie_apb_mux_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb_mux_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v(line number: 11)] Analyzing module ips2l_pcie_apb2dbi_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_apb2dbi_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v(line number: 11)] Analyzing module ips2l_pcie_cfg_init_v1_2b (library work)
I: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v(line number: 127)] Convert attribute name from syn_romstyle to PAP_RAM_STYLE
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_cfg_init_v1_2b.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v(line number: 11)] Analyzing module ips2l_pcie_hard_ctrl_v1_2b (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_hard_ctrl_v1_2b.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v(line number: 21)] Analyzing module ips2l_pcie_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 11)] Analyzing module ips2l_pcie_soft_phy_v1_2c (library work)
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 81)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 82)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 83)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 84)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 107)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v(line number: 108)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_soft_phy_v1_2c.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v(line number: 11)] Analyzing module ips2l_pcie_top_v1_2c (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_top_v1_2c.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v(line number: 11)] Analyzing module ips2l_pcie_seio_intf_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/ips2l_pcie_seio_intf_v1_2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v(line number: 18)] Analyzing module rcv_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_data_ram (library work)
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/rcv_data_ram_init_param.v
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_data_ram/rtl/ipm2l_sdpram_v1_0_rcv_data_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v(line number: 18)] Analyzing module rcv_header_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 20)] Analyzing module ipm2l_sdpram_v1_0_rcv_header_ram (library work)
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/rcv_header_ram_init_param.v
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 292)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 293)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 296)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 300)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 304)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 308)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 316)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 317)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 320)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 321)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 324)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 325)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 328)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 329)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 332)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 333)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 336)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 337)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 340)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 341)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 344)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 345)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 348)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 349)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 352)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 353)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 356)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 357)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 361)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 362)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 365)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 366)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 370)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 371)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 374)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 375)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 378)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 379)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 382)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 383)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 386)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 387)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 390)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 391)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 394)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 395)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 398)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v(line number: 399)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/rcv_header_ram/rtl/ipm2l_sdpram_v1_0_rcv_header_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v(line number: 18)] Analyzing module retry_data_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 19)] Analyzing module ipm2l_spram_v1_0_retry_data_ram (library work)
I: Found Verilog include file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/retry_data_ram_init_param.v
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 124)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 128)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 136)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 137)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 140)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 141)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 144)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 145)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 148)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 149)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 152)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 153)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 156)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 157)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 160)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 161)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 164)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 165)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 168)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 169)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 172)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 173)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 176)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 177)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 181)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 182)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 185)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 186)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 190)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 191)] Ignore 'system task' $finish
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 194)] Ignore 'system task' $display
W: Verilog-2008: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v(line number: 195)] Ignore 'system task' $finish
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/external_ram/retry_data_ram/rtl/ipm2l_spram_v1_0_retry_data_ram.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_cross_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_cross_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v(line number: 6)] Analyzing module hsst_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v(line number: 6)] Analyzing module hsst_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsst_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v(line number: 6)] Analyzing module hsstl_phy_mac_rdata_proc (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_phy_mac_rdata_proc.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_init_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_init_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_rst_initfsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_rst_initfsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_rx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_rx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_rst_fsm_v1_1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_rst_fsm_v1_1.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_tx_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_tx_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v(line number: 6)] Analyzing module hsstl_rst4mcrsw_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/hsstl_rst4mcrsw_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v(line number: 6)] Analyzing module ips_hsst_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsst_pipe/ips_hsst_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v(line number: 21)] Analyzing module ipm2l_pcie_hsstlp_x1_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x1_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v(line number: 21)] Analyzing module ipm2l_pcie_hsstlp_x2_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x2_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v(line number: 21)] Analyzing module ipm2l_pcie_hsstlp_x4_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/ipm2l_pcie_hsstlp_x4_top.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v(line number: 17)] Analyzing module ipm2l_hsstlp_apb_bridge_v1_2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_apb_bridge_v1_2.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v(line number: 17)] Analyzing module ipm2l_hsstlp_wrapper_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_pcie_hsstlp_wrapper_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v(line number: 16)] Analyzing module ipm2l_hsstlp_fifo_clr_v1_3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_fifo_clr_v1_3.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_pll_rst_fsm_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_pll_rst_fsm_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_debounce_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_debounce_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_pll_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_pll_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_rx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_rx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_sync_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_sync_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_tx_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_tx_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v(line number: 16)] Analyzing module ipm2l_hsstlp_rst_wtchdg_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rst_wtchdg_v1_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_rxlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_rxlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v(line number: 16)] Analyzing module ipm2l_hsstlp_txlane_rst_fsm_v1_6 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/rtl/hsstlp/rtl/ipm2l_hsstlp_rst/ipm2l_hsstlp_txlane_rst_fsm_v1_6.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v(line number: 16)] Analyzing module pcie_test (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pcie_test/pcie_test.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v
I: Verilog-0002: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v(line number: 18)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025} C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v successfully.
I: Module "OV_NPU_PCIe" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 2.677s wall, 0.375s user + 0.062s system = 0.438s CPU (16.3%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 1)] Elaborating module OV_NPU_PCIe
I: Module instance {OV_NPU_PCIe} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    USER_S_ID_WIDTH = 32'b00000000000000000000000000001010
    USER_M_ID_WIDTH = 32'b00000000000000000000000000001011
    USER_ADDR_WIDTH = 32'b00000000000000000000000001000000
    USER_DATA_WIDTH = 32'b00000000000000000000000010000000
    USER_STRB_WIDTH = 32'b00000000000000000000000000010000
    USER_WUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_BUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_ARUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_RUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_AWUSER_WIDTH = 32'b00000000000000000000000000000001
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TH_1S = 27'b001111101111000101001000000
    REM_DQS_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 289)] Elaborating instance pll_inst
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v(line number: 18)] Elaborating module pll
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/pll/pll.v(line number: 306)] Elaborating instance u_gpll
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 299)] Elaborating instance power_on_delay_inst
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/power_on_delay.v(line number: 22)] Elaborating module power_on_delay
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 308)] Elaborating instance coms2_reg_config
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v(line number: 22)] Elaborating module reg_config
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/reg_config.v(line number: 40)] Elaborating instance u1
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v(line number: 21)] Elaborating module i2c_com
W: Verilog-2048: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/i2c_com.v(line number: 51)] Zero-extending on all bits z values may cause simulation mismatch.
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 325)] Elaborating instance cmos2_8_16bit
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v(line number: 24)] Elaborating module cmos_8_16bit
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/cmos_8_16bit.v(line number: 74)] Elaborating instance u_GTP_IOCLKDIV
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/OV_NPU_PCIe.v(line number: 374)] Elaborating instance u_system_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 1)] Elaborating module system_top
I: Module instance {OV_NPU_PCIe/u_system_top} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    USER_S_ID_WIDTH = 32'b00000000000000000000000000001010
    USER_M_ID_WIDTH = 32'b00000000000000000000000000001011
    USER_ADDR_WIDTH = 32'b00000000000000000000000001000000
    USER_DATA_WIDTH = 32'b00000000000000000000000010000000
    USER_STRB_WIDTH = 32'b00000000000000000000000000010000
    USER_WUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_BUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_ARUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_RUSER_WIDTH = 32'b00000000000000000000000000000001
    USER_AWUSER_WIDTH = 32'b00000000000000000000000000000001
    PERI_ADDR_WIDTH = 32'b00000000000000000000000000100001
    PERI_BUSRSTS_WIDTH = 32'b00000000000000000000000000001000
    PERI_DATA_WIDTH = 32'b00000000000000000000000100000000
    AXI_S_AXI_BURSTLENGTH = 32'b00000000000000000000000000100000
    AXI_M_AXI_BURSTLENGTH = 32'b00000000000000000000000000100000
    ASYN_RADDR_FIFO_DEPTH = 32'b00000000000000000000000001000000
    AXI_OUTSTANDING_DEPTH = 32'b00000000000000000000000010000000
    AXI_M_AXI_ID_WIDTH = 32'b00000000000000000000000000001010
    AXI_M_AXI_ADDR_WIDTH = 32'b00000000000000000000000001000000
    AXI_M_AXI_USER_WIDTH = 32'b00000000000000000000000000000001
    AXI_M_AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    AXI_S_AXI_ID_WIDTH = 32'b00000000000000000000000000001010
    AXI_S_AXI_ADDR_WIDTH = 32'b00000000000000000000000001000000
    AXI_S_AXI_USER_WIDTH = 32'b00000000000000000000000000000001
    AXI_S_AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    LOAD_INSNBITS = 32'b00000000000000000000000010000000
    STORE_INSNBITS = 32'b00000000000000000000000010000000
    PEA_INSNBITS = 32'b00000000000000000000000010000000
    VCU_INSNBITS = 32'b00000000000000000000000010000000
    ddr_ID_WIDTH = 32'b00000000000000000000000000001000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TH_1S = 27'b001111101111000101001000000
    REM_DQS_WIDTH = 32'b00000000000000000000000000000111
    DATA_WIDTH = 32'b00000000000000000000000010000000
    ADDR_WIDTH = 32'b00000000000000000000000001000000
    STRB_WIDTH = 32'b00000000000000000000000000010000
    S_ID_WIDTH = 32'b00000000000000000000000000001010
    M_ID_WIDTH = 32'b00000000000000000000000000001011
    AWUSER_ENABLE = 32'b00000000000000000000000000000000
    AWUSER_WIDTH = 32'b00000000000000000000000000000001
    WUSER_ENABLE = 32'b00000000000000000000000000000000
    WUSER_WIDTH = 32'b00000000000000000000000000000001
    BUSER_ENABLE = 32'b00000000000000000000000000000000
    BUSER_WIDTH = 32'b00000000000000000000000000000001
    ARUSER_ENABLE = 32'b00000000000000000000000000000000
    ARUSER_WIDTH = 32'b00000000000000000000000000000001
    RUSER_ENABLE = 32'b00000000000000000000000000000000
    RUSER_WIDTH = 32'b00000000000000000000000000000001
    S00_THREADS = 32'b00000000000000000000000000000100
    S00_ACCEPT = 32'b00000000000000000000000000001000
    S01_THREADS = 32'b00000000000000000000000000000100
    S01_ACCEPT = 32'b00000000000000000000000000001000
    M_REGIONS = 32'b00000000000000000000000000000001
    M00_BASE_ADDR = 32'b00000000000000000000000000000000
    M00_ADDR_WIDTH = 64'b0000000000000000000000000000000000000000000000000000000001000000
    M00_CONNECT_READ = 4'b1111
    M00_CONNECT_WRITE = 4'b1111
    M00_ISSUE = 32'b00000000000000000000000000000100
    M00_SECURE = 32'b00000000000000000000000000000000
    S00_AW_REG_TYPE = 32'b00000000000000000000000000000000
    S00_W_REG_TYPE = 32'b00000000000000000000000000000000
    S00_B_REG_TYPE = 32'b00000000000000000000000000000001
    S00_AR_REG_TYPE = 32'b00000000000000000000000000000000
    S00_R_REG_TYPE = 32'b00000000000000000000000000000010
    S01_AW_REG_TYPE = 32'b00000000000000000000000000000000
    S01_W_REG_TYPE = 32'b00000000000000000000000000000000
    S01_B_REG_TYPE = 32'b00000000000000000000000000000001
    S01_AR_REG_TYPE = 32'b00000000000000000000000000000000
    S01_R_REG_TYPE = 32'b00000000000000000000000000000010
    M00_AW_REG_TYPE = 32'b00000000000000000000000000000001
    M00_W_REG_TYPE = 32'b00000000000000000000000000000010
    M00_B_REG_TYPE = 32'b00000000000000000000000000000000
    M00_AR_REG_TYPE = 32'b00000000000000000000000000000001
    M00_R_REG_TYPE = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Elaborating instance u_npu_top_vcs
W: Verilog-2009: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 1)] Create black box for empty module npu_top_vcs
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/npu_top.v(line number: 1)] Elaborating module npu_top_vcs
I: Module instance {OV_NPU_PCIe/u_system_top/u_npu_top_vcs} parameter value:
    INSN_WIDTH = 32'b00000000000000000000000010000000
    AXI_S_AXI_BURSTLENGTH = 32'b00000000000000000000000001000000
    AXI_M_AXI_BURSTLENGTH = 32'b00000000000000000000000001000000
    AXI_OUTSTANDING_DEPTH = 32'b00000000000000000000000000001000
    AXI_M_AXI_ID_WIDTH = 32'b00000000000000000000000000001010
    AXI_M_AXI_ADDR_WIDTH = 32'b00000000000000000000000001000000
    AXI_M_AXI_USER_WIDTH = 32'b00000000000000000000000000000001
    AXI_M_AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
    DATA_AXI_ID_WIDTH = 32'b00000000000000000000000000001010
    INSN_AXI_ID_WIDTH = 32'b00000000000000000000000000001010
    AXI_S_AXI_ADDR_WIDTH = 32'b00000000000000000000000001000000
    AXI_S_AXI_USER_WIDTH = 32'b00000000000000000000000000000001
    AXI_S_AXI_DATA_WIDTH = 32'b00000000000000000000000100000000
    PERI_DATA_WIDTH = 32'b00000000000000000000000100000000
    PERI_ADDR_WIDTH = 32'b00000000000000000000000000100110
    PERI_BUSRSTS_WIDTH = 32'b00000000000000000000000000010110
    SRAM_ADDR_WIDTH = 32'b00000000000000000000000000010100
    AXI_M_AXI_DATA_BYTES = 32'b00000000000000000000000000100000
    AXI_S_AXI_ID_WIDTH = 32'b00000000000000000000000000001010
    AXI_S_AXI_DATA_BYTES = 32'b00000000000000000000000000100000
    IFMAP_DMA_WIDTH = 32'b00000000000000000000000100000000
    WEIGHT_DMA_WIDTH = 32'b00000000000000000000000100000000
    VCUPARA_DMA_WIDTH = 32'b00000000000000000000001000000000
    VCURES_DMA_WIDTH = 32'b00000000000000000000000100000000
    OFMAP_DMA_WIDTH = 32'b00000000000000000000000100000000
    IFMAP_WIDTH = 32'b00000000000000000000000010000000
    WEIGHT_WIDTH = 32'b00000000000000000000000010000000
    PSUM_WIDTH = 32'b00000000000000000000001000000000
    VCUCODE_WIDTH = 32'b00000000000000000000000001000000
    VCUPARA_WIDTH = 32'b00000000000000000000000100000000
    VCURES_WIDTH = 32'b00000000000000000000000010000000
    OFMAP_WIDTH = 32'b00000000000000000000000010000000
    IFMAP_ADDR_BITS = 32'b00000000000000000000000000001110
    WEIGHT_ADDR_BITS = 32'b00000000000000000000000000001111
    PSUM_ADDR_BITS = 32'b00000000000000000000000000001011
    VCUCODE_ADDR_BITS = 32'b00000000000000000000000000000111
    VCUPARA_ADDR_BITS = 32'b00000000000000000000000000001000
    VCURES_ADDR_BITS = 32'b00000000000000000000000000001101
    OFMAP_ADDR_BITS = 32'b00000000000000000000000000001101
    SYNCHRONIZE_FIFO_DEPTH = 32'b00000000000000000000000010000000
    INSN_ADDR_WIDTH = 32'b00000000000000000000000001000000
    INSN_BUSRSTS_WIDTH = 32'b00000000000000000000000000001000
    INSN_DATA_WIDTH = 32'b00000000000000000000000100000000
    INSN_FIFO_DEPTH = 32'b00000000000000000000000001101100
    REG_WIDTH = 32'b00000000000000000000000000100000
    REG_NUM_BITS = 32'b00000000000000000000000000001000
    SYNCHRONIZE_INSNBITS = 32'b00000000000000000000000010000000
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARID and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARADDR and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARLEN and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARSIZE and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARBURST and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARCACHE and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARPROT and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_ARQOS and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_RID and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_RDATA and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_RRESP and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWID and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWADDR and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWLEN and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWSIZE and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWBURST and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWCACHE and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWPROT and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_AWQOS and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_WDATA and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_WSTRB and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_BID and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port axi_S_AXI_BRESP and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port data_M_AXI_WDATA and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port data_M_AXI_WSTRB and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port data_M_AXI_RDATA and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port insn_M_AXI_WDATA and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port insn_M_AXI_WSTRB and signal bound to it for instantiated module npu_top_vcs
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 344)] Width mismatch between port insn_M_AXI_RDATA and signal bound to it for instantiated module npu_top_vcs
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Elaborating instance ddr_npu
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 13)] Elaborating module ddr3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu} parameter value:
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_COLUMN_WIDTH = 32'b00000000000000000000000000001010
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    AXI_ADDR_SHIFT = 32'b00000000000000000000000000000001
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011101
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    DEVICE_ID = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 363)] Elaborating instance u_ddrc_rstn_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrc_rstn_sync} parameter value:
    DATA_WIDTH = 1'b1
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 403)] Elaborating instance u_ips_ddrc_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 8)] Elaborating module ddr3_mcdq_wrapper_v1_9
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011101
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    WR_WEIGHT = 32'b00000000000000000000000000000100
    RD_WEIGHT = 32'b00000000000000000000000000000100
    DDR_TYPE = 2'b00
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000001
    REF_NUM = 32'b00000000000000000000000000001000
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000100
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000111111111111
    TRFC = 32'b00000000000000000000000010001001
    TRC = 32'b00000000000000000000000000011011
    TRP = 32'b00000000000000000000000000001000
    TRRD = 32'b00000000000000000000000000000110
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000001000
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 230)] Elaborating instance mcdq_axi_mc
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 293)] Elaborating module ips2l_mcdq_axi_mc_v1_6
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc} parameter value:
    AXI0_ADDR_WIDTH = 32'b00000000000000000000000000011101
    AXI0_DATA_WIDTH = 32'b00000000000000000000000010000000
    WR_WEIGHT = 32'b00000000000000000000000000000100
    RD_WEIGHT = 32'b00000000000000000000000000000100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    AXI_CMD_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000000101010
    AXI_WDATA_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000010010000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 440)] Elaborating instance mcdq_axi_channel0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 247)] Elaborating module ips2l_mcdq_axi_channel_v1_6
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011101
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    AXI_CMD_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000000101010
    AXI_WDATA_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000010010000
    AXI_CMD_FIFO_WIDTH = 32'b00000000000000000000000000110010
    AXI_WDATA_FIFO_WIDTH = 32'b00000000000000000000000010010001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 332)] Elaborating instance mcdq_axi_buf
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 183)] Elaborating module ips2l_mcdq_axi_buf_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011101
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    AXI_CMD_FIFO_WIDTH = 32'b00000000000000000000000000110010
    AXI_WDATA_FIFO_WIDTH = 32'b00000000000000000000000010010001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 310)] Elaborating instance u_axi_rdcmd_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Elaborating module ips2l_cmd_fifo_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_rdcmd_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000110010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 253)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_rdcmd_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_rdcmd_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_rdcmd_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_rdcmd_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 328)] Elaborating instance u_axi_wrcmd_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Elaborating module ips2l_cmd_fifo_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_axi_wrcmd_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000110010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp(line number: 346)] Elaborating instance u_wdata_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 288)] Elaborating module ips2l_wdata_fifo_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 364)] Elaborating instance ips2l_distributed_fifo_wstrb0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/ips2l_distributed_fifo_wstrb0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000010001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000010001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000010001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[0].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[0].ips2l_distributed_fifo_data/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[0].ips2l_distributed_fifo_data/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[0].ips2l_distributed_fifo_data/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[1].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[2].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_fifo_v1_5.vp(line number: 424)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_buf/u_wdata_fifo/fifo_loop[3].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 377)] Elaborating instance mcdq_axi_wdata_align
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 643)] Elaborating module ips2l_mcdq_axi_wdata_align_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011101
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    AXI_WDATA_DEPTH = 32'b00000000000000000000000000001010
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    AXI_CMD_FIFO_WIDTH = 32'b00000000000000000000000000110010
    AXI_CMD_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000000101010
    AXI_WDATA_FIFO_WIDTH = 32'b00000000000000000000000010010001
    AXI_WDATA_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000010010000
    AXI_WDATA_BYTES_MAX = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    AXI_ADDR_SHIFT = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 815)] Elaborating instance u_axi_wrcmd_align_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Elaborating module ips2l_cmd_fifo_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wrcmd_align_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000101010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 253)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wrcmd_align_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wrcmd_align_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wrcmd_align_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wrcmd_align_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp(line number: 1446)] Elaborating instance u_axi_wdata_align_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 284)] Elaborating module ips2l_wdata_align_fifo_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 353)] Elaborating instance ips2l_distributed_fifo_wstrb0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/ips2l_distributed_fifo_wstrb0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000010000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000010000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000010000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/ips2l_distributed_fifo_wstrb0/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[0].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[0].ips2l_distributed_fifo_data/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[0].ips2l_distributed_fifo_data/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[0].ips2l_distributed_fifo_data/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[1].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[2].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp(line number: 416)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_wdata_align/u_axi_wdata_align_fifo/fifo_loop[3].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 396)] Elaborating instance mcdq_axi_bresp_buf
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 84)] Elaborating module ips2l_mcdq_axi_bresp_buf_v1_5
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp(line number: 109)] Elaborating instance u_axi_bresp_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 185)] Elaborating module ips2l_bresp_fifo_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000001010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_bresp_fifo_v1_5.vp(line number: 244)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_bresp_buf/u_axi_bresp_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000011100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp(line number: 418)] Elaborating instance mcdq_axi_rdata_align
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 471)] Elaborating module ips2l_mcdq_axi_rdata_align_v1_6
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align} parameter value:
    AXI_ADDR_WIDTH = 32'b00000000000000000000000000011101
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    AXI_CMD_FIFO_WIDTH = 32'b00000000000000000000000000110010
    AXI_CMD_ALIGN_FIFO_WIDTH = 32'b00000000000000000000000000101010
    AXI_WDATA_BYTES_MAX = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    AXI_ADDR_SHIFT = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 845)] Elaborating instance u_axi_rdcmd_align_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 188)] Elaborating module ips2l_cmd_align_fifo_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_align_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000101010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp(line number: 253)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_align_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000101010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 906)] Elaborating instance u_axi_rdcmd_back_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 188)] Elaborating module ips2l_cmd_fifo_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_back_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    W = 32'b00000000000000000000000000011111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_cmd_fifo_v1_5.vp(line number: 253)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_back_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000011111
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_back_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000011111
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_back_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000011111
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_axi_rdcmd_back_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp(line number: 926)] Elaborating instance u_mcdq_axi_rdata_arrange
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 313)] Elaborating module ips2l_mcdq_axi_rdata_arrange_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange} parameter value:
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
    AXI_BACK_CMD_FIFO_WIDTH = 32'b00000000000000000000000000011111
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    AXI_ADDR_SHIFT = 32'b00000000000000000000000000000001
    DATA_WIDTH_MUL = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 394)] Elaborating instance u_axi_rdata_mac_fifo0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 197)] Elaborating module ips2l_rddata_fifo_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0} parameter value:
    D = 32'b00000000000000000000000001000000
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[0].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[0].ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[0].ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[0].ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000110
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[1].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[2].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rddata_fifo_v1_5.vp(line number: 266)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo0/fifo_loop[3].ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000110
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000010000
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 447)] Elaborating instance u_axi_rdata_mac_fifo1
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 94)] Elaborating module ips2l_mcdq_reg_fifo2_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_mac_fifo1} parameter value:
    W = 32'b00000000000000000000000010000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp(line number: 605)] Elaborating instance u_axi_rdata_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 238)] Elaborating module ips2l_rdata_align_fifo_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo} parameter value:
    D = 32'b00000000000000000000000000010000
    AXI_DATA_WIDTH = 32'b00000000000000000000000010000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 304)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[0].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[1].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[2].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp(line number: 334)] Elaborating instance ips2l_distributed_fifo_data
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_channel0/mcdq_axi_rdata_align/u_mcdq_axi_rdata_arrange/u_axi_rdata_fifo/fifo_loop[3].ips2l_distributed_fifo_data} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000100000
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp(line number: 505)] Elaborating instance mcdq_axi_cmd_arb
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 182)] Elaborating module ips2l_mcdq_axi_cmd_arb_v1_5a
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_cmd_arb} parameter value:
    WR_WEIGHT = 32'b00000000000000000000000000000100
    RD_WEIGHT = 32'b00000000000000000000000000000100
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ARB_AXI_WIDTH = 32'b00000000000000000000000000101100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp(line number: 334)] Elaborating instance mcdq_axi_dec
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 190)] Elaborating module ips2l_mcdq_axi_dec_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_cmd_arb/mcdq_axi_dec} parameter value:
    ARB_AXI_WIDTH = 32'b00000000000000000000000000101100
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ADDR_MAPPING_SEL = 32'b00000000000000000000000000000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp(line number: 358)] Elaborating instance u_user_cmd_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp(line number: 94)] Elaborating module ips2l_mcdq_reg_fifo2_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_axi_mc/mcdq_axi_cmd_arb/mcdq_axi_dec/u_user_cmd_fifo} parameter value:
    W = 32'b00000000000000000000000000111110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/ddr3_mcdq_wrapper_v1_9.v(line number: 326)] Elaborating instance mcdq_mac_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 649)] Elaborating module ips2l_mcdq_mac_top_v1_8b
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top} parameter value:
    DDR_TYPE = 2'b00
    MEM_BG_ADDR_WIDTH = 32'b00000000000000000000000000000000
    MEM_ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    MEM_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    REF_NUM = 32'b00000000000000000000000000001000
    MR0_DDR4 = 16'b0000000000000000
    MR1_DDR4 = 16'b0000000000000000
    MR2_DDR4 = 16'b0000000000000000
    MR3_DDR4 = 16'b0000000000000000
    MR4_DDR4 = 16'b0000000000000000
    MR5_DDR4 = 16'b0000000000000000
    MR6_DDR4 = 16'b0000000000000000
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
    TXSDLL = 32'b00000000000000000000001000000000
    TCCD = 32'b00000000000000000000000000000100
    TXP = 32'b00000000000000000000000000000100
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000111111111111
    TRFC = 32'b00000000000000000000000010001001
    TRC = 32'b00000000000000000000000000011011
    TRP = 32'b00000000000000000000000000001000
    TRRD = 32'b00000000000000000000000000000110
    TRTP = 32'b00000000000000000000000000000100
    TWR = 32'b00000000000000000000000000001000
    TWTR = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 900)] Elaborating instance mcdq_wdatapath
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 188)] Elaborating module ips2l_mcdq_wdatapath_v1_8
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath} parameter value:
    DDR_TYPE = 2'b00
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 258)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000000010
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 289)] Elaborating instance mc3q_wdp_dcp
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp(line number: 148)] Elaborating module ips2l_mcdq_wdp_dcp_v1_6
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp(line number: 324)] Elaborating instance mcdq_wdp_align
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp(line number: 155)] Elaborating module ips2l_mcdq_wdp_align_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_wdatapath/mcdq_wdp_align} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 927)] Elaborating instance mcdq_rdatapath
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 98)] Elaborating module ips2l_mcdq_rdatapath_v1_6
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp(line number: 129)] Elaborating instance mcdq_prefetch_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 110)] Elaborating module ips2l_mcdq_prefetch_fifo_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath/mcdq_prefetch_fifo} parameter value:
    D = 32'b00000000000000000000000000100000
    W = 32'b00000000000000000000000000001011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp(line number: 180)] Elaborating instance ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000101
    DATA_WIDTH = 32'b00000000000000000000000000001011
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_rdatapath/mcdq_prefetch_fifo/ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000101
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000000100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 956)] Elaborating instance mcdq_dcd_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 190)] Elaborating module ips2l_mcdq_dcd_top_v1_8
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcd_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
    TREFI = 32'b00000000000000000000001111111111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 254)] Elaborating instance mcdq_dcd_bm
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 265)] Elaborating module ips2l_mcdq_dcd_bm_v1_6
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcd_top/mcdq_dcd_bm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
    TREFI = 32'b00000000000000000000001111111111
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp(line number: 396)] Elaborating instance mcdq_dcd_rowaddr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp(line number: 91)] Elaborating module ips2l_mcdq_dcd_rowaddr_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcd_top/mcdq_dcd_bm/mcdq_dcd_rowaddr} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BANK_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp(line number: 298)] Elaborating instance mcdq_dcd_sm
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp(line number: 225)] Elaborating module ips2l_mcdq_dcd_sm_v1_6
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcd_top/mcdq_dcd_sm} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BURST_LENGTH = 32'b00000000000000000000000000001000
    REF_NUM = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1005)] Elaborating instance mcdq_dcp_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 344)] Elaborating module ips2l_mcdq_dcp_top_v1_8b
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000001000
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TRFC = 32'b00000000000000000000000010001001
    TRRD = 32'b00000000000000000000000000000110
    TRC = 32'b00000000000000000000000000011011
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 449)] Elaborating instance mcdq_dcp_buf
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 313)] Elaborating module ips2l_mcdq_dcp_buf_v1_8b
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf} parameter value:
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000110001
    TRFC = 32'b00000000000000000000000010001001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 423)] Elaborating instance A_ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 207)] Elaborating instance u_ips2l_distributed_fifo_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 188)] Elaborating instance ips2l_distributed_sdpram_distributed_fifo_v1_0
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp(line number: 135)] Elaborating module ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/ips2l_distributed_sdpram_distributed_fifo_v1_0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    INIT_FILE = NONE
    FILE_FORMAT = BIN
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp(line number: 208)] Elaborating instance u_ips2l_distributed_fifo_ctr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp(line number: 284)] Elaborating module ips2l_distributed_fifo_ctr_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf/A_ips2l_distributed_fifo/u_ips2l_distributed_fifo_distributed_fifo_v1_0/u_ips2l_distributed_fifo_ctr} parameter value:
    DEPTH = 32'b00000000000000000000000000000100
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp(line number: 474)] Elaborating instance B_ips2l_distributed_fifo
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp(line number: 145)] Elaborating module ips2l_distributed_fifo_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_buf/B_ips2l_distributed_fifo} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000000100
    DATA_WIDTH = 32'b00000000000000000000000000110001
    RST_TYPE = ASYNC
    OUT_REG = 32'b00000000000000000000000000000000
    FIFO_TYPE = SYNC_FIFO
    ALMOST_FULL_NUM = 32'b00000000000000000000000000001100
    ALMOST_EMPTY_NUM = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 513)] Elaborating instance mcdq_dcp_back_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 663)] Elaborating module ips2l_mcdq_dcp_back_ctrl_v1_6
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl} parameter value:
    SINGLE_RANK = true
    FIFO_DATA_WIDTH = 32'b00000000000000000000000000110001
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
    TZQCS = 32'b00000000000000000000000001001011
    TRP = 32'b00000000000000000000000000001000
    TFAW = 32'b00000000000000000000000000010111
    TRAS = 32'b00000000000000000000000000010011
    TRCD = 32'b00000000000000000000000000001000
    TRFC = 32'b00000000000000000000000010001001
    TRRD = 32'b00000000000000000000000000000110
    TRC = 32'b00000000000000000000000000011011
    TCCD = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1058)] Elaborating instance timing_act2wr_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp(line number: 130)] Elaborating module ips2l_mcdq_timing_act2wr_pass_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act2wr_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1072)] Elaborating instance mcdq_timing_rd_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp(line number: 143)] Elaborating module ips2l_mcdq_timing_rd_pass_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/mcdq_timing_rd_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1091)] Elaborating instance timing_wr_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp(line number: 142)] Elaborating module ips2l_mcdq_timing_wr_pass_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_wr_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000011
    CNT1_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[0].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[1].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[2].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[3].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[4].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[5].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[6].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1153)] Elaborating instance timing_pre_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/PRE_PASS_LOOP[7].timing_pre_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1178)] Elaborating instance timing_prea_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp(line number: 163)] Elaborating module ips2l_mcdq_timing_pre_pass_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_prea_pass} parameter value:
    CNT0_WIDTH = 32'b00000000000000000000000000000110
    CNT1_WIDTH = 32'b00000000000000000000000000000111
    CNT2_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1198)] Elaborating instance timing_ref_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp(line number: 105)] Elaborating module ips2l_mcdq_timing_ref_pass_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_ref_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[0].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[1].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[2].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[3].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[4].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[5].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[6].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1231)] Elaborating instance trc_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp(line number: 164)] Elaborating module ips2l_mcdq_trc_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRC_LOOP[7].trc_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TDELAY = 32'b00000000000000000000000000011011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1265)] Elaborating instance tfaw_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 143)] Elaborating module ips2l_mcdq_tfaw_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000101
    TFAW = 32'b00000000000000000000000000010111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 183)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 83)] Elaborating module ips2l_mcdq_tfaw_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[0].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 183)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 83)] Elaborating module ips2l_mcdq_tfaw_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[1].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp(line number: 183)] Elaborating instance mcdq_tfaw
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp(line number: 83)] Elaborating module ips2l_mcdq_tfaw_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/tfaw_timing/TFAW_LOOP[2].mcdq_tfaw} parameter value:
    TFAW = 32'b00000000000000000000000000010111
    CNT_WIDTH = 32'b00000000000000000000000000000101
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[0].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[1].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[2].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[3].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[4].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[5].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[6].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1298)] Elaborating instance twra2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TWRA2ACT_LOOP[7].twra2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[0].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[1].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[2].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[3].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[4].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[5].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[6].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1333)] Elaborating instance trda2act_timing
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp(line number: 117)] Elaborating module ips2l_mcdq_com_timing_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/TRDA2ACT_LOOP[7].trda2act_timing} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000000110
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp(line number: 1350)] Elaborating instance timing_act_pass
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp(line number: 107)] Elaborating module ips2l_mcdq_timing_act_pass_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass} parameter value:
    CNT_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp(line number: 550)] Elaborating instance mcdq_dcp_out
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp(line number: 225)] Elaborating module ips2l_mcdq_dcp_out_v1_6
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dcp_top/mcdq_dcp_out} parameter value:
    SINGLE_RANK = true
    CTRL_ADDR_WIDTH = 32'b00000000000000000000000000011100
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    COL_ADDR_WIDTH = 32'b00000000000000000000000000001010
    BADDR_WIDTH = 32'b00000000000000000000000000000011
    RADDR_WIDTH = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1056)] Elaborating instance mcdq_calib_delay
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp(line number: 116)] Elaborating module ips2l_mcdq_calib_delay_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_calib_delay} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001111
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1085)] Elaborating instance mcdq_dfi
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 721)] Elaborating module ips2l_mcdq_dfi_v1_7a
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_dfi} parameter value:
    BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    BG_ADDR_WIDTH = 32'b00000000000000000000000000000000
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TOTAL_ADDR_WIDTH = 32'b00000000000000000000000000001111
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
W: Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 1046)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 1109)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp(line number: 1261)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1133)] Elaborating instance mcdq_apb_cross
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp(line number: 160)] Elaborating module ips2l_mcdq_apb_cross_v1_5
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1176)] Elaborating instance mcdq_cfg_apb
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp(line number: 729)] Elaborating module ips2l_mcdq_cfg_apb_v1_5a
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_cfg_apb} parameter value:
    DDR_TYPE = 2'b00
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MR0_DDR4 = 16'b0000000000000000
    MR1_DDR4 = 16'b0000000000000000
    MR2_DDR4 = 16'b0000000000000000
    MR3_DDR4 = 16'b0000000000000000
    MR4_DDR4 = 16'b0000000000000000
    MR5_DDR4 = 16'b0000000000000000
    MR6_DDR4 = 16'b0000000000000000
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000000000000000
    EMR1_DDR2 = 16'b0000000000000000
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000000000
    EMR_LPDDR = 16'b0000000000000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1236)] Elaborating instance mcdq_mrs
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp(line number: 371)] Elaborating module ips2l_mcdq_mrs_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_mrs} parameter value:
    DDR_TYPE = 2'b00
    TOTAL_BA_ADDR_WIDTH = 32'b00000000000000000000000000000011
    TRFC = 32'b00000000000000000000000010001001
    TRP = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1261)] Elaborating instance mcdq_mpr
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp(line number: 329)] Elaborating module ips2l_mcdq_mpr_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_mpr} parameter value:
    TRFC = 32'b00000000000000000000000010001001
    TRP = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp(line number: 1283)] Elaborating instance mcdq_lp
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/mcdq/mac/ips2l_mcdq_lp_v1_5.vp(line number: 330)] Elaborating module ips2l_mcdq_lp_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ips_ddrc_top/mcdq_mac_top/mcdq_lp} parameter value:
    ROW_ADDR_WIDTH = 32'b00000000000000000000000000001111
    TRFC = 32'b00000000000000000000000010001001
    TREFI = 32'b00000000000000000000001111111111
    TRP = 32'b00000000000000000000000000001000
    TXSDLL = 32'b00000000000000000000000010000000
    TXP = 32'b00000000000000000000000000000100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3.v(line number: 511)] Elaborating instance u_ddrphy_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 13)] Elaborating module ddr3_ddrphy_top
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top} parameter value:
    MEM_TYPE = DDR3
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ROW_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANK_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    DEVICE_ID = 32'b00000000000000000000000000000001
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 454)] Elaborating instance u_clkbufm
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 467)] Elaborating instance u_ips2l_ddrphy_rst_clk_phase_adj
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 186)] Elaborating module ips2l_ddrphy_rst_clk_phase_adj_v1_14
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj} parameter value:
    PHASE_ADJ_DIR = 32'b00000000000000000000000000000000
    PHASE_ADJ_STEP = 32'b00000000000000000000000000001000
    RST_GPLL_PHASE_EN = 32'b00000000000000000000000000000001
    OUT_SYNC_RST_CLK_PHASE_ADJ_STEP = 8'b00100000
    SCAN_RST_CLK_WINDOW = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 388)] Elaborating instance u_gpll_phase_adj_req_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/u_gpll_phase_adj_req_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 399)] Elaborating instance u_find_out_sync_point_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/u_find_out_sync_point_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 410)] Elaborating instance u_terminate_rst_clk_phase_adj_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/u_terminate_rst_clk_phase_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp(line number: 421)] Elaborating instance u_dll_update_req_rst_ctrl_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_ips2l_ddrphy_rst_clk_phase_adj/u_dll_update_req_rst_ctrl_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 496)] Elaborating instance rst_clk_gpll
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 10)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/rst_clk_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 42.000000
    DUTYF = 32'b00000000000000000000000000101010
    ODIV0 = 42.000000
    ODIV1 = 32'b00000000000000000000000001010100
    DUTY0 = 32'b00000000000000000000000000101010
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 104)] Elaborating instance u_gpll
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 511)] Elaborating instance u_rst_clk_bufg
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 520)] Elaborating instance u_ddrphy_rst_seq_rstn_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_rst_seq_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 538)] Elaborating instance ddrphy_gpll
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 10)] Elaborating module ips2l_ddrphy_gpll_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gpll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = OPTIMIZED
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 42.000000
    DUTYF = 32'b00000000000000000000000000101010
    ODIV0 = 8.000000
    ODIV1 = 32'b00000000000000000000000000010000
    DUTY0 = 32'b00000000000000000000000000001000
    STATIC_PHASE0 = 32'b00000000000000000000000000000000
    INTERNAL_FB = CLKOUTF
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000000010000
    ODIV5 = 32'b00000000000000000000000000100000
    ODIV6 = 32'b00000000000000000000000001000000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_gpll_v1_3.v(line number: 104)] Elaborating instance u_gpll
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 553)] Elaborating instance u_ddrphy_gpll_phase
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp(line number: 84)] Elaborating module ips2l_ddrphy_gpll_phase_v1_0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 562)] Elaborating instance u_sysclk_bufg
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 569)] Elaborating instance u_ddrphy_cpd
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 582)] Elaborating instance u_ddrphy_cpd_rstn_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_ddrphy_cpd_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 589)] Elaborating instance u_ips2l_ddrphy_cpd_lock
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp(line number: 86)] Elaborating module ips2l_ddrphy_cpd_lock_v1_0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 597)] Elaborating instance ddrphy_cpd_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp(line number: 197)] Elaborating module ips2l_ddrphy_cpd_ctrl_v1_3
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 619)] Elaborating instance ddrphy_reset_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 300)] Elaborating module ips2l_ddrphy_reset_ctrl_v1_14
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl} parameter value:
    RST_GPLL_PHASE_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 468)] Elaborating instance ddrphy_pll_lock_debounce
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp(line number: 99)] Elaborating module ips2l_ddrphy_rst_debounce_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce} parameter value:
    RISE_CNTR_WIDTH = 32'b00000000000000000000000000010011
    RISE_CNTR_VALUE = 19'b1000000000000000000
    ACTIVE_HIGH = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 679)] Elaborating instance u_ddrphy_rstn_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp(line number: 689)] Elaborating instance u_dll_rst_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_reset_ctrl/u_dll_rst_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 661)] Elaborating instance ddrphy_check_ppll_out_sync_point
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 257)] Elaborating module ips2l_ddrphy_check_ppll_out_sync_point_v1_14
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_check_ppll_out_sync_point} parameter value:
    OUT_SYNC_RST_CLK_PHASE_ADJ_STEP = 8'b00100000
    SCAN_RST_CLK_WINDOW = 1'b0
    RST_GPLL_PHASE_EN = 32'b00000000000000000000000000000001
    JUDGE_OUT_SYNC_DIFFERENCE_CALUE = 8'b00101000
    RST_CLK_WINDOW_MIN_STEP = 8'b00011000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 561)] Elaborating instance u_rst_gpll_phase_adj_finish_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_check_ppll_out_sync_point/u_rst_gpll_phase_adj_finish_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 572)] Elaborating instance u_check_out_sync_point_begin_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_check_ppll_out_sync_point/u_check_out_sync_point_begin_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp(line number: 583)] Elaborating instance u_wrlvl_step_fix_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_check_ppll_out_sync_point/u_wrlvl_step_fix_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 679)] Elaborating instance ddrphy_dll_update_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp(line number: 139)] Elaborating module ips2l_ddrphy_dll_update_ctrl_v1_14
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 696)] Elaborating instance u_dll_update_n_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_dll_update_n_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 706)] Elaborating instance u_dll_freeze_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_dll_freeze_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 716)] Elaborating instance ddrphy_gate_update_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 115)] Elaborating module ips2l_ddrphy_gate_update_ctrl_v1_11
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_gate_update_ctrl} parameter value:
    UPDATE_EN = 1'b0
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 197)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 127)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_11
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp(line number: 197)] Elaborating instance ddrphy_drift_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp(line number: 127)] Elaborating module ips2l_ddrphy_drift_ctrl_v1_11
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 752)] Elaborating instance ddrphy_calib_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 431)] Elaborating module ips2l_ddrphy_calib_top_v1_14
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top} parameter value:
    DDR_TYPE = 2'b00
    WRCAL_EN = 1'b0
    EYECAL_EN = 32'b00000000000000000000000000000001
    T200US = 20'b00000110101110101010
    T500US = 20'b00010000010101111001
    T400NS = 8'b00110101
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TZQINIT = 10'b0010000000
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    REF_CNT = 4'b1001
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    RST_GPLL_PHASE_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 647)] Elaborating instance ddrphy_main_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 254)] Elaborating module ips2l_ddrphy_main_ctrl_v1_14
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl} parameter value:
    DDR_TYPE = 2'b00
    EYECAL_EN = 32'b00000000000000000000000000000001
    RST_GPLL_PHASE_EN = 32'b00000000000000000000000000000001
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 522)] Elaborating instance u_wrlvl_done_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_done_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 532)] Elaborating instance u_rst_gpll_phase_adj_finish_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_rst_gpll_phase_adj_finish_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp(line number: 542)] Elaborating instance u_wrlvl_trained_flag_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/u_wrlvl_trained_flag_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 697)] Elaborating instance ddrphy_init
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_init_v1_0.vp(line number: 592)] Elaborating module ips2l_ddrphy_init_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_init} parameter value:
    DDR_TYPE = 2'b00
    T200US = 20'b00000110101110101010
    T500US = 20'b00010000010101111001
    T400NS = 8'b00110101
    TMRD = 8'b00000001
    TMOD = 8'b00000011
    TXPR = 8'b00100100
    TRP = 8'b00000010
    TRFC = 8'b00100011
    TZQINIT = 10'b0010000000
    REF_CNT = 4'b1001
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 725)] Elaborating instance ddrphy_wrlvl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp(line number: 204)] Elaborating module ips2l_ddrphy_wrlvl_v1_14
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrlvl} parameter value:
    TMOD = 8'b00000011
    TRFC = 8'b00100011
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 755)] Elaborating instance ddrphy_rdcal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp(line number: 765)] Elaborating module ips2l_ddrphy_rdcal_v1_10
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_rdcal} parameter value:
    DDR_TYPE = 2'b00
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 813)] Elaborating instance ddrphy_wrcal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp(line number: 525)] Elaborating module ips2l_ddrphy_wrcal_v1_7
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_wrcal} parameter value:
    WRCAL_EN = 1'b0
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 844)] Elaborating instance ddrphy_eyecal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp(line number: 243)] Elaborating module ips2l_ddrphy_eyecal_v1_5
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_eyecal} parameter value:
    TRFC = 8'b00100011
    TRCD = 8'b00000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 872)] Elaborating instance ddrphy_calib_mux
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp(line number: 214)] Elaborating module ips2l_ddrphy_calib_mux_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_calib_mux} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp(line number: 940)] Elaborating instance ddrphy_upcal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_upcal_v1_0.vp(line number: 166)] Elaborating module ips2l_ddrphy_upcal_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_calib_top/ddrphy_upcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 831)] Elaborating instance ddrphy_training_ctrl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp(line number: 101)] Elaborating module ips2l_ddrphy_training_ctrl_v1_11
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_training_ctrl} parameter value:
    SRB_DQS_RST_TRAINING_HIGH_CLK = 32'b00000000000000000000000000000011
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 843)] Elaborating instance u_force_read_clk_ctrl_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_force_read_clk_ctrl_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 853)] Elaborating instance u_force_samp_position_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_force_samp_position_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 863)] Elaborating instance u_samp_position_dyn_adj_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_samp_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 873)] Elaborating instance u_wrcal_position_dyn_adj_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/u_wrcal_position_dyn_adj_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 901)] Elaborating instance ddrphy_slice_top
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 13)] Elaborating module ddr3_slice_top_v1_15
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top} parameter value:
    CLKIN_FREQ = 25.000000
    PPLL_BANDWIDTH = LOW
    DDR_TYPE = 2'b00
    GATE_MODE = 1'b1
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    PPLL_IDIV = 32'b00000000000000000000000000000001
    PPLL_FDIV = 32'b00000000000000000000000001010100
    PPLL_ODIVPHY = 32'b00000000000000000000000000000010
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
    DEVICE_ID = 32'b00000000000000000000000000000001
    MIN_DQSI_WIN = 9'b000001010
    GATEI_EN = 1'b1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 258)] Elaborating instance u_wrlvl_trained_flag_sync
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ips2l_rst_sync_v1_3.v(line number: 10)] Elaborating module ips2l_rst_sync_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/u_wrlvl_trained_flag_sync} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000000001
    DFT_VALUE = 1'b0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 769)] Elaborating instance u_clkbufr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 789)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 10)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[0].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = FALSE
    INTERNAL_FB = CLKOUTF
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001010100
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001010100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 78)] Elaborating instance u_ppll
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 804)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 769)] Elaborating instance u_clkbufr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 789)] Elaborating instance ddrphy_ppll
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/pll/ips2l_ddrphy_ppll_v1_0.v(line number: 10)] Elaborating module ips2l_ddrphy_ppll_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_bank[1].ddrphy_ppll} parameter value:
    CLKIN_FREQ = 25.000000
    BANDWIDTH = LOW
    CLKOUT4_SYN_EN = FALSE
    INTERNAL_FB = CLKOUTF
    IDIV = 32'b00000000000000000000000000000001
    FDIV = 32'b00000000000000000000000001010100
    ODIVPHY = 32'b00000000000000000000000000000010
    ODIV0 = 32'b00000000000000000000000000010000
    ODIV1 = 32'b00000000000000000000000000000010
    ODIV2 = 32'b00000000000000000000000000000100
    ODIV3 = 32'b00000000000000000000000000001000
    ODIV4 = 32'b00000000000000000000000001010100
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 804)] Elaborating instance u_ddrphy_ioclkdiv
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 829)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 559)] Elaborating module ips2l_ddrphy_data_slice_v1_15
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
    DEVICE_ID = 32'b00000000000000000000000000000001
    GATEI_EN = 1'b1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 760)] Elaborating instance ddrphy_data_slice_wrlvl
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp(line number: 321)] Elaborating module ips2l_ddrphy_data_slice_wrlvl_v1_14
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_data_slice_wrlvl} parameter value:
    WL_MAX_STEP = 8'b11001001
    CK_MAX_STEP = 8'b10000000
    WL_MAX_CHECK = 5'b11111
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 800)] Elaborating instance ddrphy_dqs_rddata_align
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp(line number: 541)] Elaborating module ips2l_ddrphy_dqs_rddata_align_v1_12
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_dqs_rddata_align} parameter value:
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 836)] Elaborating instance ddrphy_wdata_path_adj
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp(line number: 247)] Elaborating module ips2l_ddrphy_wdata_path_adj_v1_10
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice/ddrphy_wdata_path_adj} parameter value:
    DQ_WIDTH = 32'b00000000000000000000000000001000
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 910)] Elaborating instance u_ddc_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 953)] Elaborating instance u_dll_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 985)] Elaborating instance u_tserdes0_dqs
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1027)] Elaborating instance u_tserdes1_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1069)] Elaborating instance u_oserdes_dqs
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1101)] Elaborating instance u_iobufco_dqs
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1138)] Elaborating instance u_oserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1183)] Elaborating instance u_iserdes_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1204)] Elaborating instance u_iobuf_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1236)] Elaborating instance u_oserdes_dm
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1257)] Elaborating instance u_outbuft_dm
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[0].u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[1].u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[2].u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[3].u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[4].u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[5].u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[6].u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 1162)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].ddrphy_data_slice.dq_loop[7].u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 829)] Elaborating instance ddrphy_data_slice
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp(line number: 559)] Elaborating module ips2l_ddrphy_data_slice_v1_15
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].ddrphy_data_slice} parameter value:
    DDR_TYPE = 2'b00
    TEST_DATA_PATTERN0 = 64'b0101010110101010010101011010101000001000111101110000100011110111
    TEST_DATA_PATTERN1 = 64'b0111111110011111011111111001111110000000111111101000000011111110
    TEST_DATA_PATTERN2 = 64'b1111000000001111111100000000111100000001111111110000000111111111
    TEST_DATA_PATTERN3 = 64'b1101111110101010110111111010101001010101101010100101010110101010
    GATE_MODE = 1'b1
    SC_LDO_CTRL = 2'b00
    SC_DLY_2X = 1'b1
    WL_MAX_STEP = 8'b11001001
    WL_MAX_CHECK = 5'b11111
    MIN_DQSI_WIN = 9'b000001010
    DEVICE_ID = 32'b00000000000000000000000000000001
    GATEI_EN = 1'b1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 925)] Elaborating instance ddrphy_data_slice_wrcal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp(line number: 388)] Elaborating module ips2l_ddrphy_data_slice_wrcal_v1_14
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_wrcal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 955)] Elaborating instance ddrphy_dqsi_rdel_cal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp(line number: 592)] Elaborating module ips2l_ddrphy_dqsi_rdel_cal_v1_15
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_dqsi_rdel_cal} parameter value:
    MIN_DQSI_WIN = 9'b000001010
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 996)] Elaborating instance ddrphy_data_slice_dqs_gate_cal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 139)] Elaborating module ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal} parameter value:
    GATE_MODE = 1'b1
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 181)] Elaborating instance ddrphy_dqs_gate_coarse_cal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp(line number: 211)] Elaborating module ips2l_ddrphy_dqs_gate_coarse_cal_v1_12
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_dqs_gate_coarse_cal} parameter value:
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp(line number: 198)] Elaborating instance ddrphy_gatecal
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp(line number: 333)] Elaborating module ips2l_ddrphy_gatecal_v1_14
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_data_slice_dqs_gate_cal/ddrphy_gatecal} parameter value:
    GATE_MODE = 1'b1
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1036)] Elaborating instance ddrphy_slice_rddata_align
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp(line number: 123)] Elaborating module ips2l_ddrphy_slice_rddata_align_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_slice_rddata_align} parameter value:
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1053)] Elaborating instance ddrphy_control_path_adj
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp(line number: 149)] Elaborating module ips2l_ddrphy_control_path_adj_v1_10
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top/ddrphy_control_path_adj} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    SLIP_BIT_NUM = 2'b01
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1223)] Elaborating instance u_ddc_ca
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1275)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1317)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1223)] Elaborating instance u_ddc_ca
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1275)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1317)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1223)] Elaborating instance u_ddc_ca
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1275)] Elaborating instance u_tserdes_ca0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1317)] Elaborating instance u_tserdes_ca1
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1362)] Elaborating instance u_oserdes_ck
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1421)] Elaborating instance u_iodelay_dq
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1428)] Elaborating instance u_outbuftco_ck
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1458)] Elaborating instance u_oserdes_odt
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1482)] Elaborating instance u_odelay_odt
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1489)] Elaborating instance u_outbuft_odt
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1518)] Elaborating instance u_oserdes_csn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1542)] Elaborating instance u_odelay_csn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1549)] Elaborating instance u_outbuft_csn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1578)] Elaborating instance u_oserdes_rasn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1602)] Elaborating instance u_odelay_rasn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1609)] Elaborating instance u_outbuft_rasn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1638)] Elaborating instance u_oserdes_casn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1662)] Elaborating instance u_odelay_casn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1669)] Elaborating instance u_outbuft_casn
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1697)] Elaborating instance u_oserdes_wen
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1721)] Elaborating instance u_odelay_wen
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1728)] Elaborating instance u_outbuft_wen
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1757)] Elaborating instance u_oserdes_cke
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1781)] Elaborating instance u_odelay_cke
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1788)] Elaborating instance u_outbuft_cke
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1823)] Elaborating instance u_oserdes_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Elaborating instance u_odelay_addr
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1854)] Elaborating instance u_outbuft_addr0
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1888)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Elaborating instance u_odelay_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1919)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1888)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Elaborating instance u_odelay_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1919)] Elaborating instance u_outbuft_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1888)] Elaborating instance u_oserdes_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Elaborating instance u_odelay_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1919)] Elaborating instance u_outbuft_ba
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1421)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.u_iodelay_dq
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1482)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.u_odelay_odt
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1542)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.u_odelay_csn
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1602)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.u_odelay_rasn
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1662)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.u_odelay_casn
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1721)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.u_odelay_wen
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1781)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.u_odelay_cke
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[0].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[1].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[2].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[3].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[4].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[5].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[6].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[7].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[8].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[9].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[10].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[11].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[12].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[13].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1847)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.i_mem_addr_0[14].u_odelay_addr
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[0].u_odelay_ba
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[1].u_odelay_ba
W: Verilog-2023: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ddr3_slice_top_v1_15.v(line number: 1912)] Give initial value 0 for the no drive pin EN_N in module instance OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_slice_top.k_mem_ba[2].u_odelay_ba
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 1032)] Elaborating instance ddrphy_dfi
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_dfi_v1_3.vp(line number: 335)] Elaborating module ips2l_ddrphy_dfi_v1_3
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_dfi} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MEM_DQ_WIDTH = 32'b00000000000000000000000000010000
    MEM_DQS_WIDTH = 32'b00000000000000000000000000000010
    MEM_DM_WIDTH = 32'b00000000000000000000000000000010
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/ddr3_ddrphy_top.v(line number: 1104)] Elaborating instance ddrphy_info
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/ipcore/ddr3/rtl/ddrphy/ips2l_ddrphy_info_v1_0.vp(line number: 189)] Elaborating module ips2l_ddrphy_info_v1_0
I: Module instance {OV_NPU_PCIe/u_system_top/ddr_npu/u_ddrphy_top/ddrphy_info} parameter value:
    DDR_TYPE = 2'b00
    MEM_ADDR_WIDTH = 32'b00000000000000000000000000001111
    MEM_BANKADDR_WIDTH = 32'b00000000000000000000000000000011
    MR0_DDR3 = 16'b0001100100100000
    MR1_DDR3 = 16'b0000000000010100
    MR2_DDR3 = 16'b0000000000000000
    MR3_DDR3 = 16'b0000000000000000
    MR_DDR2 = 16'b0000101101000011
    EMR1_DDR2 = 16'b0000000000010100
    EMR2_DDR2 = 16'b0000000000000000
    EMR3_DDR2 = 16'b0000000000000000
    MR_LPDDR = 16'b0000000000100011
    EMR_LPDDR = 16'b0000000000000000
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Width mismatch between port axi_awaddr and signal bound to it for instantiated module ddr3
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Width mismatch between port axi_araddr and signal bound to it for instantiated module ddr3
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Width mismatch between port apb_addr and signal bound to it for instantiated module ddr3
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Width mismatch between port apb_wdata and signal bound to it for instantiated module ddr3
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 487)] Width mismatch between port apb_rdata and signal bound to it for instantiated module ddr3
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 592)] Elaborating instance u_ddr_M_id_convertor
W: Verilog-2009: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 1)] Create black box for empty module axi_id_convertor
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_id_convertor.v(line number: 1)] Elaborating module axi_id_convertor
I: Module instance {OV_NPU_PCIe/u_system_top/u_ddr_M_id_convertor} parameter value:
    IN_ID_WIDTH = 32'b00000000000000000000000000001011
    OUT_ID_WIDTH = 32'b00000000000000000000000000001010
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 589)] Width mismatch between port virt_rid and signal bound to it for instantiated module axi_id_convertor
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 589)] Width mismatch between port virt_bid and signal bound to it for instantiated module axi_id_convertor
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 589)] Width mismatch between port virt_arid and signal bound to it for instantiated module axi_id_convertor
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 589)] Width mismatch between port virt_awid and signal bound to it for instantiated module axi_id_convertor
I: Verilog-0004: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 668)] Elaborating instance u_axi_crossbar_wrap_3x1_data
W: Verilog-2009: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v(line number: 1)] Create black box for empty module axi_crossbar_wrap_3x1
I: Verilog-0003: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/axi_crossbar_wrap_3x1.v(line number: 1)] Elaborating module axi_crossbar_wrap_3x1
I: Module instance {OV_NPU_PCIe/u_system_top/u_axi_crossbar_wrap_3x1_data} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000010000000
    ADDR_WIDTH = 32'b00000000000000000000000001000000
    STRB_WIDTH = 32'b00000000000000000000000000010000
    S_ID_WIDTH = 32'b00000000000000000000000000001010
    M_ID_WIDTH = 32'b00000000000000000000000000001011
    AWUSER_ENABLE = 32'b00000000000000000000000000000000
    AWUSER_WIDTH = 32'b00000000000000000000000000000001
    WUSER_ENABLE = 32'b00000000000000000000000000000000
    WUSER_WIDTH = 32'b00000000000000000000000000000001
    BUSER_ENABLE = 32'b00000000000000000000000000000000
    BUSER_WIDTH = 32'b00000000000000000000000000000001
    ARUSER_ENABLE = 32'b00000000000000000000000000000000
    ARUSER_WIDTH = 32'b00000000000000000000000000000001
    RUSER_ENABLE = 32'b00000000000000000000000000000000
    RUSER_WIDTH = 32'b00000000000000000000000000000001
    S00_THREADS = 32'b00000000000000000000000000000100
    S00_ACCEPT = 32'b00000000000000000000000000001000
    S01_THREADS = 32'b00000000000000000000000000000100
    S01_ACCEPT = 32'b00000000000000000000000000001000
    S02_THREADS = 32'b00000000000000000000000000000010
    S02_ACCEPT = 32'b00000000000000000000000000010000
    M_REGIONS = 32'b00000000000000000000000000000001
    M00_BASE_ADDR = 32'b00000000000000000000000000000000
    M00_ADDR_WIDTH = 64'b0000000000000000000000000000000000000000000000000000000001000000
    M00_CONNECT_READ = 4'b1111
    M00_CONNECT_WRITE = 4'b1111
    M00_ISSUE = 32'b00000000000000000000000000000100
    M00_SECURE = 32'b00000000000000000000000000000000
    S00_AW_REG_TYPE = 32'b00000000000000000000000000000000
    S00_W_REG_TYPE = 32'b00000000000000000000000000000000
    S00_B_REG_TYPE = 32'b00000000000000000000000000000001
    S00_AR_REG_TYPE = 32'b00000000000000000000000000000000
    S00_R_REG_TYPE = 32'b00000000000000000000000000000010
    S01_AW_REG_TYPE = 32'b00000000000000000000000000000000
    S01_W_REG_TYPE = 32'b00000000000000000000000000000000
    S01_B_REG_TYPE = 32'b00000000000000000000000000000001
    S01_AR_REG_TYPE = 32'b00000000000000000000000000000000
    S01_R_REG_TYPE = 32'b00000000000000000000000000000010
    S02_AW_REG_TYPE = 32'b00000000000000000000000000000000
    S02_W_REG_TYPE = 32'b00000000000000000000000000000000
    S02_B_REG_TYPE = 32'b00000000000000000000000000000001
    S02_AR_REG_TYPE = 32'b00000000000000000000000000000000
    S02_R_REG_TYPE = 32'b00000000000000000000000000000010
    M00_AW_REG_TYPE = 32'b00000000000000000000000000000001
    M00_W_REG_TYPE = 32'b00000000000000000000000000000010
    M00_B_REG_TYPE = 32'b00000000000000000000000000000000
    M00_AR_REG_TYPE = 32'b00000000000000000000000000000001
    M00_R_REG_TYPE = 32'b00000000000000000000000000000000
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awid and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awaddr and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awlen and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awsize and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awburst and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awcache and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awprot and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_awqos and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_wdata and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_wstrb and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_bid and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_bresp and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_arid and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_araddr and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_arlen and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_arsize and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_arburst and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_arcache and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_arprot and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_arqos and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_rid and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_rdata and signal bound to it for instantiated module axi_crossbar_wrap_3x1
W: Verilog-2019: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 647)] Width mismatch between port s02_axi_rresp and signal bound to it for instantiated module axi_crossbar_wrap_3x1
E: Verilog-4111: [C:/Users/realw/Desktop/npu/OV-PCIe/FPGA2025/source/system_top.v(line number: 813)] Expression as lvalue of assignment is illegal
Program Error Out.
Action compile: Real time elapsed is 0h:0m:27s
Action compile: CPU time elapsed is 0h:0m:2s
Action compile: Process CPU time elapsed is 0h:0m:2s
Current time: Tue Nov  4 00:19:07 2025
Action compile: Peak memory pool usage is 182 MB
