#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Aug  2 10:21:17 2022
# Process ID: 30256
# Current directory: E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24260 E:\study\game\code\test\display\soc_up\vivado_xpr\project_1\project_1\project_1.xpr
# Log file: E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/vivado.log
# Journal file: E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/common.vh'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/cache/icache_tag_ram/icache_tag_ram.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/cache/dcache_data_ram/dcache_data_ram.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/cache/icache_data_ram/icache_data_ram.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/axi_cache_bridge/axi_cache_bridge.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/godson_system_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2019.2/data/ip'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'icache_tag_ram'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'dcache_data_ram'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'icache_data_ram'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'axi_cache_bridge'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:37 . Memory (MB): peak = 881.355 ; gain = 238.059
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ila_0 -dir e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip
create_ip: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1214.906 ; gain = 0.000
set_property -dict [list CONFIG.C_PROBE1_WIDTH {4} CONFIG.C_PROBE0_WIDTH {32} CONFIG.C_NUM_OF_PROBES {2}] [get_ips ila_0]
generate_target {instantiation_template} [get_files e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ila_0'...
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1214.906 ; gain = 0.000
update_compile_order -fileset sources_1
generate_target all [get_files  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ila_0'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ila_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ila_0'...
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1214.906 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all ila_0] }
export_ip_user_files -of_objects [get_files e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.xci]
launch_runs -jobs 4 ila_0_synth_1
[Tue Aug  2 10:27:36 2022] Launched ila_0_synth_1...
Run output will be captured here: E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/ila_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1214.906 ; gain = 0.000
export_simulation -of_objects [get_files e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.xci] -directory E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.ip_user_files -ipstatic_source_dir E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/study/game/code/test/display/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'godson_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/init_img_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/init_image.coe'
INFO: [SIM-utils-43] Exported 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/lcd_init_data.mif'
INFO: [SIM-utils-43] Exported 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/lcd_init_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj godson_system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_axi_32_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1222]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1226]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1227]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1228]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_axi_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_pll_33/clk_pll_33_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_33_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_pll_33/clk_pll_33.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_33
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/dpram_512x32/sim/dpram_512x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/CONFREG/LCD/ip/init_img_rom/sim/init_img_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_img_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/CONFREG/LCD/ip/lcd_init_data/sim/lcd_init_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_init_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/axi_crossbar/sim/axi_crossbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/AXI_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/BPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/CP0_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DTLB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DTLB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/EXE_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ICache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Icache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ITLB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ITLB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/M1_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m1_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/MX25L6405D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MX25L6405D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/PLRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PLRU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/PREIF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/XPMRAMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_port_lutram
INFO: [VRFC 10-311] analyzing module simple_port_ram
INFO: [VRFC 10-311] analyzing module simple_port_ram_without_bypass
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_dev_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2apb_misc
INFO: [VRFC 10-2458] undeclared symbol nand_dma_ack_i, assumed default net type wire [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_dev_top.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_mux2
INFO: [VRFC 10-311] analyzing module arb_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/AMBA/axi2apb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2apb_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/AMBA/axi_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_mux
INFO: [VRFC 10-311] analyzing module nb_sync_fifo_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/bd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/cloclz_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cloclz_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/DMA/dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/ejtag_virtual_host.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ejtag_virtual_host
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/ethernet_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_flash_ctrl
INFO: [VRFC 10-2458] undeclared symbol param_scs, assumed default net type wire [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:506]
INFO: [VRFC 10-311] analyzing module simple_spi_top
INFO: [VRFC 10-311] analyzing module spi_fifo4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/CONFREG/lcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac2axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC2AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF2_64x16
INFO: [VRFC 10-2458] undeclared symbol NOT_CENA, assumed default net type wire [E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_ram.v:59]
INFO: [VRFC 10-2458] undeclared symbol NOT_CENB, assumed default net type wire [E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_ram.v:62]
INFO: [VRFC 10-311] analyzing module RF2_512x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_top
INFO: [VRFC 10-311] analyzing module RegFile2_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vMAC_TOP
INFO: [VRFC 10-311] analyzing module BD_V
INFO: [VRFC 10-311] analyzing module CAM_V
INFO: [VRFC 10-311] analyzing module CSR_V
INFO: [VRFC 10-311] analyzing module DMA_V
INFO: [VRFC 10-311] analyzing module MAC_V
INFO: [VRFC 10-311] analyzing module MAC2AHB_V
INFO: [VRFC 10-311] analyzing module MAC_AHB_V
INFO: [VRFC 10-311] analyzing module MACCSR2AHB_V
INFO: [VRFC 10-311] analyzing module MACDATA2AHB_V
INFO: [VRFC 10-311] analyzing module RC_V
INFO: [VRFC 10-311] analyzing module RFIFO_V
INFO: [VRFC 10-311] analyzing module RLSM_V
INFO: [VRFC 10-311] analyzing module RSTC_V
INFO: [VRFC 10-311] analyzing module TC_V
INFO: [VRFC 10-311] analyzing module TFIFO_V
INFO: [VRFC 10-311] analyzing module TLSM_V
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/maccsr2axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MACCSR2AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/macdata2axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MACDATA2AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/NAND/nand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/nand_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nand_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/nand_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s30ml08gp00
INFO: [VRFC 10-311] analyzing module s30ml04gp00
INFO: [VRFC 10-311] analyzing module BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rlsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rstc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSTC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_up_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/tc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/tlsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TLSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/trap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/uart_dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_dev
INFO: [VRFC 10-311] analyzing module uart_transmitter_v
INFO: [VRFC 10-311] analyzing module uart_tfifo_v
INFO: [VRFC 10-311] analyzing module raminfr_v
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/vmac/virtual_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module virtual_mac
INFO: [VRFC 10-311] analyzing module virtual_mac_slave
INFO: [VRFC 10-311] analyzing module virtual_mac_master
"xvhdl --incr --relax -prj godson_system_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1214.906 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '30' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ed516687f232422f80e08993ac502a76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L axi_interconnect_v1_7_17 -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot godson_system_behav xil_defaultlib.godson_system xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ed516687f232422f80e08993ac502a76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L axi_interconnect_v1_7_17 -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot godson_system_behav xil_defaultlib.godson_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <ex_ila> not found while processing module instance <U_ex_ila> [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:219]
ERROR: [VRFC 10-2063] Module <pc_ila> not found while processing module instance <U_pc_ila> [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:236]
ERROR: [VRFC 10-2063] Module <complex_ila> not found while processing module instance <U_complex_ila> [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:253]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:53 . Memory (MB): peak = 1214.906 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'godson_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/init_img_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/init_image.coe'
INFO: [SIM-utils-43] Exported 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/lcd_init_data.mif'
INFO: [SIM-utils-43] Exported 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/lcd_init_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj godson_system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_axi_32_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1222]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1226]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1227]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1228]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_axi_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_pll_33/clk_pll_33_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_33_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_pll_33/clk_pll_33.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_33
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/dpram_512x32/sim/dpram_512x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/CONFREG/LCD/ip/init_img_rom/sim/init_img_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_img_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/CONFREG/LCD/ip/lcd_init_data/sim/lcd_init_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_init_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/axi_crossbar/sim/axi_crossbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/AXI_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/BPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/CP0_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DTLB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DTLB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/EXE_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ICache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Icache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ITLB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ITLB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/M1_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m1_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/MX25L6405D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MX25L6405D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/PLRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PLRU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/PREIF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/XPMRAMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_port_lutram
INFO: [VRFC 10-311] analyzing module simple_port_ram
INFO: [VRFC 10-311] analyzing module simple_port_ram_without_bypass
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_dev_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2apb_misc
INFO: [VRFC 10-2458] undeclared symbol nand_dma_ack_i, assumed default net type wire [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_dev_top.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_mux2
INFO: [VRFC 10-311] analyzing module arb_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/AMBA/axi2apb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2apb_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/AMBA/axi_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_mux
INFO: [VRFC 10-311] analyzing module nb_sync_fifo_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/bd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/cloclz_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cloclz_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/DMA/dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/ejtag_virtual_host.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ejtag_virtual_host
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/ethernet_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_flash_ctrl
INFO: [VRFC 10-2458] undeclared symbol param_scs, assumed default net type wire [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:506]
INFO: [VRFC 10-311] analyzing module simple_spi_top
INFO: [VRFC 10-311] analyzing module spi_fifo4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/CONFREG/lcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac2axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC2AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF2_64x16
INFO: [VRFC 10-2458] undeclared symbol NOT_CENA, assumed default net type wire [E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_ram.v:59]
INFO: [VRFC 10-2458] undeclared symbol NOT_CENB, assumed default net type wire [E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_ram.v:62]
INFO: [VRFC 10-311] analyzing module RF2_512x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_top
INFO: [VRFC 10-311] analyzing module RegFile2_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vMAC_TOP
INFO: [VRFC 10-311] analyzing module BD_V
INFO: [VRFC 10-311] analyzing module CAM_V
INFO: [VRFC 10-311] analyzing module CSR_V
INFO: [VRFC 10-311] analyzing module DMA_V
INFO: [VRFC 10-311] analyzing module MAC_V
INFO: [VRFC 10-311] analyzing module MAC2AHB_V
INFO: [VRFC 10-311] analyzing module MAC_AHB_V
INFO: [VRFC 10-311] analyzing module MACCSR2AHB_V
INFO: [VRFC 10-311] analyzing module MACDATA2AHB_V
INFO: [VRFC 10-311] analyzing module RC_V
INFO: [VRFC 10-311] analyzing module RFIFO_V
INFO: [VRFC 10-311] analyzing module RLSM_V
INFO: [VRFC 10-311] analyzing module RSTC_V
INFO: [VRFC 10-311] analyzing module TC_V
INFO: [VRFC 10-311] analyzing module TFIFO_V
INFO: [VRFC 10-311] analyzing module TLSM_V
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/maccsr2axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MACCSR2AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/macdata2axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MACDATA2AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/NAND/nand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/nand_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nand_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/nand_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s30ml08gp00
INFO: [VRFC 10-311] analyzing module s30ml04gp00
INFO: [VRFC 10-311] analyzing module BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rlsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rstc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSTC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_up_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/tc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/tlsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TLSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/trap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/uart_dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_dev
INFO: [VRFC 10-311] analyzing module uart_transmitter_v
INFO: [VRFC 10-311] analyzing module uart_tfifo_v
INFO: [VRFC 10-311] analyzing module raminfr_v
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/vmac/virtual_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module virtual_mac
INFO: [VRFC 10-311] analyzing module virtual_mac_slave
INFO: [VRFC 10-311] analyzing module virtual_mac_master
"xvhdl --incr --relax -prj godson_system_vhdl.prj"
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 1486.727 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '38' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ed516687f232422f80e08993ac502a76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L axi_interconnect_v1_7_17 -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot godson_system_behav xil_defaultlib.godson_system xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ed516687f232422f80e08993ac502a76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L axi_interconnect_v1_7_17 -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot godson_system_behav xil_defaultlib.godson_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <ex_ila> not found while processing module instance <U_ex_ila> [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:219]
ERROR: [VRFC 10-2063] Module <pc_ila> not found while processing module instance <U_pc_ila> [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:236]
ERROR: [VRFC 10-2063] Module <complex_ila> not found while processing module instance <U_complex_ila> [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v:253]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1486.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:58 . Memory (MB): peak = 1486.727 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.xci] -no_script -reset -force -quiet
remove_files  -fileset ila_0 e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.xci
INFO: [Project 1-386] Moving file 'e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ila_0/ila_0.xci' from fileset 'ila_0' to fileset 'sources_1'.
remove_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1486.727 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name ex_ila -dir e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip
create_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1486.727 ; gain = 0.000
set_property -dict [list CONFIG.C_PROBE12_WIDTH {6} CONFIG.C_PROBE11_WIDTH {32} CONFIG.C_PROBE10_WIDTH {5} CONFIG.C_PROBE6_WIDTH {8} CONFIG.C_PROBE5_WIDTH {8} CONFIG.C_PROBE3_WIDTH {32} CONFIG.C_PROBE2_WIDTH {32} CONFIG.C_PROBE1_WIDTH {32} CONFIG.C_PROBE0_WIDTH {32} CONFIG.C_NUM_OF_PROBES {13} CONFIG.Component_Name {ex_ila}] [get_ips ex_ila]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ex_ila' to 'ex_ila' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ex_ila/ex_ila.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'ex_ila'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1486.727 ; gain = 0.000
update_compile_order -fileset sources_1
generate_target all [get_files  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ex_ila/ex_ila.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'ex_ila'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ex_ila/ex_ila_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'ex_ila'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'ex_ila'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'ex_ila'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1486.727 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all ex_ila] }
export_ip_user_files -of_objects [get_files e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ex_ila/ex_ila.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ex_ila/ex_ila.xci]
launch_runs -jobs 4 ex_ila_synth_1
[Tue Aug  2 10:52:16 2022] Launched ex_ila_synth_1...
Run output will be captured here: E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/ex_ila_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1486.727 ; gain = 0.000
export_simulation -of_objects [get_files e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ex_ila/ex_ila.xci] -directory E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.ip_user_files -ipstatic_source_dir E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/study/game/code/test/display/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name pc_ila -dir e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE11_WIDTH {32} CONFIG.C_PROBE10_WIDTH {32} CONFIG.C_PROBE9_WIDTH {5} CONFIG.C_PROBE8_WIDTH {4} CONFIG.C_PROBE7_WIDTH {32} CONFIG.C_PROBE6_WIDTH {32} CONFIG.C_PROBE5_WIDTH {32} CONFIG.C_PROBE4_WIDTH {32} CONFIG.C_PROBE3_WIDTH {32} CONFIG.C_PROBE2_WIDTH {32} CONFIG.C_PROBE1_WIDTH {32} CONFIG.C_PROBE0_WIDTH {32} CONFIG.C_NUM_OF_PROBES {12} CONFIG.Component_Name {pc_ila}] [get_ips pc_ila]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'pc_ila' to 'pc_ila' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pc_ila/pc_ila.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pc_ila'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pc_ila/pc_ila.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pc_ila'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pc_ila/pc_ila_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pc_ila'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pc_ila'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pc_ila'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1486.727 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all pc_ila] }
export_ip_user_files -of_objects [get_files e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pc_ila/pc_ila.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pc_ila/pc_ila.xci]
launch_runs -jobs 4 pc_ila_synth_1
[Tue Aug  2 10:55:02 2022] Launched pc_ila_synth_1...
Run output will be captured here: E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/pc_ila_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1486.727 ; gain = 0.000
export_simulation -of_objects [get_files e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pc_ila/pc_ila.xci] -directory E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.ip_user_files -ipstatic_source_dir E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/study/game/code/test/display/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name ila -vendor xilinx.com -library ip -version 6.2 -module_name complex_ila -dir e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.C_PROBE17_WIDTH {32} CONFIG.C_PROBE16_WIDTH {32} CONFIG.C_PROBE15_WIDTH {32} CONFIG.C_PROBE14_WIDTH {32} CONFIG.C_PROBE11_WIDTH {6} CONFIG.C_PROBE10_WIDTH {32} CONFIG.C_PROBE9_WIDTH {32} CONFIG.C_PROBE7_WIDTH {32} CONFIG.C_PROBE5_WIDTH {32} CONFIG.C_PROBE4_WIDTH {3} CONFIG.C_PROBE3_WIDTH {4} CONFIG.C_PROBE2_WIDTH {32} CONFIG.C_NUM_OF_PROBES {18} CONFIG.Component_Name {complex_ila}] [get_ips complex_ila]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'complex_ila' to 'complex_ila' is not allowed and is ignored.
generate_target {instantiation_template} [get_files e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/complex_ila/complex_ila.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'complex_ila'...
update_compile_order -fileset sources_1
generate_target all [get_files  e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/complex_ila/complex_ila.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'complex_ila'...
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/complex_ila/complex_ila_ooc.xdc'
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'complex_ila'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'complex_ila'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'complex_ila'...
generate_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1486.727 ; gain = 0.000
catch { config_ip_cache -export [get_ips -all complex_ila] }
export_ip_user_files -of_objects [get_files e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/complex_ila/complex_ila.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/complex_ila/complex_ila.xci]
launch_runs -jobs 4 complex_ila_synth_1
[Tue Aug  2 11:00:36 2022] Launched complex_ila_synth_1...
Run output will be captured here: E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.runs/complex_ila_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1486.727 ; gain = 0.000
export_simulation -of_objects [get_files e:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/complex_ila/complex_ila.xci] -directory E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.ip_user_files -ipstatic_source_dir E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/study/game/code/test/display/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'godson_system' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/init_img_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/init_image.coe'
INFO: [SIM-utils-43] Exported 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/lcd_init_data.mif'
INFO: [SIM-utils-43] Exported 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim/lcd_init_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj godson_system_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_addr_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_addr_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_read
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_ctrl_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_ctrl_write
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_ar_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_aw_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_b_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wr_cmd_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_cmd_translator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_simple_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_axi_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_and.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_latch_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_carry_or.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_command_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_comparator_sel_static.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-2654] begin/end is required for generate-for in this mode of verilog [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_axi_32_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1222]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1226]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1227]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32_mig_sim.v:1228]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/mig_axi_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_axi_32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/axi_interconnect_0/sim/axi_interconnect_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_interconnect_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_pll_33/clk_pll_33_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_33_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/clk_pll_33/clk_pll_33.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_33
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/dpram_512x32/sim/dpram_512x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dpram_512x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/CONFREG/LCD/ip/init_img_rom/sim/init_img_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module init_img_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/CONFREG/LCD/ip/lcd_init_data/sim/lcd_init_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd_init_data
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/axi_crossbar/sim/axi_crossbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/complex_ila/sim/complex_ila.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module complex_ila
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/pc_ila/sim/pc_ila.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_ila
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.srcs/sources_1/ip/ex_ila/sim/ex_ila.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_ila
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/AXI_Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/BPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BPU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/CP0_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DCache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/DTLB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DTLB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/EXE_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ICache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Icache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/IF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/ITLB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ITLB_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/M1_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m1_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/MEM_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/MX25L6405D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MX25L6405D
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/PLRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PLRU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/PREIF_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/WB_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/XPMRAMS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_port_lutram
INFO: [VRFC 10-311] analyzing module simple_port_ram
INFO: [VRFC 10-311] analyzing module simple_port_ram_without_bypass
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_dev_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2apb_misc
INFO: [VRFC 10-2458] undeclared symbol nand_dma_ack_i, assumed default net type wire [E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_dev_top.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/apb_mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apb_mux2
INFO: [VRFC 10-311] analyzing module arb_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/AMBA/axi2apb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi2apb_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/AMBA/axi_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_mux
INFO: [VRFC 10-311] analyzing module nb_sync_fifo_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/bd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/cloclz_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cloclz_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/csr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/DMA/dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dma_master
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/ejtag_virtual_host.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ejtag_virtual_host
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/ethernet_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ethernet_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_flash_ctrl
INFO: [VRFC 10-2458] undeclared symbol param_scs, assumed default net type wire [E:/study/game/code/test/display/soc_up/rtl/SPI/godson_sbridge_spi.v:506]
INFO: [VRFC 10-311] analyzing module simple_spi_top
INFO: [VRFC 10-311] analyzing module spi_fifo4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/CONFREG/lcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lcd
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac2axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC2AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF2_64x16
INFO: [VRFC 10-2458] undeclared symbol NOT_CENA, assumed default net type wire [E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_ram.v:59]
INFO: [VRFC 10-2458] undeclared symbol NOT_CENB, assumed default net type wire [E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_ram.v:62]
INFO: [VRFC 10-311] analyzing module RF2_512x32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_top
INFO: [VRFC 10-311] analyzing module RegFile2_64x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/vmac/mac_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vMAC_TOP
INFO: [VRFC 10-311] analyzing module BD_V
INFO: [VRFC 10-311] analyzing module CAM_V
INFO: [VRFC 10-311] analyzing module CSR_V
INFO: [VRFC 10-311] analyzing module DMA_V
INFO: [VRFC 10-311] analyzing module MAC_V
INFO: [VRFC 10-311] analyzing module MAC2AHB_V
INFO: [VRFC 10-311] analyzing module MAC_AHB_V
INFO: [VRFC 10-311] analyzing module MACCSR2AHB_V
INFO: [VRFC 10-311] analyzing module MACDATA2AHB_V
INFO: [VRFC 10-311] analyzing module RC_V
INFO: [VRFC 10-311] analyzing module RFIFO_V
INFO: [VRFC 10-311] analyzing module RLSM_V
INFO: [VRFC 10-311] analyzing module RSTC_V
INFO: [VRFC 10-311] analyzing module TC_V
INFO: [VRFC 10-311] analyzing module TFIFO_V
INFO: [VRFC 10-311] analyzing module TLSM_V
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/maccsr2axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MACCSR2AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/macdata2axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MACDATA2AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/NAND/nand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NAND_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/nand_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nand_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/nand_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s30ml08gp00
INFO: [VRFC 10-311] analyzing module s30ml04gp00
INFO: [VRFC 10-311] analyzing module BUFFER
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/raminfr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module raminfr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rlsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/rstc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RSTC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_up_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/tc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/tlb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MAC/tlsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TLSM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/tools.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_5_32
INFO: [VRFC 10-311] analyzing module decoder_6_64
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/trap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/uart_dev.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_dev
INFO: [VRFC 10-311] analyzing module uart_transmitter_v
INFO: [VRFC 10-311] analyzing module uart_tfifo_v
INFO: [VRFC 10-311] analyzing module raminfr_v
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_rfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_sync_flops.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_sync_flops
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_tfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/rtl/APB_DEV/URT/uart_transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/game/code/test/display/soc_up/simu/testbench/vmac/virtual_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module virtual_mac
INFO: [VRFC 10-311] analyzing module virtual_mac_slave
INFO: [VRFC 10-311] analyzing module virtual_mac_master
"xvhdl --incr --relax -prj godson_system_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 1486.727 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '32' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto ed516687f232422f80e08993ac502a76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L axi_interconnect_v1_7_17 -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot godson_system_behav xil_defaultlib.godson_system xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ed516687f232422f80e08993ac502a76 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L axi_interconnect_v1_7_17 -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_0_17 -L xbip_dsp48_mult_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L div_gen_v5_1_16 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_20 -L axi_data_fifo_v2_1_19 -L axi_crossbar_v2_1_21 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot godson_system_behav xil_defaultlib.godson_system xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 's_axi_arqos' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/AXI_Interface.v:2068]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 's_axi_awqos' [E:/study/game/code/test/display/soc_up/rtl/MIRROR_SWAMP/core/AXI_Interface.v:2085]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_awlen' [E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v:924]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_awlock' [E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v:927]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_arlen' [E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v:944]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_arlock' [E:/study/game/code/test/display/soc_up/rtl/TOP/soc_up_top.v:947]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3103]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [E:/study/game/code/test/display/soc_up/vivado_xpr/project_1/xilinx_ip/mig_axi_32/mig_axi_32/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
WARNING: [VRFC 10-3705] select index 13 into 'addr' is out of bounds [E:/study/game/code/test/display/soc_up/simu/testbench/ddr3_model.sv:1136]
WARNING: [VRFC 10-3705] select index 13 into 'addr' is out of bounds [E:/study/game/code/test/display/soc_up/simu/testbench/ddr3_model.sv:1225]
WARNING: [VRFC 10-3283] element index 13 into 'addr' is out of bounds [E:/study/game/code/test/display/soc_up/simu/testbench/ddr3_model.sv:1296]
WARNING: [VRFC 10-3283] element index 13 into 'addr' is out of bounds [E:/study/game/code/test/display/soc_up/simu/testbench/ddr3_model.sv:1326]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_16.div_gen_v5_1_16_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package xbip_bram18k_v3_0_6.xbip_bram18k_v3_0_6_pkg
Compiling package div_gen_v5_1_16.div_gen_pkg
Compiling package div_gen_v5_1_16.pkg_addsub
Compiling module unisims_ver.IOBUF
Compiling module xil_defaultlib.ex_ila
Compiling module xil_defaultlib.pc_ila
Compiling module xil_defaultlib.complex_ila
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module unisims_ver.SRLC32E_default
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_splitter
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_route...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_si_transact...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_decode...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axic_...
Compiling module axi_register_slice_v2_1_20.axi_register_slice_v2_1_20_axi_r...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_reg_s...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_19.axi_data_fifo_v2_1_19_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_addr_arbite...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_decerr_slav...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_crossbar(C_...
Compiling module axi_crossbar_v2_1_21.axi_crossbar_v2_1_21_axi_crossba...
Compiling module xil_defaultlib.axi_crossbar
Compiling module xil_defaultlib.AXI_Interface
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xil_defaultlib.xpm_memory_spram(MEMORY_SIZE=537...
Compiling module xil_defaultlib.simple_port_lutram_default
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_memory_sdpram(MEMORY_SIZE=81...
Compiling module xil_defaultlib.simple_port_ram_default
Compiling module xil_defaultlib.PLRU_default
Compiling module xil_defaultlib.Icache_default
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=0,ME...
Compiling module xil_defaultlib.xpm_memory_spram(MEMORY_SIZE=256...
Compiling module xil_defaultlib.simple_port_lutram(DATA_WIDTH=1)
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.DCache_default
Compiling module xil_defaultlib.ITLB_stage
Compiling module xil_defaultlib.pre_if_stage
Compiling module xil_defaultlib.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xil_defaultlib.xpm_memory_sdpram(MEMORY_SIZE=14...
Compiling module xil_defaultlib.simple_port_ram(DATA_WIDTH=56)
Compiling module xil_defaultlib.BPU
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.decoder_6_64
Compiling module xil_defaultlib.decoder_5_32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_stage
Compiling module xil_defaultlib.cloclz_cnt
Compiling module xil_defaultlib.trap
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=32,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.multiplier [multiplier_default]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=32,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=32,c_ainit_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity div_gen_v5_1_16.c_addsub_lut6 [\c_addsub_lut6(c_width=33,c_add_...]
Compiling architecture synth of entity div_gen_v5_1_16.c_addsub_viv [\c_addsub_viv(c_a_width=33,c_b_w...]
Compiling architecture virtex of entity div_gen_v5_1_16.addsubreg_v [\addsubreg_v(c_bus_width=33,c_ha...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.c_twos_comp_viv [\c_twos_comp_viv(c_width=33,c_ai...]
Compiling architecture virtex of entity div_gen_v5_1_16.cmp2s_v [\cmp2s_v(c_bus_width=33,c_regist...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture mydiv_arch of entity xil_defaultlib.mydiv [mydiv_default]
Compiling architecture virtex of entity div_gen_v5_1_16.dividervdc_v [\dividervdc_v(bus_num=32,bus_div...]
Compiling architecture synth of entity div_gen_v5_1_16.bip_sdivider_synth [\bip_sdivider_synth(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_16.div_gen_v5_1_16_viv [\div_gen_v5_1_16_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_16.div_gen_v5_1_16 [\div_gen_v5_1_16(c_xdevicefamily...]
Compiling architecture mydiv_unsigned_arch of entity xil_defaultlib.mydiv_unsigned [mydiv_unsigned_default]
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.exe_stage
Compiling module xil_defaultlib.CP0_Reg
Compiling module xil_defaultlib.DTLB_stage
Compiling module xil_defaultlib.m1_stage
Compiling module xil_defaultlib.mem_stage
Compiling module xil_defaultlib.wb_stage
Compiling module xil_defaultlib.tlb_default
Compiling module xil_defaultlib.mycpu_top
Compiling module xil_defaultlib.nb_sync_fifo_mux
Compiling module xil_defaultlib.axi_slave_mux
Compiling module xil_defaultlib.spi_fifo4
Compiling module xil_defaultlib.simple_spi_top
Compiling module xil_defaultlib.spi_flash_ctrl
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.lcd_init_data
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.init_img_rom
Compiling module xil_defaultlib.lcd
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.RegFile2_64x16
Compiling module xil_defaultlib.DMA
Compiling module xil_defaultlib.TLSM
Compiling module xil_defaultlib.TFIFO_default
Compiling module xil_defaultlib.TC
Compiling module xil_defaultlib.BD
Compiling module xil_defaultlib.RC
Compiling module xil_defaultlib.RFIFO
Compiling module xil_defaultlib.RLSM
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.RSTC
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.MACDATA2AXI
Compiling module xil_defaultlib.MACCSR2AXI
Compiling module xil_defaultlib.MAC2AXI
Compiling module xil_defaultlib.MAC_AXI
Compiling module xil_defaultlib.mac_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.dpram_512x32
Compiling module xil_defaultlib.ethernet_top
Compiling module unisims_ver.PLLE2_ADV_default
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_pll_33_clk_wiz
Compiling module xil_defaultlib.clk_pll_33
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_reg...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_reg...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_registe...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_reg...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_registe...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_protoco...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_clo...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_clo...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_fifo_ge...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_fi...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_fifo_ge...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_fi...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_a_downs...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_w_downs...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_b_downs...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_a_downs...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_r_downs...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_dow...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_convert...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_clo...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_convert...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_dat...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_data_fi...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_dat...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_data_fi...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_arbiter...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_mux_enc...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_si_tran...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_mux_enc...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_si_tran...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_splitte...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_ndeep_s...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_wdata_r...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_si_tran...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_si_tran...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_wdata_r...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_si_tran...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_si_tran...
Compiling module unisims_ver.MUXCY
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_carry_a...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_compara...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_compara...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_compara...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_addr_de...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_ndeep_s...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_mux_enc...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_wdata_m...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_reg...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_wdata_m...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axic_re...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_reg...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_mux_enc...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_mux_enc...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_addr_ar...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_crossba...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_cro...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_axi_int...
Compiling module axi_interconnect_v1_7_17.axi_interconnect_v1_7_17_top(C_F...
Compiling module xil_defaultlib.axi_interconnect_0
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKOUT1_DIVIDE=2,CLKOU...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue_defa...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=1...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=2...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(ID=3...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(COL_...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(LOW...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nCK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(CS_W...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(CS_WIDT...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(COL_W...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(CL=6,COL_WID...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.IOBUFDS_DIFF_OUT_INTERMDISABLE(D...
Compiling module unisims_ver.IDDR
Compiling module xil_defaultlib.mig_7series_v4_2_poc_pd_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(P...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_prbs_rd...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(DDR3_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.AND2B1L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_and(C...
Compiling module unisims_ver.OR2L
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_latch...
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_command_fif...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_a_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_carry_or(C_...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101101001011010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001111000...
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_comparator_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_w_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_r_upsizer(C...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_upsizer...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axic_regist...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_axi_registe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wr_cmd_f...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_aw_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_w_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_A...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_b_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_incr_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_wrap_cmd...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_tran...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_fsm(...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_ar_chann...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_fifo(C_W...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_r_channe...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc_cmd_arbi...
Compiling module xil_defaultlib.mig_7series_v4_2_axi_mc(C_FAMILY...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_axi...
Compiling module xil_defaultlib.mig_axi_32_mig_default
Compiling module xil_defaultlib.mig_axi_32
Compiling module xil_defaultlib.dma_master
Compiling module xil_defaultlib.axi2apb_bridge
Compiling module xil_defaultlib.arb_2_1
Compiling module xil_defaultlib.apb_mux2
Compiling module xil_defaultlib.raminfr
Compiling module xil_defaultlib.uart_tfifo
Compiling module xil_defaultlib.uart_transmitter
Compiling module xil_defaultlib.uart_sync_flops(width=1,init_val...
Compiling module xil_defaultlib.uart_rfifo(fifo_width=11)
Compiling module xil_defaultlib.uart_receiver
Compiling module xil_defaultlib.uart_regs
Compiling module xil_defaultlib.UART_TOP
Compiling module xil_defaultlib.NAND_top
Compiling module xil_defaultlib.nand_module
Compiling module xil_defaultlib.axi2apb_misc
Compiling module xil_defaultlib.soc_up_top_default
Compiling module xil_defaultlib.BUFFER
Compiling module xil_defaultlib.s30ml04gp00
Compiling module xil_defaultlib.s30ml08gp00
Compiling module xil_defaultlib.ejtag_virtual_host
Compiling module xil_defaultlib.MX25L6405D(Init_File="../../../....
Compiling module xil_defaultlib.raminfr_v
Compiling module xil_defaultlib.uart_tfifo_v
Compiling module xil_defaultlib.uart_transmitter_v
Compiling module xil_defaultlib.uart_dev
Compiling module xil_defaultlib.ddr3_model_default
Compiling module xil_defaultlib.RF2_512x32_default
Compiling module xil_defaultlib.RF2_64x16
Compiling module xil_defaultlib.CAM_V
Compiling module xil_defaultlib.DMA_V
Compiling module xil_defaultlib.TLSM_V
Compiling module xil_defaultlib.TFIFO_V_default
Compiling module xil_defaultlib.TC_V
Compiling module xil_defaultlib.BD_V
Compiling module xil_defaultlib.RC_V
Compiling module xil_defaultlib.RFIFO_V
Compiling module xil_defaultlib.RLSM_V
Compiling module xil_defaultlib.CSR_V
Compiling module xil_defaultlib.RSTC_V
Compiling module xil_defaultlib.MAC_V
Compiling module xil_defaultlib.MACDATA2AHB_V_default
Compiling module xil_defaultlib.MACCSR2AHB_V_default
Compiling module xil_defaultlib.MAC2AHB_V(SAHBADDRESSWIDTH=8,CSR...
Compiling module xil_defaultlib.MAC_AHB_V_default
Compiling module xil_defaultlib.vMAC_TOP
Compiling module xil_defaultlib.virtual_mac_slave
Compiling module xil_defaultlib.virtual_mac_master
Compiling module xil_defaultlib.virtual_mac
Compiling module xil_defaultlib.godson_system
Compiling module xil_defaultlib.glbl
Built simulation snapshot godson_system_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:02:04 . Memory (MB): peak = 1486.727 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '124' seconds
