
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.108739                       # Number of seconds simulated
sim_ticks                                108739354500                       # Number of ticks simulated
final_tick                               108739354500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1039562                       # Simulator instruction rate (inst/s)
host_op_rate                                  1105164                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2587836969                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658816                       # Number of bytes of host memory used
host_seconds                                    42.02                       # Real time elapsed on the host
sim_insts                                    43681713                       # Number of instructions simulated
sim_ops                                      46438302                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 108739354500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          429312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         8479616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8908928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       429312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        429312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       861056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          861056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            66247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               69601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6727                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6727                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            3948083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           77981114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              81929197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       3948083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3948083                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7918531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7918531                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7918531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           3948083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          77981114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             89847728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       69601                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6727                       # Number of write requests accepted
system.mem_ctrls.readBursts                    139202                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13454                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                8256960                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  651968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  799104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8908928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               861056                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  10187                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   947                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4831                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              128                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  108739252500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                139202                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13454                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   64638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   64377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        22183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    408.110715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   313.383230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   290.568947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           73      0.33%      0.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7257     32.71%     33.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3483     15.70%     48.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3077     13.87%     62.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3173     14.30%     76.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1340      6.04%     82.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          910      4.10%     87.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          726      3.27%     90.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2144      9.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        22183                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     181.674648                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    120.155887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    156.654237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            208     29.30%     29.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          100     14.08%     43.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          116     16.34%     59.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          102     14.37%     74.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           61      8.59%     82.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           53      7.46%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           28      3.94%     94.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           17      2.39%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            8      1.13%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           10      1.41%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            2      0.28%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.14%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.14%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.14%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           710                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.585915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.555964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.019042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              181     25.49%     25.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      1.27%     26.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              460     64.79%     91.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               49      6.90%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.85%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.56%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.14%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           710                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5909367250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              8328398500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  645075000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     45803.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64553.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        75.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     81.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   107964                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11346                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1424631.23                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 89706960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 47657610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               509074860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               62112780                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6203561520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2249867520                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            283017120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     18122989830                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7872254400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      11242607280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            46688751000                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            429.363879                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         103054060750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    502973500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2635520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  42811142250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  20500542000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2545955500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  39743221250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 68736780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 36526875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               412092240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3064140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6067111440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1689372840                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            290869920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     17307249720                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      8077992960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      11889223020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            45845793945                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            421.611790                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         104269166000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    527789250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2578034000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  45278237000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  21036382000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1364318250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  37954594000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 108739354500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 108739354500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 108739354500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 108739354500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 108739354500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    108739354500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        217478709                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681713                       # Number of instructions committed
system.cpu.committedOps                      46438302                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550918                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550918                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405351                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331329                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328417                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199999                       # number of memory refs
system.cpu.num_load_insts                     9180680                       # Number of load instructions
system.cpu.num_store_insts                    5019319                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  217478709                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180680     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019303     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587454                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 108739354500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2689797                       # number of replacements
system.cpu.dcache.tags.tagsinuse             7.999943                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11376580                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2689805                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.229518                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           1315500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     7.999943                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30822575                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30822575                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 108739354500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      6508210                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6508210                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4677910                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4677910                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      11186120                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11186120                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     11186120                       # number of overall hits
system.cpu.dcache.overall_hits::total        11186120                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2505314                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2505314                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       184491                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       184491                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2689805                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2689805                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2689805                       # number of overall misses
system.cpu.dcache.overall_misses::total       2689805                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  39267344500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  39267344500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2661998500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2661998500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  41929343000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41929343000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  41929343000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41929343000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9013524                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9013524                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13875925                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13875925                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13875925                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13875925                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.277951                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.277951                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.037942                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037942                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.193847                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.193847                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.193847                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.193847                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15673.621949                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15673.621949                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14428.880000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14428.880000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15588.246360                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15588.246360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15588.246360                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15588.246360                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1801700                       # number of writebacks
system.cpu.dcache.writebacks::total           1801700                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2505314                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2505314                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       184491                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       184491                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2689805                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2689805                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2689805                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2689805                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  36762030500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  36762030500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2477507500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2477507500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  39239538000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39239538000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  39239538000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39239538000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.277951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.277951                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.037942                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037942                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.193847                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.193847                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.193847                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.193847                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14673.621949                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14673.621949                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13428.880000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13428.880000                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14588.246360                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14588.246360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14588.246360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14588.246360                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 108739354500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            852611                       # number of replacements
system.cpu.icache.tags.tagsinuse            15.999501                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42961390                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            852627                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             50.387086                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          14155500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    15.999501                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999969                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          44666644                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         44666644                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 108739354500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     42961390                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42961390                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      42961390                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42961390                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     42961390                       # number of overall hits
system.cpu.icache.overall_hits::total        42961390                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       852627                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        852627                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       852627                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         852627                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       852627                       # number of overall misses
system.cpu.icache.overall_misses::total        852627                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  11511942000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  11511942000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  11511942000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  11511942000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  11511942000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  11511942000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019460                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019460                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019460                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019460                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019460                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019460                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13501.732880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13501.732880                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13501.732880                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13501.732880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13501.732880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13501.732880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       852611                       # number of writebacks
system.cpu.icache.writebacks::total            852611                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       852627                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       852627                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       852627                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       852627                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       852627                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       852627                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  10659315000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10659315000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  10659315000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10659315000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  10659315000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10659315000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.019460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019460                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.019460                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019460                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.019460                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019460                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12501.732880                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12501.732880                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12501.732880                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12501.732880                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12501.732880                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12501.732880                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 108739354500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     70279                       # number of replacements
system.l2.tags.tagsinuse                   127.991090                       # Cycle average of tags in use
system.l2.tags.total_refs                     6972045                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     70407                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     99.024884                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  17261000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.399386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         22.828513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        102.763191                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.018745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.178348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.802837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999930                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 112749639                       # Number of tag accesses
system.l2.tags.data_accesses                112749639                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 108739354500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1801700                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1801700                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       821651                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           821651                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             183836                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                183836                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          849273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             849273                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        2439722                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2439722                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                849273                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2623558                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3472831                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               849273                       # number of overall hits
system.l2.overall_hits::cpu.data              2623558                       # number of overall hits
system.l2.overall_hits::total                 3472831                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              655                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 655                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        65592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65592                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               66247                       # number of demand (read+write) misses
system.l2.demand_misses::total                  69601                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3354                       # number of overall misses
system.l2.overall_misses::cpu.data              66247                       # number of overall misses
system.l2.overall_misses::total                 69601                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    238971500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     238971500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    377196000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    377196000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   7210164000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7210164000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     377196000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    7449135500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7826331500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    377196000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   7449135500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7826331500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1801700                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1801700                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       821651                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       821651                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         184491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            184491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       852627                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         852627                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2505314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2505314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            852627                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2689805                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3542432                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           852627                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2689805                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3542432                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.003550                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003550                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003934                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.026181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.026181                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003934                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.024629                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.019648                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003934                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.024629                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.019648                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 364841.984733                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 364841.984733                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 112461.538462                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112461.538462                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 109924.442005                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109924.442005                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 112461.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 112444.872975                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112445.676068                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 112461.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 112444.872975                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112445.676068                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 6727                       # number of writebacks
system.l2.writebacks::total                      6727                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data          655                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            655                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        65592                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65592                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          66247                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             69601                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         66247                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            69601                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    232421500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    232421500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    343656000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    343656000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6554244000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6554244000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    343656000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   6786665500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7130321500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    343656000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   6786665500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7130321500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.003550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003934                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.026181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026181                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003934                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.024629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.019648                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003934                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.024629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.019648                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 354841.984733                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 354841.984733                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 102461.538462                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 102461.538462                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 99924.442005                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99924.442005                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 102461.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 102444.872975                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102445.676068                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 102461.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 102444.872975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102445.676068                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        139074                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        69473                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 108739354500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68946                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6727                       # Transaction distribution
system.membus.trans_dist::CleanEvict            62746                       # Transaction distribution
system.membus.trans_dist::ReadExReq               655                       # Transaction distribution
system.membus.trans_dist::ReadExResp              655                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68946                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       208675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 208675                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      9769984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9769984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             69601                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   69601    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               69601                       # Request fanout histogram
system.membus.reqLayer0.occupancy           199523000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          647626750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      7084840                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3542408                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        42388                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            806                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          806                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 108739354500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3357941                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1808427                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       852611                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          951649                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           184491                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          184491                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        852627                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2505314                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2557865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8069407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10627272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    218270464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    574912640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              793183104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           70279                       # Total snoops (count)
system.tol2bus.snoopTraffic                    861056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3612711                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011956                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.108688                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3569517     98.80%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  43194      1.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3612711                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8851042000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2131567500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6724512500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
