
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version Q-2019.12-SP3 for linux64 - Apr 21, 2020 

                    Copyright (c) 1988 - 2020 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
echo "********** CS552 Reading files begin ********************"
********** CS552 Reading files begin ********************
set my_verilog_files [list alu.v cla16.v cla4.v dff.v EX.v ID.v IF.v MA.v WB.v proc.v memory2c.syn.v shifter.v rf.v register.v  ]
alu.v cla16.v cla4.v dff.v EX.v ID.v IF.v MA.v WB.v proc.v memory2c.syn.v shifter.v rf.v register.v
set my_toplevel proc
proc
define_design_lib WORK -path ./WORK
1
analyze -f verilog $my_verilog_files
Running PRESTO HDLC
Compiling source file ./alu.v
Compiling source file ./cla16.v
Compiling source file ./cla4.v
Compiling source file ./dff.v
Warning:  ./dff.v:15: delays for continuous assignment are ignored. (VER-173)
Compiling source file ./EX.v
Compiling source file ./ID.v
Compiling source file ./IF.v
Compiling source file ./MA.v
Compiling source file ./WB.v
Compiling source file ./proc.v
Compiling source file ./memory2c.syn.v
Compiling source file ./shifter.v
Warning:  ./memory2c.syn.v:61: The statements in initial blocks are ignored. (VER-281)
Compiling source file ./rf.v
Compiling source file ./register.v
Presto compilation completed successfully.
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'
1
elaborate $my_toplevel -architecture verilog
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/gtech.db'
Loading db file '/s/synopsys-2020_06_08/@sys/syn/Q-2019.12-SP3/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (proc)
Elaborated 1 design.
Current design is now 'proc'.
Information: Building the design 'IF'. (HDL-193)
Presto compilation completed successfully. (IF)
Information: Building the design 'ID'. (HDL-193)
Warning:  ./ID.v:117: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 90 in file
	'./ID.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           117            |     auto/no      |
===============================================
Presto compilation completed successfully. (ID)
Information: Building the design 'EX'. (HDL-193)
Presto compilation completed successfully. (EX)
Information: Building the design 'MA'. (HDL-193)
Presto compilation completed successfully. (MA)
Information: Building the design 'WB'. (HDL-193)
Presto compilation completed successfully. (WB)
Information: Building the design 'memory2c'. (HDL-193)

Inferred memory devices in process
	in routine memory2c line 71 in file
		'./memory2c.syn.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  512  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   memory2c/60    |   64   |    8    |      6       |
|   memory2c/60    |   64   |    8    |      6       |
======================================================
Presto compilation completed successfully. (memory2c)
Information: Building the design 'dff'. (HDL-193)

Inferred memory devices in process
	in routine dff line 17 in file
		'./dff.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
Information: Building the design 'cla16'. (HDL-193)
Presto compilation completed successfully. (cla16)
Information: Building the design 'rf'. (HDL-193)
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|      rf/49       |   8    |   16    |      3       |
|      rf/50       |   8    |   16    |      3       |
======================================================
Presto compilation completed successfully. (rf)
Information: Building the design 'alu'. (HDL-193)
Presto compilation completed successfully. (alu)
Information: Building the design 'cla4'. (HDL-193)
Presto compilation completed successfully. (cla4)
Information: Building the design 'register'. (HDL-193)
Presto compilation completed successfully. (register)
Information: Building the design 'shifter'. (HDL-193)
Presto compilation completed successfully. (shifter)
1
echo "********** CS552 Reading files end ********************"
********** CS552 Reading files end ********************
current_design proc
Current design is 'proc'.
{proc}
#/* The name of the clock pin. If no clock-pin     */
#/* exists, pick anything                          */
set my_clock_pin clk
clk
#/* Target frequency in MHz for optimization       */
set my_clk_freq_MHz 1000
1000
#/* Delay of input signals (Clock-to-Q, Package etc.)  */
set my_input_delay_ns 0.1
0.1
#/* Reserved time for output signals (Holdtime etc.)   */
set my_output_delay_ns 0.1
0.1
#/**************************************************/
#/* No modifications needed below                  */
#/**************************************************/
set verilogout_show_unconnected_pins "true"
true
# analyze -f verilog $my_verilog_files
# elaborate $my_toplevel -architecture verilog
# current_design $my_toplevel
report_hierarchy 
 
****************************************
Report : hierarchy
Design : proc
Version: Q-2019.12-SP3
Date   : Sat Mar 20 14:35:59 2021
****************************************

Information: This design contains unmapped logic. (RPT-7)

proc
    EX
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
        alu
            GTECH_AND2                           gtech
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
            GTECH_OR2                            gtech
            GTECH_XOR2                           gtech
            cla16
                GTECH_AND2                       gtech
                GTECH_OR2                        gtech
                cla4
                    GTECH_AND2                   gtech
                    GTECH_OR2                    gtech
                    GTECH_XOR2                   gtech
            shifter
                GTECH_AND2                       gtech
                GTECH_BUF                        gtech
                GTECH_NOT                        gtech
                GTECH_OR2                        gtech
        cla16
            ...
    ID
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
        GTECH_XOR2                               gtech
        rf
            GTECH_AND2                           gtech
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
            GTECH_OR2                            gtech
            register
                GTECH_BUF                        gtech
                GTECH_NOT                        gtech
                dff
                    GTECH_BUF                    gtech
                    GTECH_NOT                    gtech
    IF
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
        cla16
            ...
        dff
            ...
        memory2c
            GTECH_AND2                           gtech
            GTECH_BUF                            gtech
            GTECH_NOT                            gtech
            GTECH_OR2                            gtech
    MA
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
        memory2c
            ...
    WB
        GTECH_AND2                               gtech
        GTECH_BUF                                gtech
        GTECH_NOT                                gtech
        GTECH_OR2                                gtech
1
link

  Linking design 'proc'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  gscl45nm (library)          /u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db

1
uniquify
Information: Uniquified 2 instances of design 'memory2c'. (OPT-1056)
Information: Uniquified 144 instances of design 'dff'. (OPT-1056)
Information: Uniquified 3 instances of design 'cla16'. (OPT-1056)
Information: Uniquified 12 instances of design 'cla4'. (OPT-1056)
Information: Uniquified 8 instances of design 'register'. (OPT-1056)
1
set my_period [expr 1000 / $my_clk_freq_MHz]
1
set find_clock [ find port [list $my_clock_pin] ]
{clk}
if {  $find_clock != [list] } {
   set clk_name $my_clock_pin
   create_clock -period $my_period $clk_name
} else {
   set clk_name vclk
   create_clock -period $my_period -name $clk_name
} 
1
set_driving_cell  -lib_cell INVX1  [all_inputs]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay $my_input_delay_ns -clock $clk_name [remove_from_collection [all_inputs] $my_clock_pin]
1
set_output_delay $my_output_delay_ns -clock $clk_name [all_outputs]
1
compile 
Warning: Setting attribute 'fix_multiple_port_nets' on design 'proc'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.3 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 173 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'WB'
  Processing 'memory2c_0'
  Processing 'MA'
  Processing 'cla4_4'
  Processing 'cla16_1'
  Processing 'shifter'
  Processing 'alu'
  Processing 'EX'
  Processing 'dff_31'
  Processing 'register_0'
  Processing 'register_7'
  Processing 'rf'
  Processing 'ID'
  Processing 'IF'
  Processing 'proc'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	instr_fetch/instr_mem/U113/A instr_fetch/instr_mem/U113/Y instr_fetch/instr_mem/U1921/A instr_fetch/instr_mem/U1921/Y instr_fetch/instr_mem/U17/B instr_fetch/instr_mem/U17/Y instr_decoding/U30/A instr_decoding/U30/Y instr_decoding/U10/A instr_decoding/U10/Y instr_decoding/U65/A instr_decoding/U65/Y instr_decoding/U28/A instr_decoding/U28/Y instr_decoding/U61/A instr_decoding/U61/Y instr_decoding/U60/A instr_decoding/U60/Y instr_fetch/U4/A instr_fetch/U4/Y 
Warning: Disabling timing arc between pins 'A' and 'Y' on cell 'instr_fetch/instr_mem/U1921'
         to break a timing loop. (OPT-314)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'memory2c_0_DW01_inc_0'
  Processing 'memory2c_1_DW01_inc_0_DW01_inc_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:45   32374.2      2.68    1404.2      23.8                          
    0:00:45   32374.2      2.68    1404.2      23.8                          
    0:00:54   35020.1      1.15     743.0      19.1                          
    0:00:56   35020.1      1.15     743.0      19.1                          
    0:00:56   35020.1      1.15     743.0      19.1                          
    0:00:56   35020.1      1.15     743.0      19.1                          
    0:00:56   35020.1      1.15     743.0      19.1                          
    0:00:59   32989.0      1.55     895.9      18.1                          
    0:00:59   33037.8      1.40     872.4      18.1                          
    0:01:00   33023.2      1.45     874.7      18.1                          
    0:01:00   33037.3      1.32     844.8      18.1                          
    0:01:00   33031.7      1.31     844.8      18.1                          
    0:01:00   33039.7      1.31     834.7      18.1                          
    0:01:01   33036.4      1.31     833.2      18.1                          
    0:01:01   33038.7      1.31     833.2      18.1                          
    0:01:01   33036.4      1.31     833.2      18.1                          
    0:01:01   33037.3      1.31     833.2      18.1                          
    0:01:02   33037.3      1.31     833.2      18.1                          
    0:01:02   33037.3      1.31     833.2      18.1                          
    0:01:02   33037.3      1.31     833.2      18.1                          
    0:01:07   33336.3      1.82     930.8      15.9                          
    0:01:12   33551.2      1.77     923.8      14.1                          
    0:01:17   33669.5      1.81     932.3      13.6                          
    0:01:22   33761.9      1.83     935.9      13.3                          
    0:01:24   33836.5      1.80     936.8      13.1                          
    0:01:25   33902.7      1.81     938.3      12.8                          
    0:01:25   33966.5      1.83     944.7      12.6                          
    0:01:26   34027.1      1.83     949.2      12.4                          
    0:01:26   34081.0      1.83     949.3      12.1                          
    0:01:27   34118.1      1.82     948.9      12.0                          
    0:01:27   34118.1      1.82     948.9      12.0                          
    0:01:27   34307.7      1.39     893.7      12.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:28   34558.8      1.34     854.3      12.1 mem_access/data_mem/mem_reg<19><2>/D
    0:01:29   34719.8      1.31     843.7      12.1 mem_access/data_mem/mem_reg<19><2>/D
    0:01:30   34872.3      1.26     809.3      12.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:31   34925.8      1.24     802.7      12.1 mem_access/data_mem/mem_reg<19><2>/D
    0:01:31   34932.3      1.24     800.3      12.1 mem_access/data_mem/mem_reg<11><3>/D
    0:01:31   34940.3      1.22     788.2      12.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:01:32   34948.3      1.22     787.4      12.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:33   35133.2      1.18     762.9      12.4                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:33   35133.2      1.18     762.9      12.4                          
    0:01:33   35138.8      1.17     752.9      12.4 instr_decoding/regfile/r0/d[12]/state_reg/D
    0:01:33   35135.6      1.16     752.2      12.4 instr_decoding/regfile/r0/d[12]/state_reg/D
    0:01:34   35140.2      1.15     746.1      12.4 instr_decoding/regfile/r0/d[13]/state_reg/D
    0:01:34   35137.0      1.15     742.3      12.4 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:01:35   35152.0      1.14     737.9      12.5 instr_decoding/regfile/r0/d[14]/state_reg/D
    0:01:35   35159.0      1.14     735.7      12.5 instr_decoding/regfile/r0/d[14]/state_reg/D
    0:01:35   35163.2      1.14     734.7      12.5 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:01:35   35167.5      1.13     732.7      12.5 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:01:36   35181.5      1.13     731.1      12.4 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:01:36   35188.1      1.13     728.5      12.5 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:01:36   35188.1      1.12     727.9      12.5 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:01:37   35206.9      1.12     724.8      12.5 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:37   35223.3      1.11     719.2      12.5 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:38   35250.1      1.11     713.4      12.6 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:01:38   35260.9      1.10     712.0      12.6 mem_access/data_mem/mem_reg<55><7>/D
    0:01:38   35269.8      1.10     710.6      12.6 mem_access/data_mem/mem_reg<19><2>/D
    0:01:38   35294.6      1.10     708.2      12.6 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:38   35301.2      1.10     708.9      12.6 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:01:39   35303.1      1.09     707.9      12.6 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:39   35312.5      1.09     701.8      12.6 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:39   35305.4      1.09     701.3      12.6 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:40   35310.6      1.08     699.7      12.6 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:40   35325.6      1.08     697.6      12.6 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:40   35333.1      1.08     696.5      12.6 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:40   35340.2      1.07     694.4      12.6 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:41   35343.0      1.07     693.9      12.6 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:41   35298.4      1.07     692.7      12.6 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:01:41   35297.0      1.07     692.8      12.6 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:42   35295.6      1.07     691.3      12.6 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:01:42   35295.6      1.07     691.2      12.6 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:42   35294.6      1.07     691.1      12.6 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:01:42   35288.5      1.06     690.4      12.6 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:43   35305.4      1.06     686.6      12.7 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:43   35305.9      1.06     686.6      12.6 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:43   35305.0      1.06     685.4      12.6 instr_decoding/regfile/r0/d[3]/state_reg/D
    0:01:44   35312.5      1.06     683.3      12.6 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:44   35312.0      1.06     678.2      12.6 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:44   35318.6      1.06     678.0      12.6 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:01:44   35325.6      1.05     675.1      12.7 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:44   35333.1      1.05     674.7      12.7 instr_decoding/regfile/r0/d[3]/state_reg/D
    0:01:45   35341.6      1.05     674.6      12.7 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:45   35341.1      1.05     674.3      12.7 instr_decoding/regfile/r0/d[7]/state_reg/D
    0:01:45   35351.4      1.04     673.7      12.7 instr_decoding/regfile/r0/d[7]/state_reg/D
    0:01:45   35356.1      1.04     672.7      12.7 instr_decoding/regfile/r0/d[9]/state_reg/D
    0:01:45   35355.2      1.04     671.1      12.7 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:46   35351.4      1.04     670.3      12.7 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:01:46   35356.6      1.04     670.3      12.7 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:01:46   35372.1      1.04     669.9      12.7 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:01:46   35384.3      1.04     669.0      12.7 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:47   35386.6      1.03     668.4      12.7 instr_decoding/regfile/r2/d[4]/state_reg/D
    0:01:47   35478.1      1.03     667.3      12.7 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:47   35475.3      1.03     665.9      12.8 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:01:47   35481.9      1.03     662.5      12.8 instr_decoding/regfile/r3/d[3]/state_reg/D
    0:01:48   35483.8      1.03     662.7      12.8 instr_decoding/regfile/r0/d[13]/state_reg/D
    0:01:48   35489.4      1.03     659.7      12.8 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:01:48   35492.7      1.03     659.6      12.8 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:48   35499.3      1.03     659.6      12.8 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:01:48   35501.1      1.02     659.5      12.8 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:01:49   35506.3      1.02     659.4      12.8 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:01:49   35502.1      1.02     658.0      12.8 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:01:49   35505.8      1.02     656.8      12.8 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:49   35511.0      1.02     656.6      12.8 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:49   35510.5      1.02     656.6      12.8 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:01:49   35522.7      1.02     656.2      12.8 instr_decoding/regfile/r2/d[4]/state_reg/D
    0:01:50   35541.5      1.01     655.2      12.8 instr_decoding/regfile/r2/d[10]/state_reg/D
    0:01:50   35550.4      1.01     654.0      12.8 mem_access/data_mem/mem_reg<16><5>/D
    0:01:50   35558.4      1.01     652.7      12.8 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:50   35557.5      1.01     651.1      12.8 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:51   35568.7      1.01     650.9      12.8 instr_decoding/regfile/r0/d[7]/state_reg/D
    0:01:51   35584.2      1.01     651.5      12.8 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:01:51   35594.1      1.00     647.2      12.9 instr_decoding/regfile/r2/d[10]/state_reg/D
    0:01:51   35598.3      1.00     647.4      12.9 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:01:52   35605.8      1.00     646.4      12.9 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:01:52   35608.6      1.00     646.3      12.9 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:01:52   35607.7      1.00     643.5      12.8 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:01:52   35613.3      0.99     642.8      12.8 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:01:52   35622.7      0.99     642.5      12.9 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:01:53   35636.3      0.99     641.9      12.9 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:01:53   35642.4      0.99     639.0      12.9 instr_decoding/regfile/r0/d[11]/state_reg/D
    0:01:53   35645.2      0.99     638.8      12.9 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:01:53   35647.1      0.99     638.6      12.9 instr_decoding/regfile/r0/d[9]/state_reg/D
    0:01:54   35641.5      0.98     638.1      12.9 instr_decoding/regfile/r2/d[12]/state_reg/D
    0:01:54   35642.9      0.98     638.1      12.9 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:54   35651.3      0.98     635.4      13.0 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:54   35656.0      0.98     635.4      13.0 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:54   35668.2      0.98     635.3      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:55   35675.2      0.98     635.1      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:55   35675.7      0.98     635.1      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:55   35681.3      0.98     634.8      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:56   35680.9      0.98     634.6      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:56   35691.2      0.98     633.9      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:56   35699.7      0.98     633.3      13.0 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:56   35699.2      0.97     631.1      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:57   35699.2      0.97     630.8      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:57   35703.4      0.97     627.8      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:57   35705.3      0.97     627.7      13.0 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:57   35710.9      0.97     628.2      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:58   35724.5      0.97     622.9      13.0 mem_access/data_mem/mem_reg<30><7>/D
    0:01:58   35728.3      0.97     622.4      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:58   35735.3      0.96     622.1      13.0 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:01:58   35733.0      0.96     622.0      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:58   35733.4      0.96     621.9      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:59   35733.9      0.96     621.9      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:59   35733.4      0.96     621.9      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:59   35739.5      0.96     621.9      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:59   35751.7      0.96     621.6      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:01:59   35754.1      0.96     618.0      13.0 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:02:00   35757.4      0.96     617.9      13.0 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:00   35757.4      0.96     617.6      13.0 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:00   35765.4      0.96     617.4      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:00   35763.9      0.96     616.9      13.0 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:00   35767.7      0.96     616.8      13.0 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:00   35801.5      0.95     616.9      13.0 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:01   35803.8      0.95     616.9      13.0 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:02:01   35803.8      0.95     616.9      13.0 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:01   35840.0      0.95     616.7      13.0 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:02:01   35846.5      0.95     616.6      13.0 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:01   35858.3      0.95     617.1      13.0 instr_decoding/regfile/r2/d[13]/state_reg/D
    0:02:01   35860.6      0.95     616.2      13.0 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:02   35859.7      0.95     616.2      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:02   35870.9      0.95     616.0      13.0 instr_decoding/regfile/r0/d[12]/state_reg/D
    0:02:02   35873.3      0.95     615.6      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:02   35872.8      0.95     615.2      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:02   35878.9      0.95     614.5      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:03   35883.1      0.94     613.7      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:03   35888.8      0.94     613.5      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:03   35893.9      0.94     612.4      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:03   35896.8      0.94     612.4      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:04   35892.5      0.94     612.3      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:04   35895.8      0.94     612.2      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:04   35902.4      0.94     610.8      13.0 mem_access/data_mem/mem_reg<30><4>/D
    0:02:04   35906.1      0.94     610.7      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:04   35904.3      0.94     610.7      13.0 instr_decoding/regfile/r2/d[13]/state_reg/D
    0:02:05   35904.7      0.94     610.7      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:05   35909.0      0.94     610.6      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:05   35903.8      0.94     609.2      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:05   35909.9      0.93     608.4      13.0 mem_access/data_mem/mem_reg<2><2>/D
    0:02:06   35909.0      0.93     607.7      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:06   35910.4      0.93     607.7      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:06   35914.6      0.93     606.7      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:06   35910.8      0.93     606.6      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:06   35916.0      0.93     605.9      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:06   35920.2      0.93     605.8      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:07   35921.2      0.93     604.8      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:07   35922.1      0.93     604.8      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:07   35926.8      0.93     604.7      13.0 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:07   35926.3      0.93     604.7      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:08   35928.7      0.93     603.7      13.0 mem_access/data_mem/mem_reg<14><6>/D
    0:02:08   35928.7      0.93     603.5      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:08   35848.9      0.93     601.8      13.0 instr_decoding/regfile/r2/d[11]/state_reg/D
    0:02:08   35861.6      0.93     601.8      13.0 instr_decoding/regfile/r2/d[9]/state_reg/D
    0:02:09   35861.1      0.93     601.5      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:09   35862.0      0.92     601.3      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:09   35858.3      0.92     601.2      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:09   35866.7      0.92     598.8      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:09   35869.1      0.92     598.8      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:09   35870.9      0.92     598.8      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:10   35874.7      0.92     598.3      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:10   35878.5      0.92     598.3      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:10   35886.9      0.92     597.3      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:10   35886.9      0.92     597.0      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:10   35891.1      0.92     596.7      13.0 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:12   35891.1      0.92     596.7      13.0                          
    0:02:13   35891.1      0.92     596.7      13.0                          


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:13   35891.1      0.92     596.7      13.0                          
    0:02:13   36009.4      0.92     596.7      12.6 mem_access/data_mem/net58902
    0:02:13   36092.0      0.92     596.5      12.3 mem_access/data_mem/net58283
    0:02:13   36196.6      0.92     595.3      11.9 mem_access/data_mem/net58869
    0:02:13   36259.1      0.92     595.1      11.8 execution/main_alu/s/net59378
    0:02:13   36300.4      0.92     594.9      11.7 mem_access/data_mem/net58149
    0:02:13   36372.2      0.92     595.1      11.6 mem_access/data_mem/net58493
    0:02:13   36428.5      0.92     594.9      11.5 mem_access/data_mem/net58739
    0:02:13   36494.6      0.92     594.5      11.4 mem_access/data_mem/net58556
    0:02:14   36531.3      0.92     594.5      11.3 mem_access/data_mem/C2243/net57169
    0:02:14   36553.3      0.92     594.5      11.3 instr_decoding/net60497  
    0:02:14   36585.2      0.92     594.5      11.3 instr_decoding/net60466  
    0:02:14   36606.3      0.92     594.6      11.3 mem_access/data_mem/net59020
    0:02:14   36608.7      0.92     594.7      11.2 mem_access/data_mem/net74502
    0:02:14   36640.1      0.92     594.6      11.2 execution/main_alu/s/net59409
    0:02:14   36675.8      0.92     593.8      11.2 instr_decoding/regfile/net73812
    0:02:14   36691.8      0.92     593.5      11.2 instr_decoding/regfile/net60444
    0:02:14   36694.1      0.92     593.5      11.2 execution/main_alu/s/net59412
    0:02:15   36700.2      0.92     593.4      11.2 execution/main_alu/Out<14>
    0:02:15   36719.0      0.92     593.5      11.1 execution/main_alu/s/net59500
    0:02:15   36733.0      0.92     593.5      11.1 execution/main_alu/s/net75073
    0:02:15   36787.5      0.92     593.5      11.1 mem_access/data_mem/net58278
    0:02:15   36795.5      0.92     593.5      11.1 execution/main_alu/net72629
    0:02:15   36805.8      0.92     593.5      11.0 instr_fetch/adder_2/cla2/net60552
    0:02:15   36811.0      0.92     593.5      11.0 mem_access/data_mem/C2243/net57776
    0:02:15   36805.8      0.92     593.5      11.0 instr_fetch/instr_mem/C2243/net62613
    0:02:15   36884.2      0.92     592.4      11.0 mem_access/data_mem/net58197
    0:02:16   37174.2      0.92     589.1      10.9 mem_access/data_mem/net58787
    0:02:16   37290.1      0.92     586.5      10.9 write_back/net56412      
    0:02:16   37292.0      0.92     586.2      10.9 mem_access/data_mem/C2242/net57093
    0:02:16   37307.9      0.92     586.1      10.8 instr_fetch/instr_mem/C2243/net61646
    0:02:16   37307.9      0.92     586.1      10.8 instr_fetch/instr_mem/C2242/net60787
    0:02:18   37320.6      0.92     586.1      10.8 mem_access/data_mem/C2243/net57321
    0:02:18   37347.8      0.92     586.1      10.8 mem_access/data_mem/C2243/net57654
    0:02:18   37350.2      0.92     586.1      10.8 instr_fetch/instr_mem/C2243/net62132
    0:02:18   37391.5      0.92     586.0      10.8 mem_access/net59079      
    0:02:18   37434.7      0.92     586.0      10.8 mem_access/data_mem/C2243/net57802
    0:02:18   37505.5      0.92     586.0      10.7 mem_access/data_mem/C2243/net57422
    0:02:18   37549.6      0.92     586.0      10.7 mem_access/data_mem/C2243/net57952
    0:02:19   37609.2      0.92     585.8      10.7 instr_fetch/instr_mem/C2242/net60794
    0:02:19   37628.5      0.92     585.8      10.7 execution/main_alu/s/Out<11>
    0:02:19   37714.8      0.92     585.8      10.6 instr_fetch/instr_mem/C2242/net61254
    0:02:19   37749.1      0.92     585.8      10.6 execution/main_alu/s/net59654
    0:02:20   37768.8      0.92     585.8      10.6 execution/main_alu/s/net59651
    0:02:20   37794.1      0.92     585.0      10.6 execution/main_alu/add/cla1/net59319
    0:02:20   37862.2      0.92     585.0      10.6 execution/net59876       
    0:02:20   37899.7      0.92     585.0      10.5 mem_access/data_mem/C2242/net57050
    0:02:20   37907.7      0.92     585.0      10.5 mem_access/data_mem/C2243/net57688
    0:02:20   37944.8      0.92     585.0      10.5 mem_access/data_mem/N112 
    0:02:21   37948.1      0.92     585.1      10.5 mem_access/data_mem/C2243/net57898
    0:02:21   37990.3      0.92     585.1      10.5 execution/main_alu/add/cla2/net76591
    0:02:21   38007.7      0.92     585.1      10.5 instr_fetch/instr_mem/C2243/net62116
    0:02:21   38039.1      0.92     585.1      10.5 instr_decoding/net71950  
    0:02:21   38049.9      0.92     584.7      10.5 execution/main_alu/s/net59403
    0:02:21   38173.8      0.92     584.7      10.5 instr_fetch/instr_mem/n154
    0:02:21   38313.2      0.92     584.7      10.4 instr_fetch/instr_mem/n228
    0:02:22   38452.6      0.92     584.7      10.4 instr_fetch/instr_mem/n297
    0:02:22   38591.9      0.92     584.7      10.4 instr_fetch/instr_mem/n364
    0:02:22   38731.3      0.92     584.7      10.4 instr_fetch/instr_mem/n434
    0:02:22   38870.7      0.92     584.7      10.4 instr_fetch/instr_mem/n500
    0:02:22   39010.1      0.92     584.7      10.4 instr_fetch/instr_mem/n570
    0:02:22   39149.5      0.92     584.7      10.4 instr_fetch/instr_mem/n638
    0:02:22   39288.9      0.92     584.7      10.3 instr_fetch/instr_mem/n704
    0:02:22   39428.2      0.92     584.7      10.3 instr_fetch/instr_mem/n776
    0:02:22   39567.6      0.92     584.7      10.3 instr_fetch/instr_mem/n842
    0:02:22   39707.0      0.92     584.7      10.3 instr_fetch/instr_mem/n911
    0:02:23   39846.4      0.92     584.7      10.3 instr_fetch/instr_mem/n980
    0:02:23   39985.8      0.92     584.7      10.3 instr_fetch/instr_mem/n1046
    0:02:23   40125.1      0.92     584.7      10.2 instr_fetch/instr_mem/n1118
    0:02:23   40264.5      0.92     584.7      10.2 instr_fetch/instr_mem/n1184
    0:02:23   40403.9      0.92     584.7      10.2 instr_fetch/instr_mem/n1252
    0:02:23   40543.3      0.92     584.7      10.2 instr_fetch/instr_mem/n1322
    0:02:23   40667.2      0.92     584.7      10.2 execution/main_alu/net59776
    0:02:23   40695.3      0.92     584.7      10.2 execution/main_alu/s/net59495
    0:02:23   40774.7      0.92     584.7      10.1 instr_fetch/instr_mem/n168
    0:02:23   40866.2      0.92     584.7      10.0 instr_fetch/instr_mem/n272
    0:02:24   40957.7      0.92     584.7      10.0 instr_fetch/instr_mem/n370
    0:02:24   41049.2      0.92     584.7       9.9 instr_fetch/instr_mem/n466
    0:02:24   41140.7      0.92     584.7       9.8 instr_fetch/instr_mem/n563
    0:02:24   41232.2      0.92     584.7       9.7 instr_fetch/instr_mem/n663
    0:02:24   41323.7      0.92     584.7       9.6 instr_fetch/instr_mem/n763
    0:02:24   41415.3      0.92     584.7       9.6 instr_fetch/instr_mem/n861
    0:02:24   41506.8      0.92     584.7       9.5 instr_fetch/instr_mem/n961
    0:02:24   41598.3      0.92     584.7       9.4 instr_fetch/instr_mem/n1059
    0:02:24   41689.8      0.92     584.7       9.3 instr_fetch/instr_mem/n1159
    0:02:24   41781.3      0.92     584.7       9.2 instr_fetch/instr_mem/n1256
    0:02:24   41872.8      0.92     584.7       9.2 instr_fetch/instr_mem/n1352
    0:02:25   41901.4      0.92     584.7       9.1 mem_access/net59091      
    0:02:25   41917.4      0.92     584.7       9.1 execution/main_alu/net59744
    0:02:25   41985.5      0.92     585.0       9.1 instr_decoding/net60455  
    0:02:25   42013.6      0.92     585.0       9.1 mem_access/data_mem/net58057
    0:02:25   42008.0      0.92     585.0       9.1 mem_access/data_mem/net58121
    0:02:26   42003.8      0.92     585.0       9.1 mem_access/data_mem/net58202
    0:02:26   42000.9      0.92     585.0       9.1 mem_access/data_mem/net58262
    0:02:26   41998.1      0.92     585.0       9.1 mem_access/data_mem/net58328
    0:02:26   41992.5      0.92     585.0       9.1 mem_access/data_mem/net58388
    0:02:26   41989.7      0.92     585.0       9.1 mem_access/data_mem/net58451
    0:02:27   41986.9      0.92     585.0       9.1 mem_access/data_mem/net58511
    0:02:27   41981.2      0.92     585.0       9.1 mem_access/data_mem/net58574
    0:02:27   41977.0      0.92     585.0       9.1 mem_access/data_mem/net58634
    0:02:27   41972.8      0.92     585.0       9.1 mem_access/data_mem/net58697
    0:02:27   41967.2      0.92     585.0       9.1 mem_access/data_mem/net58757
    0:02:27   41966.2      0.92     585.0       9.1 execution/main_alu/s/net59368
    0:02:28   41964.3      0.92     585.0       9.1 execution/main_alu/s/net86485
    0:02:28   41962.5      0.92     585.0       9.1 execution/main_alu/add/cla1/net59333
    0:02:28   41969.0      0.92     585.0       9.1 mem_access/data_mem/net58182
    0:02:28   41990.6      0.92     584.8       9.1 execution/main_alu/Out<9>
    0:02:28   41996.2      0.92     584.8       9.1 instr_fetch/instr_mem/net72574
    0:02:28   42005.6      0.92     586.2       9.1 execution/main_alu/net59660
    0:02:29   42008.5      0.92     586.2       9.1 instr_fetch/instr_mem/C2242/net60949
    0:02:30   42010.3      0.92     586.2       9.1 mem_access/data_mem/C2243/net57738
    0:02:30   42012.7      0.92     586.2       9.1 execution/main_alu/net59715
    0:02:31   42017.8      0.92     586.2       9.1 mem_access/data_mem/C2243/net57945
    0:02:31   42023.0      0.92     586.0       9.1 mem_access/data_mem/net58917
    0:02:32   42028.2      0.92     585.7       9.1 instr_fetch/instr_mem/C2242/net61123
    0:02:32   42031.0      0.92     585.7       9.1 execution/main_alu/s/net59658
    0:02:32   42033.8      0.92     585.7       9.1 execution/main_alu/s/net59379
    0:02:33   42032.4      0.92     585.7       9.1 mem_access/data_mem/net58172
    0:02:33   42031.0      0.92     585.7       9.1 mem_access/data_mem/net58421
    0:02:34   42029.6      0.92     585.7       9.1 mem_access/data_mem/net58808
    0:02:35   42028.6      0.92     585.7       9.1 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:02:35   42037.5      0.92     585.7       9.1 instr_decoding/regfile/r0/d[3]/state_reg/D
    0:02:35   42037.5      0.92     585.6       9.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:35   42044.1      0.91     585.6       9.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:35   42042.7      0.91     585.1       9.1 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:02:36   42042.2      0.91     585.1       9.1 instr_decoding/regfile/r0/d[3]/state_reg/D
    0:02:36   42039.0      0.91     584.7       9.1 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:02:36   42041.3      0.91     584.4       9.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:36   42037.1      0.91     584.4       9.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:36   42039.0      0.91     584.0       9.1 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:37   42039.0      0.91     583.5       9.1 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:02:37   42041.3      0.91     583.6       9.1 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:37   42042.2      0.91     583.5       9.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:37   42057.7      0.91     583.5       9.1 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:02:37   42056.3      0.91     583.5       9.1 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:38   42055.4      0.91     583.4       9.1 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:38   42057.3      0.91     583.3       9.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:38   42054.9      0.91     583.3       9.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:38   42040.8      0.91     583.3       9.1 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:39   42043.6      0.91     583.3       9.1 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:39   42037.1      0.91     583.2       9.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:39   42036.6      0.91     583.1       9.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:39   42038.0      0.91     583.1       9.1 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:39   42039.9      0.91     583.1       9.1 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:40   42039.9      0.90     581.3       9.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:40   42046.0      0.90     581.1       9.1 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:40   42043.2      0.90     581.2       9.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:40   42055.4      0.90     580.6       9.2 instr_decoding/regfile/r0/d[12]/state_reg/D
    0:02:41   42062.9      0.90     580.8       9.2 mem_access/data_mem/mem_reg<13><4>/D
    0:02:41   42069.0      0.90     580.4       9.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:41   42072.3      0.90     579.9       9.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:41   42074.2      0.90     579.1       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:41   42077.9      0.90     579.7       9.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:41   42085.9      0.90     578.9       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:42   42084.0      0.90     576.5       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:42   42079.8      0.90     576.4       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:42   42090.1      0.90     576.2       9.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:42   42087.8      0.90     576.1       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:42   42091.0      0.89     576.0       9.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:42   42092.0      0.89     575.6       9.2 mem_access/data_mem/mem_reg<13><4>/D
    0:02:43   42099.5      0.89     575.5       9.2 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:43   42105.6      0.89     574.7       9.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:43   42104.7      0.89     574.6       9.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:02:43   42142.2      0.89     574.5       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:43   42147.4      0.89     574.4       9.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:02:43   42146.9      0.89     574.4       9.2 instr_decoding/regfile/r1/d[5]/state_reg/D
    0:02:44   42151.1      0.89     574.3       9.2 instr_decoding/regfile/r0/d[14]/state_reg/D
    0:02:44   42161.9      0.89     574.1       9.2 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:02:44   42158.6      0.89     573.7       9.2 mem_access/data_mem/mem_reg<15><7>/D
    0:02:44   42158.2      0.89     573.0       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:44   42161.0      0.89     572.9       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:44   42159.6      0.89     572.8       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:44   42155.8      0.89     572.1       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:45   42155.3      0.89     571.9       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:45   42156.3      0.88     570.8       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:45   42158.2      0.88     569.7       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:45   42168.0      0.88     568.1       9.2 mem_access/data_mem/mem_reg<15><7>/D
    0:02:45   42161.4      0.88     568.1       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:46   42159.1      0.88     567.4       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:46   42161.0      0.88     567.5       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:46   42171.3      0.88     567.4       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:46   42166.1      0.88     567.4       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:46   42163.3      0.88     567.2       9.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:02:47   42167.1      0.88     565.9       9.2 mem_access/data_mem/mem_reg<36><0>/D
    0:02:47   42167.1      0.88     565.9       9.2 instr_decoding/regfile/r1/d[5]/state_reg/D
    0:02:48   42174.1      0.88     565.7       9.2 execution/main_alu/s/net90627
    0:02:48   42191.0      0.88     563.7       9.2 execution/main_alu/s/net59399
    0:02:48   42189.6      0.88     563.7       9.2 mem_access/data_mem/C2243/net57201
    0:02:48   42191.0      0.88     563.6       9.1 execution/rr_data1<13>   
    0:02:48   42194.8      0.88     563.6       9.1 mem_access/data_mem/net58249
    0:02:48   42197.6      0.88     563.6       9.1 instr_decoding/net60501  
    0:02:48   42197.1      0.88     563.8       9.1 mem_access/in_EX_out<11> 
    0:02:49   42199.5      0.88     564.0       9.1 execution/main_alu/s/net59409
    0:02:49   42198.0      0.88     564.4       9.1 mem_access/in_EX_out<10> 
    0:02:49   42203.7      0.88     564.4       9.1 execution/main_alu/s/net59647
    0:02:49   42203.7      0.88     564.4       9.1 mem_access/data_mem/C2243/net57237
    0:02:49   42203.7      0.88     564.4       9.1 instr_fetch/instr_mem/C2242/net60650
    0:02:51   42202.3      0.88     564.4       9.1 mem_access/data_mem/C2243/net57769
    0:02:51   42212.1      0.88     564.4       9.1 execution/main_alu/s/net59592
    0:02:51   42220.6      0.88     564.4       9.1 mem_access/data_mem/C2243/net57570
    0:02:52   42230.9      0.88     563.8       9.1 instr_decoding/regfile/C136/net60142
    0:02:52   42233.7      0.88     563.8       9.1 mem_access/data_mem/C2242/net56628
    0:02:52   42240.3      0.88     563.8       9.1 instr_fetch/instr_mem/C2242/net61052
    0:02:52   42241.7      0.88     563.7       9.1 instr_fetch/instr_mem/C2242/net61149
    0:02:53   42252.5      0.88     563.7       9.0 execution/main_alu/net72420
    0:02:53   42255.3      0.88     563.7       9.0 mem_access/data_mem/C2243/net57206
    0:02:53   42258.1      0.88     563.5       9.0 execution/main_alu/s/net59579
    0:02:53   42268.9      0.88     563.5       9.0 execution/net72353       
    0:02:53   42271.7      0.88     563.5       9.0 execution/main_alu/s/net59636
    0:02:53   42283.0      0.88     563.5       9.0 execution/net71966       
    0:02:53   42288.6      0.88     563.5       9.0 instr_fetch/instr_mem/C2242/net61231
    0:02:55   42297.1      0.88     563.3       9.0 execution/main_alu/add/cla3/Cin
    0:02:56   42297.5      0.88     563.4       9.0 write_back/net56433      
    0:02:56   42301.8      0.88     563.4       9.0 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:56   42300.4      0.88     563.6       9.0 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:57   42303.2      0.88     563.6       9.0 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:57   42304.6      0.88     563.6       9.0 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:57   42306.0      0.88     563.6       9.0 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:57   42306.5      0.88     563.6       9.0 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:57   42309.3      0.88     563.5       9.0 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:57   42310.7      0.88     563.5       9.0 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:58   42315.8      0.88     562.4       9.0 instr_decoding/regfile/r1/d[0]/state_reg/D
    0:02:58   42319.1      0.88     562.5       9.0 instr_decoding/regfile/r2/d[0]/state_reg/D
    0:02:58   42336.5      0.87     555.9       9.0 mem_access/data_mem/mem_reg<36><7>/D
    0:02:58   42343.1      0.86     555.2       9.0 mem_access/data_mem/mem_reg<36><7>/D
    0:02:58   42343.1      0.86     555.1       9.0 mem_access/data_mem/mem_reg<36><7>/D
    0:02:58   42344.0      0.86     553.8       9.0 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:02:58   42351.5      0.86     553.6       9.0 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:02:59   42349.6      0.86     553.5       9.0 instr_decoding/regfile/r2/d[0]/state_reg/D
    0:02:59   42356.2      0.86     552.2       9.0 mem_access/data_mem/mem_reg<15><6>/D
    0:02:59   42366.5      0.86     551.5       9.0 mem_access/data_mem/mem_reg<36><7>/D
    0:02:59   42366.5      0.85     551.1       9.0 mem_access/data_mem/mem_reg<13><4>/D
    0:03:00   42364.2      0.85     550.8       9.0 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:03:00   42368.4      0.85     549.8       9.0 mem_access/data_mem/mem_reg<29><5>/D
    0:03:00   42366.1      0.85     548.7       9.0 mem_access/data_mem/mem_reg<36><5>/D
    0:03:00   42366.5      0.85     548.7       9.0 mem_access/data_mem/mem_reg<40><7>/D
    0:03:00   42367.9      0.85     548.4       9.0 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:03:00   42363.2      0.85     548.2       9.0 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:03:00   42361.8      0.85     548.0       9.0 mem_access/data_mem/mem_reg<37><4>/D
    0:03:01   42364.2      0.85     548.1       9.0 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:03:01   42361.8      0.85     547.5       9.0 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:03:02   42364.6      0.85     547.4       9.0 instr_decoding/regfile/r3/d[0]/state_reg/D
    0:03:03   42369.8      0.86     553.7       9.0 execution/main_alu/add/cla1/B<0>
    0:03:03   42406.9      0.90     577.5       8.9 instr_decoding/net60448  
    0:03:03   42446.8      0.93     588.8       8.9 mem_access/data_mem/net58244
    0:03:04   42506.4      0.99     621.9       8.8 instr_fetch/instr_mem/C2242/net62707
    0:03:04   42542.5      0.98     623.3       8.7 instr_decoding/regfile/writedata<8>
    0:03:04   42605.4      1.02     639.5       8.6 execution/main_alu/Out<7>
    0:03:04   42629.8      1.04     642.6       8.6 execution/main_alu/s/net59408
    0:03:05   42691.3      1.07     664.5       8.5 instr_decoding/net68140  
    0:03:05   42768.7      1.07     668.2       8.4 mem_access/data_mem/net58369
    0:03:05   42850.8      1.10     678.0       8.3 execution/main_alu/s/net59557
    0:03:05   42933.4      1.10     680.8       8.2 mem_access/data_mem/net58753
    0:03:05   43015.6      1.10     683.0       8.2 execution/main_alu/net72629
    0:03:06   43030.6      1.10     683.3       8.2 mem_access/data_mem/C2243/net57248
    0:03:06   43032.9      1.10     683.5       8.2 instr_decoding/regfile/writedata<3>
    0:03:06   43087.4      1.17     692.0       8.1 execution/main_alu/net59792
    0:03:07   43139.5      1.18     711.4       8.1 instr_fetch/instr_mem/C2243/net61857
    0:03:07   43141.8      1.18     711.3       8.0 mem_access/data_mem/C2243/net57674
    0:03:07   43146.5      1.18     711.3       8.0 execution/main_alu/net59681
    0:03:07   43148.8      1.18     711.3       8.0 execution/main_alu/s/net59470
    0:03:08   43229.6      1.25     743.7       8.0 execution/main_alu/s/net59550
    0:03:08   43317.8      1.28     760.8       7.9 instr_fetch/instr_mem/C2242/net61323
    0:03:08   43381.6      1.31     765.1       7.8 mem_access/data_mem/C2243/net57625
    0:03:09   43433.7      1.31     774.4       7.7 instr_fetch/instr_mem/C2243/net61834
    0:03:09   43480.6      1.31     774.8       7.7 execution/net59877       
    0:03:09   43528.0      1.31     800.1       7.7 mem_access/data_mem/C2243/net57959
    0:03:09   43548.7      1.35     811.4       7.6 instr_fetch/instr_mem/C2242/net61091
    0:03:10   43607.4      1.41     846.9       7.6 mem_access/data_mem/N122 
    0:03:10   43618.1      1.41     848.2       7.6 mem_access/data_mem/C2243/net57950
    0:03:10   43686.2      1.41     849.4       7.5 instr_fetch/instr_mem/net90962
    0:03:11   43767.4      1.47     855.5       7.5 mem_access/net59052      
    0:03:11   43865.0      1.47     887.0       7.4 execution/main_alu/add/cla1/net59346
    0:03:11   43914.3      1.47     887.2       7.4 mem_access/data_mem/C2243/net57575
    0:03:14   43946.7      1.48     890.2       7.4 execution/net59841       
    0:03:14   44046.6      1.52     899.0       7.3 mem_access/data_mem/net73087
    0:03:14   44135.3      1.52     910.7       7.3 instr_fetch/instr_mem/C2242/net60712
    0:03:15   44179.9      1.55     912.9       7.3 execution/net59861       
    0:03:15   44177.6      1.55     911.0       7.3 instr_fetch/instr_mem/C2242/net60623
    0:03:16   44178.0      1.51     903.3       7.3 instr_decoding/regfile/r1/d[6]/state_reg/D
    0:03:16   44177.6      1.50     888.7       7.3 instr_decoding/regfile/r1/d[6]/state_reg/D
    0:03:16   44180.4      1.49     888.0       7.3 instr_decoding/regfile/r1/d[6]/state_reg/D
    0:03:17   44186.0      1.47     882.5       7.3 instr_fetch/pc[2]/state_reg/D
    0:03:17   44183.7      1.47     880.3       7.3 instr_fetch/pc[2]/state_reg/D
    0:03:17   44184.6      1.46     876.8       7.3 instr_decoding/regfile/r1/d[6]/state_reg/D
    0:03:18   44175.7      1.45     875.6       7.3 instr_decoding/regfile/r1/d[6]/state_reg/D
    0:03:18   44181.8      1.45     873.9       7.3 instr_decoding/regfile/r1/d[6]/state_reg/D
    0:03:18   44186.0      1.45     872.8       7.3 instr_decoding/regfile/r1/d[6]/state_reg/D
    0:03:18   44182.2      1.44     872.4       7.3 instr_decoding/regfile/r1/d[6]/state_reg/D
    0:03:19   44179.4      1.43     871.8       7.3 instr_decoding/regfile/r1/d[6]/state_reg/D
    0:03:19   44183.7      1.43     871.4       7.3 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:19   44182.2      1.42     870.3       7.3 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:19   44180.8      1.42     870.3       7.3 instr_fetch/pc[2]/state_reg/D
    0:03:19   44180.8      1.41     868.3       7.3 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:20   44181.3      1.40     867.6       7.3 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:03:20   44172.9      1.40     867.0       7.3 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:20   44174.3      1.40     867.0       7.3 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:20   44173.3      1.39     866.7       7.3 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:20   44186.5      1.39     866.6       7.3 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:21   44150.3      1.38     865.9       7.3 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:21   44162.5      1.37     858.1       7.3 instr_fetch/pc[9]/state_reg/D
    0:03:21   44163.0      1.36     857.9       7.3 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:21   44165.4      1.36     857.7       7.3 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:22   44168.2      1.36     857.2       7.3 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:22   44165.8      1.36     856.3       7.3 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:22   44163.0      1.35     856.2       7.3 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:22   44167.2      1.35     855.1       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:22   44167.2      1.35     855.1       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:23   44171.0      1.35     854.1       7.2 instr_decoding/regfile/r2/d[1]/state_reg/D
    0:03:23   44167.7      1.35     854.0       7.2 instr_decoding/regfile/r2/d[6]/state_reg/D
    0:03:23   44166.8      1.35     851.6       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:23   44159.3      1.35     854.0       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:23   44159.7      1.35     851.9       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:23   44166.3      1.34     851.6       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:24   44165.4      1.34     850.2       7.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:24   44171.0      1.34     849.2       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:24   44177.1      1.34     848.5       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:25   44177.6      1.34     845.9       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:25   44177.6      1.34     845.4       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:25   44177.6      1.34     845.3       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:25   44178.0      1.33     843.5       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:25   44174.3      1.33     843.5       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:25   44175.7      1.33     843.4       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:26   44169.6      1.33     841.0       7.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:26   44173.3      1.33     840.5       7.2 instr_decoding/regfile/r0/d[10]/state_reg/D
    0:03:26   44173.8      1.33     840.5       7.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:26   44175.2      1.32     838.4       7.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:26   44174.7      1.32     838.4       7.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:27   44179.4      1.32     838.3       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:27   44179.4      1.32     838.2       7.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:27   44177.6      1.32     837.2       7.2 instr_decoding/regfile/r0/d[10]/state_reg/D
    0:03:27   44179.4      1.32     834.9       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:27   44189.3      1.32     834.5       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:27   44199.6      1.31     833.7       7.2 instr_fetch/pc[5]/state_reg/D
    0:03:28   44205.2      1.31     832.9       7.2 instr_fetch/pc[9]/state_reg/D
    0:03:28   44207.1      1.31     832.8       7.2 instr_decoding/regfile/r0/d[10]/state_reg/D
    0:03:28   44209.0      1.31     831.6       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:28   44209.0      1.31     831.6       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:28   44207.6      1.31     831.6       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:28   44201.0      1.31     830.4       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:28   44200.1      1.31     830.3       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:29   44195.9      1.31     830.2       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:29   44199.1      1.30     829.0       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:29   44201.5      1.30     827.7       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:29   44193.5      1.30     827.6       7.2 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:03:30   44195.9      1.30     826.8       7.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:30   44195.4      1.30     826.7       7.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:30   44189.8      1.30     823.1       7.2 mem_access/data_mem/mem_reg<36><0>/D
    0:03:30   44182.7      1.30     823.0       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:30   44187.4      1.30     822.9       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:30   44188.8      1.30     822.9       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:31   44193.0      1.29     822.8       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:31   44195.9      1.29     822.7       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:31   44202.4      1.29     822.6       7.2 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:31   44201.5      1.29     822.4       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:32   44200.1      1.29     822.4       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:32   44203.4      1.29     822.1       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:32   44203.8      1.29     822.1       7.2 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:03:32   44201.5      1.29     821.9       7.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:32   44201.5      1.29     821.1       7.2 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:32   44200.6      1.28     819.0       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:32   44202.9      1.28     819.0       7.2 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:03:33   44203.4      1.28     817.2       7.2 mem_access/data_mem/mem_reg<17><7>/D
    0:03:33   44205.2      1.28     817.1       7.2 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:03:33   44210.9      1.28     817.1       7.2 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:33   44194.9      1.28     816.7       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:33   44198.7      1.28     816.6       7.2 instr_decoding/regfile/r4/d[2]/state_reg/D
    0:03:33   44193.0      1.28     816.2       7.2 instr_decoding/regfile/r0/d[2]/state_reg/D
    0:03:34   44191.6      1.28     816.2       7.2 instr_decoding/regfile/r0/d[10]/state_reg/D
    0:03:34   44187.9      1.28     816.0       7.2 instr_decoding/regfile/r0/d[10]/state_reg/D
    0:03:34   44189.3      1.27     812.6       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:34   44197.3      1.27     812.6       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:35   44194.4      1.27     812.4       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:35   44201.0      1.27     813.2       7.2 instr_decoding/regfile/r0/d[10]/state_reg/D
    0:03:35   44209.5      1.27     809.4       7.2 mem_access/data_mem/mem_reg<17><7>/D
    0:03:36   44211.3      1.27     807.6       7.2 instr_fetch/pc[9]/state_reg/D
    0:03:36   44209.9      1.27     807.5       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:36   44198.2      1.27     807.3       7.2 instr_decoding/regfile/r0/d[12]/state_reg/D
    0:03:36   44198.2      1.27     807.3       7.2 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:37   44196.8      1.27     807.3       7.2 instr_fetch/instr_mem/C2242/net60629
    0:03:37   44196.8      1.27     807.3       7.2 mem_access/data_mem/C2242/net56982
    0:03:37   44196.8      1.27     807.0       7.2 mem_access/data_mem/C2242/net56569
    0:03:37   44196.8      1.27     806.8       7.2 mem_access/data_mem/C2243/net57676
    0:03:38   44198.7      1.27     806.8       7.2 mem_access/data_mem/C2243/net57760
    0:03:38   44201.0      1.27     806.8       7.2 mem_access/data_mem/C2243/net57718
    0:03:39   44208.1      1.28     806.9       7.2 mem_access/data_mem/net104165
    0:03:39   44214.2      1.28     806.9       7.2 execution/main_alu/add/cla1/net59346
    0:03:41   44220.3      1.32     807.4       7.2 instr_decoding/regfile/net73530
    0:03:42   44222.6      1.34     822.2       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:43   44222.6      1.34     822.2       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:43   44223.1      1.33     822.7       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:43   44226.4      1.32     822.0       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:43   44224.5      1.32     822.0       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:44   44224.0      1.31     819.8       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:44   44226.8      1.30     816.7       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:44   44227.3      1.30     816.4       7.2 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:44   44238.6      1.30     816.8       7.2 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:44   44237.2      1.29     813.4       7.1 instr_decoding/regfile/r0/d[0]/state_reg/D
    0:03:45   44240.0      1.29     813.0       7.1 instr_decoding/regfile/r0/d[10]/state_reg/D
    0:03:45   44230.6      1.28     811.1       7.1 instr_decoding/regfile/r0/d[10]/state_reg/D
    0:03:45   44235.3      1.28     811.1       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:45   44237.2      1.28     810.9       7.1 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:45   44238.1      1.28     810.7       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:46   44233.9      1.28     807.7       7.1 instr_decoding/regfile/r0/d[10]/state_reg/D
    0:03:46   44232.9      1.27     807.4       7.1 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:46   44232.9      1.27     807.4       7.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:46   44232.5      1.27     807.2       7.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:46   44232.5      1.27     807.2       7.1 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:46   44232.5      1.27     807.2       7.1 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:47   44232.0      1.27     807.2       7.1 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:47   44228.2      1.27     807.2       7.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:47   44233.9      1.27     807.1       7.1 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:47   44244.2      1.27     806.6       7.1 instr_decoding/regfile/r0/d[10]/state_reg/D
    0:03:47   44243.3      1.27     806.5       7.1 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:48   44241.8      1.27     805.5       7.1 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:48   44244.2      1.26     804.9       7.1 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:48   44245.1      1.26     801.3       7.1 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:49   44245.6      1.26     801.3       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:49   44250.3      1.26     801.2       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:49   44255.5      1.26     800.8       7.1 instr_decoding/regfile/r0/d[14]/state_reg/D
    0:03:50   44257.3      1.26     799.2       7.1 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:50   44262.0      1.25     798.8       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:50   44264.8      1.25     796.4       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:50   44267.7      1.25     795.0       7.1 instr_fetch/pc[9]/state_reg/D
    0:03:51   44268.1      1.25     793.3       7.1 instr_fetch/pc[9]/state_reg/D
    0:03:51   44278.9      1.24     793.0       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:51   44280.3      1.24     793.1       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:52   44289.2      1.24     792.6       7.1 mem_access/data_mem/mem_reg<40><7>/D
    0:03:52   44289.2      1.24     792.0       7.1 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:52   44293.9      1.24     792.0       7.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:52   44299.6      1.24     791.9       7.1 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:52   44293.9      1.24     791.8       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:53   44296.8      1.24     791.6       7.1 instr_decoding/regfile/r0/d[5]/state_reg/D
    0:03:53   44301.4      1.24     791.6       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:53   44301.0      1.24     783.2       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:53   44301.0      1.24     783.2       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:53   44307.6      1.23     783.1       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:54   44307.6      1.23     783.1       7.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:54   44313.2      1.23     783.1       7.1 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:54   44312.7      1.23     782.9       7.1 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:54   44311.3      1.23     782.9       7.1 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:54   44312.2      1.23     782.8       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:55   44310.8      1.23     782.3       7.1 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:55   44312.2      1.23     782.3       7.1 instr_decoding/regfile/r0/d[10]/state_reg/D
    0:03:55   44317.4      1.23     781.8       7.1 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:55   44322.6      1.23     781.7       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:55   44322.1      1.23     781.6       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:55   44323.5      1.23     781.3       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:56   44312.2      1.23     781.1       7.1 instr_fetch/pc[9]/state_reg/D
    0:03:56   44314.1      1.23     782.2       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:56   44309.9      1.23     782.0       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:56   44311.8      1.23     782.0       7.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:57   44314.1      1.23     781.6       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:57   44315.5      1.23     781.6       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:57   44316.9      1.22     781.5       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:57   44316.9      1.22     781.5       7.1 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:03:57   44321.6      1.22     781.4       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:57   44324.0      1.22     781.4       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:58   44328.7      1.22     781.3       7.1 instr_decoding/regfile/r0/d[1]/state_reg/D
    0:03:58   44329.6      1.22     781.0       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:58   44321.6      1.22     781.0       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:58   44326.8      1.22     779.4       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:58   44329.1      1.22     779.3       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:58   44329.6      1.22     778.2       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:59   44332.9      1.22     778.1       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:59   44331.0      1.22     777.9       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:59   44326.8      1.22     777.9       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:59   44322.6      1.22     775.4       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:03:59   44325.9      1.22     775.2       7.1 instr_decoding/regfile/r0/d[13]/state_reg/D
    0:04:00   44328.2      1.21     774.9       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:00   44332.0      1.21     774.3       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:00   44332.0      1.21     774.3       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:01   44338.1      1.21     772.1       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:01   44346.0      1.21     772.1       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:01   44346.0      1.21     772.1       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:01   44345.6      1.21     771.9       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:01   44338.5      1.21     771.8       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:02   44344.6      1.21     771.7       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:02   44347.4      1.21     772.8       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:02   44348.4      1.21     772.8       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:02   44350.7      1.21     772.8       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:03   44352.1      1.21     772.8       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:03   44352.1      1.21     772.7       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:03   44350.7      1.21     772.6       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:04   44350.7      1.21     772.6       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:04   44349.3      1.21     772.6       7.1 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:05   44345.6      1.21     772.5       7.1                          
    0:04:05   44345.6      1.21     772.5       7.1                          
    0:04:05   44341.3      1.21     772.5       7.1                          
    0:04:05   44331.5      1.21     772.4       7.1                          
    0:04:06   44325.9      1.21     772.4       7.1                          
    0:04:06   44328.7      1.20     772.3       7.1                          
    0:04:06   44328.7      1.20     770.6       7.1                          
    0:04:07   44328.7      1.20     770.6       7.1                          
    0:04:07   44327.7      1.20     769.3       7.1                          
    0:04:07   44333.4      1.20     769.2       7.1                          
    0:04:07   44331.5      1.20     768.0       7.1                          
    0:04:07   44331.5      1.20     768.0       7.1                          
    0:04:07   44331.5      1.20     766.0       7.1                          
    0:04:07   44335.7      1.20     765.6       7.1                          
    0:04:07   44337.1      1.20     765.6       7.1                          
    0:04:08   44338.1      1.20     765.5       7.1                          
    0:04:08   44337.6      1.20     764.7       7.1                          
    0:04:08   44333.8      1.20     764.3       7.1                          
    0:04:08   44333.8      1.20     764.2       7.1                          
    0:04:09   44334.3      1.20     764.1       7.1                          
    0:04:09   44336.2      1.20     760.8       7.1                          
    0:04:09   44335.7      1.20     760.7       7.1                          
    0:04:09   44325.4      1.20     760.4       7.1                          
    0:04:10   44326.8      1.20     758.1       7.1                          
    0:04:10   44328.2      1.20     755.1       7.1                          
    0:04:10   44328.2      1.20     755.0       7.1                          
    0:04:10   44331.0      1.20     753.4       7.1                          
    0:04:10   44328.2      1.20     753.1       7.1                          
    0:04:10   44325.4      1.20     752.0       7.1                          
    0:04:10   44322.1      1.20     751.6       7.1                          
    0:04:10   44324.9      1.20     751.5       7.1                          
    0:04:11   44325.4      1.20     751.1       7.1                          
    0:04:11   44320.7      1.20     750.7       7.1                          
    0:04:11   44313.7      1.20     750.5       7.1                          
    0:04:11   44312.7      1.20     749.7       7.1                          
    0:04:11   44311.8      1.20     749.6       7.1                          
    0:04:11   44309.0      1.20     750.1       7.1                          
    0:04:11   44311.8      1.20     749.4       7.1                          
    0:04:11   44306.1      1.20     746.3       7.1                          
    0:04:11   44306.1      1.20     746.2       7.1                          
    0:04:11   44308.5      1.20     744.5       7.1                          
    0:04:11   44302.4      1.20     743.8       7.1                          
    0:04:12   44309.9      1.20     742.4       7.1                          
    0:04:12   44308.5      1.20     741.8       7.1                          
    0:04:12   44310.8      1.20     741.3       7.1                          
    0:04:12   44312.2      1.20     740.7       7.1                          
    0:04:12   44312.7      1.20     740.5       7.1                          
    0:04:12   44308.5      1.20     740.3       7.0                          
    0:04:12   44304.3      1.20     740.3       7.0                          
    0:04:12   44302.4      1.20     740.0       7.0                          
    0:04:12   44310.4      1.20     739.6       7.0                          
    0:04:12   44307.1      1.20     739.4       7.0                          
    0:04:13   44304.3      1.20     739.2       7.0                          
    0:04:13   44299.6      1.20     738.4       7.0                          
    0:04:13   44293.9      1.20     738.3       7.0                          
    0:04:13   44292.5      1.20     738.3       7.0                          
    0:04:13   44289.7      1.20     738.1       7.0                          
    0:04:13   44286.9      1.20     738.1       7.0                          
    0:04:13   44278.5      1.20     737.9       7.0                          
    0:04:13   44269.5      1.20     737.7       7.0                          
    0:04:13   44265.3      1.20     737.6       7.0                          
    0:04:13   44263.9      1.20     737.6       7.0                          
    0:04:14   44257.8      1.20     737.4       7.0                          
    0:04:14   44252.2      1.20     737.4       7.0                          
    0:04:14   44242.3      1.20     737.1       7.0                          
    0:04:14   44238.1      1.20     737.0       7.0                          
    0:04:14   44236.7      1.20     737.0       7.0                          
    0:04:14   44233.9      1.20     737.0       7.0                          
    0:04:14   44231.1      1.20     736.9       7.0                          
    0:04:14   44231.1      1.20     736.8       7.0                          
    0:04:14   44222.1      1.20     736.6       7.0                          
    0:04:14   44215.1      1.20     736.4       7.0                          
    0:04:14   44213.2      1.20     736.4       7.0                          
    0:04:15   44210.4      1.20     736.4       7.0                          
    0:04:15   44209.0      1.20     736.4       7.0                          
    0:04:15   44214.6      1.20     736.2       7.0                          
    0:04:15   44213.2      1.20     736.1       7.0                          
    0:04:15   44210.9      1.20     736.1       7.0                          
    0:04:15   44216.5      1.20     735.9       7.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:15   44216.5      1.20     735.9       7.0                          
    0:04:15   44216.5      1.20     735.9       7.0                          
    0:04:17   42001.9      1.21     749.6       6.9                          
    0:04:18   41693.1      1.21     751.8       6.9                          
    0:04:19   41618.0      1.21     751.9       6.9                          
    0:04:19   41590.8      1.21     751.8       6.9                          
    0:04:19   41565.4      1.21     751.8       6.9                          
    0:04:19   41545.7      1.21     751.8       6.9                          
    0:04:20   41528.8      1.21     751.8       6.9                          
    0:04:20   41512.9      1.21     751.8       6.9                          
    0:04:20   41492.7      1.21     751.8       6.9                          
    0:04:20   41480.0      1.21     751.8       6.9                          
    0:04:20   41466.4      1.21     751.8       6.9                          
    0:04:20   41455.6      1.21     751.8       6.9                          
    0:04:20   41447.2      1.21     751.8       6.9                          
    0:04:20   41440.1      1.21     751.8       6.9                          
    0:04:20   41434.5      1.21     751.8       6.9                          
    0:04:21   41428.9      1.21     751.8       6.9                          
    0:04:21   41423.2      1.21     751.8       6.9                          
    0:04:21   41417.6      1.21     751.8       6.9                          
    0:04:21   41409.6      1.21     751.8       6.9                          
    0:04:21   41403.5      1.21     751.8       6.9                          
    0:04:21   41397.9      1.21     751.8       6.9                          
    0:04:21   41393.2      1.21     751.8       6.9                          
    0:04:21   41393.2      1.21     751.8       6.9                          
    0:04:21   41393.2      1.21     751.8       6.9                          
    0:04:22   41255.2      1.26     758.0       6.9                          
    0:04:22   41237.9      1.26     758.0       6.9                          
    0:04:22   41237.4      1.26     758.0       6.9                          
    0:04:22   41237.4      1.26     758.0       6.9                          
    0:04:22   41237.4      1.26     758.0       6.9                          
    0:04:22   41237.4      1.26     758.0       6.9                          
    0:04:22   41237.4      1.26     758.0       6.9                          
    0:04:22   41237.4      1.26     758.0       6.9                          
    0:04:23   41235.0      1.26     757.7       6.9 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:24   41231.8      1.26     758.2       6.9 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:24   41230.4      1.26     758.1       6.9 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:04:24   41229.9      1.26     758.0       6.9 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:04:24   41229.4      1.25     757.2       6.9 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:24   41236.5      1.25     755.2       6.9 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:24   41240.2      1.25     755.1       6.9 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:04:24   41242.6      1.25     755.1       6.9 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:04:25   41247.7      1.24     753.3       6.9 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:04:25   41246.8      1.24     753.2       6.9 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:04:25   41243.5      1.24     753.2       6.9 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:25   41240.7      1.24     753.2       6.9 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:25   41240.7      1.24     753.2       6.9 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:25   41240.7      1.24     753.2       6.9 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:26   41241.1      1.23     753.2       6.9 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:26   41242.6      1.23     752.3       6.9 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:27   41242.6      1.23     747.8       6.9 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:27   41242.1      1.23     747.0       6.9 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:27   41239.7      1.23     746.8       6.9 instr_decoding/regfile/r0/d[6]/state_reg/D
    0:04:28   41238.8      1.23     746.8       6.9                          
    0:04:28   41228.0      1.23     746.8       6.9                          
    0:04:28   41216.7      1.23     746.9       6.9                          
    0:04:28   41193.7      1.23     747.7       6.8                          
    0:04:28   41181.1      1.23     748.3       6.8                          
    0:04:28   41174.0      1.23     749.7       6.8                          
    0:04:29   41155.7      1.23     756.0       6.8                          
    0:04:29   41149.6      1.23     756.0       6.8                          
    0:04:29   41137.0      1.23     756.0       6.8                          
    0:04:29   41110.7      1.23     756.2       6.8                          
    0:04:29   41098.9      1.23     756.4       6.8                          
    0:04:29   41081.1      1.23     756.3       6.8                          
    0:04:29   41054.8      1.23     756.3       6.8                          
    0:04:30   41033.2      1.23     756.3       6.8                          
    0:04:30   40987.3      1.23     756.3       6.8                          
    0:04:30   40960.5      1.23     756.2       6.8                          
    0:04:30   40936.6      1.23     756.2       6.8                          
    0:04:30   40915.5      1.23     756.2       6.8                          
    0:04:30   40894.3      1.23     756.2       6.8                          
    0:04:31   40873.2      1.23     756.2       6.8                          
    0:04:31   40850.7      1.23     756.2       6.8                          
    0:04:31   40829.6      1.23     756.2       6.8                          
    0:04:31   40805.2      1.23     756.2       6.8                          
    0:04:31   40776.5      1.23     749.4       6.7                          
    0:04:31   40739.9      1.23     749.4       6.7                          
    0:04:32   40754.0      1.23     748.9       6.7                          
    0:04:32   40743.7      1.23     748.9       6.7                          
    0:04:32   40734.8      1.23     748.9       6.7                          
    0:04:32   40702.4      1.23     748.8       6.7                          
    0:04:33   40694.9      1.23     748.7       6.7                          
    0:04:33   40647.9      1.23     748.7       6.7                          
    0:04:33   40644.2      1.23     749.1       6.7                          
    0:04:34   40652.2      1.23     748.2       6.7                          
    0:04:34   40654.1      1.22     746.6       6.7                          
    0:04:34   40652.2      1.22     746.4       6.7                          
    0:04:35   40657.8      1.22     746.0       6.7                          
    0:04:35   40656.9      1.22     746.0       6.7                          
    0:04:35   40656.9      1.22     745.0       6.7                          
    0:04:35   40659.7      1.22     745.9       6.7                          
    0:04:35   40659.7      1.22     745.8       6.7                          
    0:04:36   40661.1      1.22     745.8       6.7                          
    0:04:36   40662.0      1.22     745.7       6.7                          
    0:04:36   40663.9      1.22     745.6       6.7                          
    0:04:36   40666.7      1.22     745.6       6.7                          
    0:04:36   40666.7      1.22     745.6       6.7                          
    0:04:37   40671.9      1.22     745.5       6.7                          
    0:04:37   40671.9      1.22     745.4       6.7                          
    0:04:37   40681.3      1.22     745.3       6.7                          
    0:04:37   40679.9      1.22     745.3       6.7                          
    0:04:37   40679.9      1.22     745.3       6.7                          
    0:04:37   40679.9      1.22     745.3       6.7                          
    0:04:38   40679.9      1.22     745.2       6.7                          
    0:04:38   40679.9      1.22     745.1       6.7                          
    0:04:38   40680.3      1.22     745.1       6.7                          
    0:04:38   40681.7      1.22     745.1       6.7                          
    0:04:38   40681.7      1.22     745.1       6.7                          
    0:04:38   40684.6      1.22     743.8       6.7                          
    0:04:38   40695.3      1.22     738.7       6.7                          
    0:04:39   40693.9      1.22     738.6       6.7                          
    0:04:39   40694.4      1.22     738.5       6.7                          
    0:04:39   40694.9      1.22     737.8       6.7                          
    0:04:39   40702.4      1.22     734.8       6.7                          
    0:04:39   40703.8      1.22     733.1       6.7                          
    0:04:40   40705.2      1.22     732.7       6.7                          
    0:04:40   40701.9      1.22     732.2       6.7                          
    0:04:40   40703.8      1.22     728.6       6.7                          
    0:04:40   40708.5      1.22     728.5       6.7                          
    0:04:40   40711.3      1.22     728.3       6.7                          
    0:04:41   40712.7      1.22     728.3       6.7                          
    0:04:41   40714.1      1.22     727.8       6.7                          
    0:04:41   40712.7      1.22     727.7       6.7                          
    0:04:41   40721.2      1.22     727.2       6.7                          
    0:04:41   40722.6      1.22     726.9       6.7                          
    0:04:41   40722.6      1.22     726.9       6.7                          
    0:04:41   40725.4      1.22     726.7       6.7                          
    0:04:41   40725.9      1.22     726.4       6.7                          
    0:04:41   40725.9      1.22     726.3       6.7                          
    0:04:41   40728.7      1.22     726.2       6.7                          
    0:04:41   40732.9      1.22     726.2       6.7                          
    0:04:41   40732.9      1.22     726.1       6.7                          
    0:04:42   40732.9      1.22     726.0       6.7                          
    0:04:42   40734.3      1.22     726.0       6.7                          
    0:04:42   40737.1      1.22     725.9       6.7                          
    0:04:42   40737.1      1.22     725.9       6.7                          
    0:04:42   40738.5      1.22     725.9       6.7                          
    0:04:42   40738.5      1.22     725.9       6.7                          
    0:04:43   40738.5      1.22     725.8       6.7                          
    0:04:43   40737.1      1.22     725.8       6.7                          
    0:04:43   40737.1      1.22     725.8       6.7                          
    0:04:43   40738.5      1.22     725.7       6.7                          
    0:04:43   40738.5      1.22     725.6       6.7                          
    0:04:43   40738.5      1.22     725.6       6.7                          
    0:04:43   40738.5      1.22     725.5       6.7                          
    0:04:43   40738.5      1.22     725.5       6.7                          
    0:04:43   40739.9      1.22     725.5       6.7                          
    0:04:43   40738.5      1.22     725.4       6.7 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:44   40739.9      1.22     725.4       6.7 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:44   40742.3      1.22     725.3       6.7 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:44   40742.3      1.22     725.4       6.7 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:44   40745.1      1.22     724.7       6.7 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:45   40747.4      1.22     725.2       6.7 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:45   40746.0      1.22     725.1       6.7 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:46   40748.4      1.22     725.1       6.7 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:46   40749.8      1.22     725.1       6.7 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:46   40748.8      1.22     725.1       6.7 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:47   40747.4      1.21     725.0       6.7 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:48   40747.9      1.21     725.0       6.7 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:48   40749.8      1.21     728.4       6.7 instr_decoding/regfile/r0/d[4]/state_reg/D
    0:04:49   40751.7      1.21     728.7       6.7                          
Loading db file '/u/k/a/karu/courses/cs552/cad/Synopsys_Libraries/libs/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'proc' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'instr_decoding/regfile/r2/d[0]/clk': 1168 load(s), 1 driver(s)
     Net 'instr_fetch/adder_2/cla2/B<0>': 1059 load(s), 1 driver(s)
1
check_design -summary
 
****************************************
check_design summary:
Version:     Q-2019.12-SP3
Date:        Sat Mar 20 14:40:45 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      8
    Unconnected ports (LINT-28)                                     8

Cells                                                              37
    Connected to power or ground (LINT-32)                         35
    Nets connected to multiple pins on same cell (LINT-33)          2
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
	 more information about warnings. (LINT-98)

1
set filename [format "%s%s"  $my_toplevel ".syn.v"]
proc.syn.v
write -hierarchy -f verilog $my_toplevel -output synth/$filename
Writing verilog file '/afs/cs.wisc.edu/u/z/h/zhengzhi/private/cs552/project/demo1/verilog/synth/proc.syn.v'.
Warning: Bus naming style currently specified as %s<%d>, verilog syntax requires bus naming style to be "[]".  (VO-13)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
set filename [format "%s%s"  $my_toplevel ".ddc"]
proc.ddc
write -hierarchy -format ddc -output synth/$filename
Writing ddc file 'synth/proc.ddc'.
1
report_hierarchy > synth/hierarchy.txt
report_reference > synth/reference_report.txt
report_area > synth/area_report.txt
report_cell > synth/cell_report.txt
report_timing -max_paths 20 > synth/timing_report.txt
report_power > synth/power_report.txt
quit

Memory usage for this session 146 Mbytes.
Memory usage for this session including child processes 146 Mbytes.
CPU usage for this session 286 seconds ( 0.08 hours ).
Elapsed time for this session 293 seconds ( 0.08 hours ).

Thank you...
