<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="sim/clock_bridge_dsp.v"
   type="VERILOG"
   library="clock_bridge_dsp"
   hasInlineConfiguration="true" />
 <topLevel name="clock_bridge_dsp.clock_bridge_dsp" />
 <deviceFamily name="agilex7" />
 <device name="AGFB014R24B2I2V" />
</simPackage>
