read -sv run_verilog_mid/adder_32b_19_64_4ad442dabc64763e96c685a1964b81da.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_64_4ad442dabc64763e96c685a1964b81da_yosys.v
