assign _t0 4
assign _t1 32

add _t0 _t1 _t2
div _t2 2 _t3
sub _t1 _t3 _t4
div _t0 2 _t5
add _t5 _t4 _t6
mul _t4 _t6 _t7

sint 0
int _t0 _t1 _t7

sint 1
int _t0 _t1 _t7

exit 0
