\doxysection{runtime/\+EASTL/include/\+EASTL/internal/atomic/arch/arch\+\_\+memory\+\_\+barrier.h 文件参考}
\hypertarget{arch__memory__barrier_8h}{}\label{arch__memory__barrier_8h}\index{runtime/EASTL/include/EASTL/internal/atomic/arch/arch\_memory\_barrier.h@{runtime/EASTL/include/EASTL/internal/atomic/arch/arch\_memory\_barrier.h}}
此图展示该文件被哪些文件直接或间接地引用了\+:
% FIG 0
\doxysubsubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{arch__memory__barrier_8h_a3f8b632b2df3b31f017f7164f7fe7984}{EASTL\+\_\+\+ARCH\+\_\+\+ATOMIC\+\_\+\+CPU\+\_\+\+MB\+\_\+\+AVAILABLE}}~0
\item 
\#define \mbox{\hyperlink{arch__memory__barrier_8h_a12c5ffc6d5932b385629032a959e7f0e}{EASTL\+\_\+\+ARCH\+\_\+\+ATOMIC\+\_\+\+CPU\+\_\+\+WMB\+\_\+\+AVAILABLE}}~0
\item 
\#define \mbox{\hyperlink{arch__memory__barrier_8h_af0829015dbf83d94def1dfd9223e5a59}{EASTL\+\_\+\+ARCH\+\_\+\+ATOMIC\+\_\+\+CPU\+\_\+\+RMB\+\_\+\+AVAILABLE}}~0
\end{DoxyCompactItemize}


\doxysubsection{宏定义说明}
\Hypertarget{arch__memory__barrier_8h_a3f8b632b2df3b31f017f7164f7fe7984}\index{arch\_memory\_barrier.h@{arch\_memory\_barrier.h}!EASTL\_ARCH\_ATOMIC\_CPU\_MB\_AVAILABLE@{EASTL\_ARCH\_ATOMIC\_CPU\_MB\_AVAILABLE}}
\index{EASTL\_ARCH\_ATOMIC\_CPU\_MB\_AVAILABLE@{EASTL\_ARCH\_ATOMIC\_CPU\_MB\_AVAILABLE}!arch\_memory\_barrier.h@{arch\_memory\_barrier.h}}
\doxysubsubsection{\texorpdfstring{EASTL\_ARCH\_ATOMIC\_CPU\_MB\_AVAILABLE}{EASTL\_ARCH\_ATOMIC\_CPU\_MB\_AVAILABLE}}
{\footnotesize\ttfamily \label{arch__memory__barrier_8h_a3f8b632b2df3b31f017f7164f7fe7984} 
\#define EASTL\+\_\+\+ARCH\+\_\+\+ATOMIC\+\_\+\+CPU\+\_\+\+MB\+\_\+\+AVAILABLE~0}

\Hypertarget{arch__memory__barrier_8h_af0829015dbf83d94def1dfd9223e5a59}\index{arch\_memory\_barrier.h@{arch\_memory\_barrier.h}!EASTL\_ARCH\_ATOMIC\_CPU\_RMB\_AVAILABLE@{EASTL\_ARCH\_ATOMIC\_CPU\_RMB\_AVAILABLE}}
\index{EASTL\_ARCH\_ATOMIC\_CPU\_RMB\_AVAILABLE@{EASTL\_ARCH\_ATOMIC\_CPU\_RMB\_AVAILABLE}!arch\_memory\_barrier.h@{arch\_memory\_barrier.h}}
\doxysubsubsection{\texorpdfstring{EASTL\_ARCH\_ATOMIC\_CPU\_RMB\_AVAILABLE}{EASTL\_ARCH\_ATOMIC\_CPU\_RMB\_AVAILABLE}}
{\footnotesize\ttfamily \label{arch__memory__barrier_8h_af0829015dbf83d94def1dfd9223e5a59} 
\#define EASTL\+\_\+\+ARCH\+\_\+\+ATOMIC\+\_\+\+CPU\+\_\+\+RMB\+\_\+\+AVAILABLE~0}

\Hypertarget{arch__memory__barrier_8h_a12c5ffc6d5932b385629032a959e7f0e}\index{arch\_memory\_barrier.h@{arch\_memory\_barrier.h}!EASTL\_ARCH\_ATOMIC\_CPU\_WMB\_AVAILABLE@{EASTL\_ARCH\_ATOMIC\_CPU\_WMB\_AVAILABLE}}
\index{EASTL\_ARCH\_ATOMIC\_CPU\_WMB\_AVAILABLE@{EASTL\_ARCH\_ATOMIC\_CPU\_WMB\_AVAILABLE}!arch\_memory\_barrier.h@{arch\_memory\_barrier.h}}
\doxysubsubsection{\texorpdfstring{EASTL\_ARCH\_ATOMIC\_CPU\_WMB\_AVAILABLE}{EASTL\_ARCH\_ATOMIC\_CPU\_WMB\_AVAILABLE}}
{\footnotesize\ttfamily \label{arch__memory__barrier_8h_a12c5ffc6d5932b385629032a959e7f0e} 
\#define EASTL\+\_\+\+ARCH\+\_\+\+ATOMIC\+\_\+\+CPU\+\_\+\+WMB\+\_\+\+AVAILABLE~0}

