// Generated by CIRCT firtool-1.76.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module Queue2_decoded_fetch_packet(	// src/main/scala/chisel3/util/Decoupled.scala:243:7
  input         clock,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                reset,	// src/main/scala/chisel3/util/Decoupled.scala:243:7
                io_enq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [31:0] io_enq_bits_fetch_PC,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_0_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_0_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_0_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_0_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_0_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [20:0] io_enq_bits_decoded_instruction_0_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_decoded_instruction_0_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_0_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [5:0]  io_enq_bits_decoded_instruction_0_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_decoded_instruction_0_MOB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_FTQ_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_decoded_instruction_0_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_0_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_0_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_0_memory_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_0_access_width,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_1_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_1_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_1_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_1_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_1_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [20:0] io_enq_bits_decoded_instruction_1_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_decoded_instruction_1_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_1_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [5:0]  io_enq_bits_decoded_instruction_1_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_decoded_instruction_1_MOB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_FTQ_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_decoded_instruction_1_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_1_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_1_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_1_memory_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_1_access_width,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_2_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_2_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_2_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_2_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_2_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [20:0] io_enq_bits_decoded_instruction_2_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_decoded_instruction_2_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_2_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [5:0]  io_enq_bits_decoded_instruction_2_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_decoded_instruction_2_MOB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_FTQ_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_decoded_instruction_2_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_2_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_2_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_2_memory_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_2_access_width,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_3_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_3_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_3_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_decoded_instruction_3_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_3_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [20:0] io_enq_bits_decoded_instruction_3_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [2:0]  io_enq_bits_decoded_instruction_3_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_3_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [5:0]  io_enq_bits_decoded_instruction_3_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_decoded_instruction_3_MOB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_FTQ_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [4:0]  io_enq_bits_decoded_instruction_3_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_3_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_decoded_instruction_3_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [1:0]  io_enq_bits_decoded_instruction_3_memory_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_decoded_instruction_3_access_width,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_enq_bits_valid_bits_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_valid_bits_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_valid_bits_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_valid_bits_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [15:0] io_enq_bits_GHR,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [6:0]  io_enq_bits_TOS,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_enq_bits_NEXT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [3:0]  io_enq_bits_RAT_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input  [7:0]  io_enq_bits_free_list_front_pointer,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_deq_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [31:0] io_deq_bits_fetch_PC,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_0_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_0_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_0_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_0_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_0_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_0_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [20:0] io_deq_bits_decoded_instruction_0_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_decoded_instruction_0_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_0_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [5:0]  io_deq_bits_decoded_instruction_0_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_decoded_instruction_0_MOB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_FTQ_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_decoded_instruction_0_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_0_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_0_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_0_memory_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_0_access_width,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_1_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_1_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_1_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_1_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_1_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_1_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [20:0] io_deq_bits_decoded_instruction_1_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_decoded_instruction_1_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_1_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [5:0]  io_deq_bits_decoded_instruction_1_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_decoded_instruction_1_MOB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_FTQ_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_decoded_instruction_1_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_1_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_1_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_1_memory_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_1_access_width,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_2_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_2_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_2_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_2_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_2_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_2_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [20:0] io_deq_bits_decoded_instruction_2_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_decoded_instruction_2_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_2_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [5:0]  io_deq_bits_decoded_instruction_2_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_decoded_instruction_2_MOB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_FTQ_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_decoded_instruction_2_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_2_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_2_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_2_memory_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_2_access_width,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_3_RD,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_3_RD_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_3_RS1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_3_RS1_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_decoded_instruction_3_RS2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_3_RS2_valid,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [20:0] io_deq_bits_decoded_instruction_3_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [2:0]  io_deq_bits_decoded_instruction_3_FUNCT3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_3_packet_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [5:0]  io_deq_bits_decoded_instruction_3_ROB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_decoded_instruction_3_MOB_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_FTQ_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [4:0]  io_deq_bits_decoded_instruction_3_instructionType,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_3_portID,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_RS_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_decoded_instruction_3_needs_ALU,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_needs_branch_unit,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_needs_CSRs,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_SUBTRACT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_MULTIPLY,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_IS_IMM,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [1:0]  io_deq_bits_decoded_instruction_3_memory_type,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_decoded_instruction_3_access_width,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output        io_deq_bits_valid_bits_0,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_valid_bits_1,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_valid_bits_2,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_valid_bits_3,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [15:0] io_deq_bits_GHR,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [6:0]  io_deq_bits_TOS,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
                io_deq_bits_NEXT,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [3:0]  io_deq_bits_RAT_index,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  output [7:0]  io_deq_bits_free_list_front_pointer,	// src/main/scala/chisel3/util/Decoupled.scala:255:14
  input         io_flush	// src/main/scala/chisel3/util/Decoupled.scala:255:14
);

  wire         io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:286:19
  wire [417:0] _ram_ext_R0_data;	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  reg          wrap;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg          maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27
  wire         ptr_match = wrap == wrap_1;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:260:33
  wire         empty = ptr_match & ~maybe_full;	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :261:{25,28}
  wire         do_enq = io_enq_ready & io_enq_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :286:19
  assign io_enq_ready = ~(ptr_match & maybe_full);	// src/main/scala/chisel3/util/Decoupled.scala:259:27, :260:33, :262:24, :286:19
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    if (reset) begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      wrap_1 <= 1'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
      maybe_full <= 1'h0;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
    end
    else begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic do_deq = io_deq_ready & ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :261:25, :285:19
      wrap <= ~io_flush & (do_enq ? wrap - 1'h1 : wrap);	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:{15,24}, :98:11, src/main/scala/chisel3/util/Decoupled.scala:51:35, :269:16, :279:15
      wrap_1 <= ~io_flush & (do_deq ? wrap_1 - 1'h1 : wrap_1);	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:{15,24}, :98:11, src/main/scala/chisel3/util/Decoupled.scala:51:35, :269:16, :273:16, :279:15
      maybe_full <= ~io_flush & (do_enq == do_deq ? maybe_full : do_enq);	// src/main/scala/chisel3/util/Counter.scala:98:11, src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :269:16, :276:{15,27}, :277:16, :279:15, :282:16
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap = _RANDOM[/*Zero width*/ 1'b0][0];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        wrap_1 = _RANDOM[/*Zero width*/ 1'b0][1];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7
        maybe_full = _RANDOM[/*Zero width*/ 1'b0][2];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  ram_2x418 ram_ext (	// src/main/scala/chisel3/util/Decoupled.scala:256:91
    .R0_addr (wrap_1),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .R0_en   (1'h1),	// src/main/scala/chisel3/util/Decoupled.scala:243:7
    .R0_clk  (clock),
    .R0_data (_ram_ext_R0_data),
    .W0_addr (wrap),	// src/main/scala/chisel3/util/Counter.scala:61:40
    .W0_en   (do_enq),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_free_list_front_pointer,
        io_enq_bits_RAT_index,
        io_enq_bits_NEXT,
        io_enq_bits_TOS,
        io_enq_bits_GHR,
        io_enq_bits_valid_bits_3,
        io_enq_bits_valid_bits_2,
        io_enq_bits_valid_bits_1,
        io_enq_bits_valid_bits_0,
        io_enq_bits_decoded_instruction_3_access_width,
        io_enq_bits_decoded_instruction_3_memory_type,
        io_enq_bits_decoded_instruction_3_IS_IMM,
        io_enq_bits_decoded_instruction_3_MULTIPLY,
        io_enq_bits_decoded_instruction_3_SUBTRACT,
        io_enq_bits_decoded_instruction_3_needs_CSRs,
        io_enq_bits_decoded_instruction_3_needs_branch_unit,
        io_enq_bits_decoded_instruction_3_needs_ALU,
        io_enq_bits_decoded_instruction_3_RS_type,
        io_enq_bits_decoded_instruction_3_portID,
        io_enq_bits_decoded_instruction_3_instructionType,
        io_enq_bits_decoded_instruction_3_FTQ_index,
        io_enq_bits_decoded_instruction_3_MOB_index,
        io_enq_bits_decoded_instruction_3_ROB_index,
        io_enq_bits_decoded_instruction_3_packet_index,
        io_enq_bits_decoded_instruction_3_FUNCT3,
        io_enq_bits_decoded_instruction_3_IMM,
        io_enq_bits_decoded_instruction_3_RS2_valid,
        io_enq_bits_decoded_instruction_3_RS2,
        io_enq_bits_decoded_instruction_3_RS1_valid,
        io_enq_bits_decoded_instruction_3_RS1,
        io_enq_bits_decoded_instruction_3_RD_valid,
        io_enq_bits_decoded_instruction_3_RD,
        io_enq_bits_decoded_instruction_3_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_3_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_2_access_width,
        io_enq_bits_decoded_instruction_2_memory_type,
        io_enq_bits_decoded_instruction_2_IS_IMM,
        io_enq_bits_decoded_instruction_2_MULTIPLY,
        io_enq_bits_decoded_instruction_2_SUBTRACT,
        io_enq_bits_decoded_instruction_2_needs_CSRs,
        io_enq_bits_decoded_instruction_2_needs_branch_unit,
        io_enq_bits_decoded_instruction_2_needs_ALU,
        io_enq_bits_decoded_instruction_2_RS_type,
        io_enq_bits_decoded_instruction_2_portID,
        io_enq_bits_decoded_instruction_2_instructionType,
        io_enq_bits_decoded_instruction_2_FTQ_index,
        io_enq_bits_decoded_instruction_2_MOB_index,
        io_enq_bits_decoded_instruction_2_ROB_index,
        io_enq_bits_decoded_instruction_2_packet_index,
        io_enq_bits_decoded_instruction_2_FUNCT3,
        io_enq_bits_decoded_instruction_2_IMM,
        io_enq_bits_decoded_instruction_2_RS2_valid,
        io_enq_bits_decoded_instruction_2_RS2,
        io_enq_bits_decoded_instruction_2_RS1_valid,
        io_enq_bits_decoded_instruction_2_RS1,
        io_enq_bits_decoded_instruction_2_RD_valid,
        io_enq_bits_decoded_instruction_2_RD,
        io_enq_bits_decoded_instruction_2_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_2_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_1_access_width,
        io_enq_bits_decoded_instruction_1_memory_type,
        io_enq_bits_decoded_instruction_1_IS_IMM,
        io_enq_bits_decoded_instruction_1_MULTIPLY,
        io_enq_bits_decoded_instruction_1_SUBTRACT,
        io_enq_bits_decoded_instruction_1_needs_CSRs,
        io_enq_bits_decoded_instruction_1_needs_branch_unit,
        io_enq_bits_decoded_instruction_1_needs_ALU,
        io_enq_bits_decoded_instruction_1_RS_type,
        io_enq_bits_decoded_instruction_1_portID,
        io_enq_bits_decoded_instruction_1_instructionType,
        io_enq_bits_decoded_instruction_1_FTQ_index,
        io_enq_bits_decoded_instruction_1_MOB_index,
        io_enq_bits_decoded_instruction_1_ROB_index,
        io_enq_bits_decoded_instruction_1_packet_index,
        io_enq_bits_decoded_instruction_1_FUNCT3,
        io_enq_bits_decoded_instruction_1_IMM,
        io_enq_bits_decoded_instruction_1_RS2_valid,
        io_enq_bits_decoded_instruction_1_RS2,
        io_enq_bits_decoded_instruction_1_RS1_valid,
        io_enq_bits_decoded_instruction_1_RS1,
        io_enq_bits_decoded_instruction_1_RD_valid,
        io_enq_bits_decoded_instruction_1_RD,
        io_enq_bits_decoded_instruction_1_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_1_ready_bits_RS1_ready,
        io_enq_bits_decoded_instruction_0_access_width,
        io_enq_bits_decoded_instruction_0_memory_type,
        io_enq_bits_decoded_instruction_0_IS_IMM,
        io_enq_bits_decoded_instruction_0_MULTIPLY,
        io_enq_bits_decoded_instruction_0_SUBTRACT,
        io_enq_bits_decoded_instruction_0_needs_CSRs,
        io_enq_bits_decoded_instruction_0_needs_branch_unit,
        io_enq_bits_decoded_instruction_0_needs_ALU,
        io_enq_bits_decoded_instruction_0_RS_type,
        io_enq_bits_decoded_instruction_0_portID,
        io_enq_bits_decoded_instruction_0_instructionType,
        io_enq_bits_decoded_instruction_0_FTQ_index,
        io_enq_bits_decoded_instruction_0_MOB_index,
        io_enq_bits_decoded_instruction_0_ROB_index,
        io_enq_bits_decoded_instruction_0_packet_index,
        io_enq_bits_decoded_instruction_0_FUNCT3,
        io_enq_bits_decoded_instruction_0_IMM,
        io_enq_bits_decoded_instruction_0_RS2_valid,
        io_enq_bits_decoded_instruction_0_RS2,
        io_enq_bits_decoded_instruction_0_RS1_valid,
        io_enq_bits_decoded_instruction_0_RS1,
        io_enq_bits_decoded_instruction_0_RD_valid,
        io_enq_bits_decoded_instruction_0_RD,
        io_enq_bits_decoded_instruction_0_ready_bits_RS2_ready,
        io_enq_bits_decoded_instruction_0_ready_bits_RS1_ready,
        io_enq_bits_fetch_PC})	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  );	// src/main/scala/chisel3/util/Decoupled.scala:256:91
  assign io_deq_valid = ~empty;	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :261:25, :285:19
  assign io_deq_bits_fetch_PC = _ram_ext_R0_data[31:0];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS1_ready = _ram_ext_R0_data[32];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_ready_bits_RS2_ready = _ram_ext_R0_data[33];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_RD = _ram_ext_R0_data[40:34];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_RD_valid = _ram_ext_R0_data[41];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_RS1 = _ram_ext_R0_data[48:42];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_RS1_valid = _ram_ext_R0_data[49];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_RS2 = _ram_ext_R0_data[56:50];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_RS2_valid = _ram_ext_R0_data[57];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_IMM = _ram_ext_R0_data[78:58];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_FUNCT3 = _ram_ext_R0_data[81:79];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_packet_index = _ram_ext_R0_data[83:82];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_ROB_index = _ram_ext_R0_data[89:84];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_MOB_index = _ram_ext_R0_data[93:90];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_FTQ_index = _ram_ext_R0_data[97:94];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_instructionType = _ram_ext_R0_data[102:98];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_portID = _ram_ext_R0_data[104:103];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_RS_type = _ram_ext_R0_data[106:105];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_needs_ALU = _ram_ext_R0_data[107];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_needs_branch_unit = _ram_ext_R0_data[108];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_needs_CSRs = _ram_ext_R0_data[109];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_SUBTRACT = _ram_ext_R0_data[110];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_MULTIPLY = _ram_ext_R0_data[111];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_IS_IMM = _ram_ext_R0_data[112];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_memory_type = _ram_ext_R0_data[114:113];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_0_access_width = _ram_ext_R0_data[116:115];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS1_ready = _ram_ext_R0_data[117];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_ready_bits_RS2_ready = _ram_ext_R0_data[118];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_RD = _ram_ext_R0_data[125:119];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_RD_valid = _ram_ext_R0_data[126];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_RS1 = _ram_ext_R0_data[133:127];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_RS1_valid = _ram_ext_R0_data[134];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_RS2 = _ram_ext_R0_data[141:135];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_RS2_valid = _ram_ext_R0_data[142];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_IMM = _ram_ext_R0_data[163:143];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_FUNCT3 = _ram_ext_R0_data[166:164];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_packet_index = _ram_ext_R0_data[168:167];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_ROB_index = _ram_ext_R0_data[174:169];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_MOB_index = _ram_ext_R0_data[178:175];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_FTQ_index = _ram_ext_R0_data[182:179];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_instructionType = _ram_ext_R0_data[187:183];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_portID = _ram_ext_R0_data[189:188];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_RS_type = _ram_ext_R0_data[191:190];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_needs_ALU = _ram_ext_R0_data[192];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_needs_branch_unit = _ram_ext_R0_data[193];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_needs_CSRs = _ram_ext_R0_data[194];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_SUBTRACT = _ram_ext_R0_data[195];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_MULTIPLY = _ram_ext_R0_data[196];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_IS_IMM = _ram_ext_R0_data[197];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_memory_type = _ram_ext_R0_data[199:198];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_1_access_width = _ram_ext_R0_data[201:200];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS1_ready = _ram_ext_R0_data[202];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_ready_bits_RS2_ready = _ram_ext_R0_data[203];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_RD = _ram_ext_R0_data[210:204];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_RD_valid = _ram_ext_R0_data[211];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_RS1 = _ram_ext_R0_data[218:212];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_RS1_valid = _ram_ext_R0_data[219];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_RS2 = _ram_ext_R0_data[226:220];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_RS2_valid = _ram_ext_R0_data[227];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_IMM = _ram_ext_R0_data[248:228];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_FUNCT3 = _ram_ext_R0_data[251:249];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_packet_index = _ram_ext_R0_data[253:252];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_ROB_index = _ram_ext_R0_data[259:254];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_MOB_index = _ram_ext_R0_data[263:260];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_FTQ_index = _ram_ext_R0_data[267:264];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_instructionType = _ram_ext_R0_data[272:268];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_portID = _ram_ext_R0_data[274:273];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_RS_type = _ram_ext_R0_data[276:275];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_needs_ALU = _ram_ext_R0_data[277];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_needs_branch_unit = _ram_ext_R0_data[278];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_needs_CSRs = _ram_ext_R0_data[279];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_SUBTRACT = _ram_ext_R0_data[280];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_MULTIPLY = _ram_ext_R0_data[281];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_IS_IMM = _ram_ext_R0_data[282];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_memory_type = _ram_ext_R0_data[284:283];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_2_access_width = _ram_ext_R0_data[286:285];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS1_ready = _ram_ext_R0_data[287];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_ready_bits_RS2_ready = _ram_ext_R0_data[288];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_RD = _ram_ext_R0_data[295:289];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_RD_valid = _ram_ext_R0_data[296];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_RS1 = _ram_ext_R0_data[303:297];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_RS1_valid = _ram_ext_R0_data[304];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_RS2 = _ram_ext_R0_data[311:305];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_RS2_valid = _ram_ext_R0_data[312];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_IMM = _ram_ext_R0_data[333:313];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_FUNCT3 = _ram_ext_R0_data[336:334];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_packet_index = _ram_ext_R0_data[338:337];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_ROB_index = _ram_ext_R0_data[344:339];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_MOB_index = _ram_ext_R0_data[348:345];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_FTQ_index = _ram_ext_R0_data[352:349];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_instructionType = _ram_ext_R0_data[357:353];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_portID = _ram_ext_R0_data[359:358];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_RS_type = _ram_ext_R0_data[361:360];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_needs_ALU = _ram_ext_R0_data[362];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_needs_branch_unit = _ram_ext_R0_data[363];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_needs_CSRs = _ram_ext_R0_data[364];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_SUBTRACT = _ram_ext_R0_data[365];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_MULTIPLY = _ram_ext_R0_data[366];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_IS_IMM = _ram_ext_R0_data[367];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_memory_type = _ram_ext_R0_data[369:368];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_decoded_instruction_3_access_width = _ram_ext_R0_data[371:370];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_valid_bits_0 = _ram_ext_R0_data[372];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_valid_bits_1 = _ram_ext_R0_data[373];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_valid_bits_2 = _ram_ext_R0_data[374];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_valid_bits_3 = _ram_ext_R0_data[375];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_GHR = _ram_ext_R0_data[391:376];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_TOS = _ram_ext_R0_data[398:392];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_NEXT = _ram_ext_R0_data[405:399];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_RAT_index = _ram_ext_R0_data[409:406];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
  assign io_deq_bits_free_list_front_pointer = _ram_ext_R0_data[417:410];	// src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91
endmodule

