// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="channel_gen_channel_gen,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=14.118000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=11,HLS_SYN_DSP=0,HLS_SYN_FF=6025,HLS_SYN_LUT=16118,HLS_VERSION=2021_1}" *)

module channel_gen (
// synthesis translate_off
    kernel_block,
// synthesis translate_on
        ap_clk,
        ap_rst_n,
        data_in_TDATA,
        data_in_TVALID,
        data_in_TREADY,
        data_in_TKEEP,
        data_in_TSTRB,
        data_in_TUSER,
        data_in_TLAST,
        data_in_TID,
        data_in_TDEST,
        data_out_TDATA,
        data_out_TVALID,
        data_out_TREADY,
        data_out_TKEEP,
        data_out_TSTRB,
        data_out_TUSER,
        data_out_TLAST,
        data_out_TID,
        data_out_TDEST
);

parameter    ap_ST_fsm_state1 = 83'd1;
parameter    ap_ST_fsm_state2 = 83'd2;
parameter    ap_ST_fsm_state3 = 83'd4;
parameter    ap_ST_fsm_state4 = 83'd8;
parameter    ap_ST_fsm_state5 = 83'd16;
parameter    ap_ST_fsm_state6 = 83'd32;
parameter    ap_ST_fsm_state7 = 83'd64;
parameter    ap_ST_fsm_state8 = 83'd128;
parameter    ap_ST_fsm_state9 = 83'd256;
parameter    ap_ST_fsm_state10 = 83'd512;
parameter    ap_ST_fsm_state11 = 83'd1024;
parameter    ap_ST_fsm_state12 = 83'd2048;
parameter    ap_ST_fsm_state13 = 83'd4096;
parameter    ap_ST_fsm_state14 = 83'd8192;
parameter    ap_ST_fsm_state15 = 83'd16384;
parameter    ap_ST_fsm_state16 = 83'd32768;
parameter    ap_ST_fsm_state17 = 83'd65536;
parameter    ap_ST_fsm_state18 = 83'd131072;
parameter    ap_ST_fsm_state19 = 83'd262144;
parameter    ap_ST_fsm_state20 = 83'd524288;
parameter    ap_ST_fsm_state21 = 83'd1048576;
parameter    ap_ST_fsm_state22 = 83'd2097152;
parameter    ap_ST_fsm_state23 = 83'd4194304;
parameter    ap_ST_fsm_state24 = 83'd8388608;
parameter    ap_ST_fsm_state25 = 83'd16777216;
parameter    ap_ST_fsm_state26 = 83'd33554432;
parameter    ap_ST_fsm_state27 = 83'd67108864;
parameter    ap_ST_fsm_state28 = 83'd134217728;
parameter    ap_ST_fsm_state29 = 83'd268435456;
parameter    ap_ST_fsm_state30 = 83'd536870912;
parameter    ap_ST_fsm_state31 = 83'd1073741824;
parameter    ap_ST_fsm_state32 = 83'd2147483648;
parameter    ap_ST_fsm_state33 = 83'd4294967296;
parameter    ap_ST_fsm_state34 = 83'd8589934592;
parameter    ap_ST_fsm_state35 = 83'd17179869184;
parameter    ap_ST_fsm_state36 = 83'd34359738368;
parameter    ap_ST_fsm_state37 = 83'd68719476736;
parameter    ap_ST_fsm_state38 = 83'd137438953472;
parameter    ap_ST_fsm_state39 = 83'd274877906944;
parameter    ap_ST_fsm_state40 = 83'd549755813888;
parameter    ap_ST_fsm_state41 = 83'd1099511627776;
parameter    ap_ST_fsm_state42 = 83'd2199023255552;
parameter    ap_ST_fsm_state43 = 83'd4398046511104;
parameter    ap_ST_fsm_state44 = 83'd8796093022208;
parameter    ap_ST_fsm_state45 = 83'd17592186044416;
parameter    ap_ST_fsm_state46 = 83'd35184372088832;
parameter    ap_ST_fsm_state47 = 83'd70368744177664;
parameter    ap_ST_fsm_state48 = 83'd140737488355328;
parameter    ap_ST_fsm_state49 = 83'd281474976710656;
parameter    ap_ST_fsm_state50 = 83'd562949953421312;
parameter    ap_ST_fsm_state51 = 83'd1125899906842624;
parameter    ap_ST_fsm_state52 = 83'd2251799813685248;
parameter    ap_ST_fsm_state53 = 83'd4503599627370496;
parameter    ap_ST_fsm_state54 = 83'd9007199254740992;
parameter    ap_ST_fsm_state55 = 83'd18014398509481984;
parameter    ap_ST_fsm_state56 = 83'd36028797018963968;
parameter    ap_ST_fsm_state57 = 83'd72057594037927936;
parameter    ap_ST_fsm_state58 = 83'd144115188075855872;
parameter    ap_ST_fsm_state59 = 83'd288230376151711744;
parameter    ap_ST_fsm_state60 = 83'd576460752303423488;
parameter    ap_ST_fsm_state61 = 83'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 83'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 83'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 83'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 83'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 83'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 83'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 83'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 83'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 83'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 83'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 83'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 83'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 83'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 83'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 83'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 83'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 83'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 83'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 83'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 83'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 83'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 83'd4835703278458516698824704;

// synthesis translate_off
output kernel_block;
// synthesis translate_on
input   ap_clk;
input   ap_rst_n;
input  [63:0] data_in_TDATA;
input   data_in_TVALID;
output   data_in_TREADY;
input  [7:0] data_in_TKEEP;
input  [7:0] data_in_TSTRB;
input  [0:0] data_in_TUSER;
input  [0:0] data_in_TLAST;
input  [0:0] data_in_TID;
input  [0:0] data_in_TDEST;
output  [63:0] data_out_TDATA;
output   data_out_TVALID;
input   data_out_TREADY;
output  [7:0] data_out_TKEEP;
output  [7:0] data_out_TSTRB;
output  [0:0] data_out_TUSER;
output  [0:0] data_out_TLAST;
output  [0:0] data_out_TID;
output  [0:0] data_out_TDEST;

 reg    ap_rst_n_inv;
reg    data_in_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [82:0] ap_CS_fsm;
wire    ap_CS_fsm_state57;
reg   [31:0] TAPS_NUM_5_loc_load_reg_2321;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state78;
reg    data_out_TDATA_blk_n;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state70;
wire    ap_CS_fsm_state64;
wire    ap_CS_fsm_state83;
wire   [63:0] grp_fu_816_p2;
reg   [63:0] reg_888;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state50;
wire   [21:0] grp_fu_840_p4;
reg   [21:0] reg_893;
reg   [21:0] grp_load_fu_856_p1;
reg   [21:0] reg_899;
wire    ap_CS_fsm_state60;
reg   [0:0] cmp_i_i3313814_reg_2501;
wire   [0:0] icmp_ln1057_3_fu_1726_p2;
reg   [0:0] icmp_ln122_reg_2530;
wire    ap_CS_fsm_state66;
wire   [0:0] icmp_ln1057_2_fu_1811_p2;
reg   [0:0] and_ln148_reg_2600;
wire    ap_CS_fsm_state71;
wire   [0:0] icmp_ln1057_1_fu_1934_p2;
reg   [0:0] and_ln122_reg_2616;
wire    ap_CS_fsm_state79;
wire   [0:0] icmp_ln1057_fu_2059_p2;
reg   [21:0] grp_load_fu_863_p1;
reg   [21:0] reg_907;
wire   [63:0] grp_fu_822_p1;
reg   [63:0] conv_reg_2276;
wire    ap_CS_fsm_state12;
wire   [31:0] mul_fu_934_p2;
wire    ap_CS_fsm_state16;
wire   [63:0] grp_pow_generic_double_s_fu_682_ap_return;
reg   [63:0] tmp_s_reg_2291;
wire    ap_CS_fsm_state29;
wire   [63:0] grp_fu_825_p2;
reg   [63:0] tmp_7_reg_2296;
wire    ap_CS_fsm_state39;
wire   [2:0] x_real_6taps_V_addr_reg_2301;
wire    ap_CS_fsm_state51;
wire   [2:0] x_imag_6taps_V_addr_reg_2306;
wire   [3:0] x_real_9taps_V_addr_reg_2311;
wire   [3:0] x_imag_9taps_V_addr_reg_2316;
wire   [30:0] empty_85_fu_967_p1;
reg   [30:0] empty_85_reg_2325;
wire   [31:0] add_fu_1254_p2;
reg   [31:0] add_reg_2330;
wire  signed [43:0] conv7_i2194_fu_1260_p1;
reg  signed [43:0] conv7_i2194_reg_2335;
wire   [3:0] i_V_fu_1268_p2;
reg   [3:0] i_V_reg_2341;
wire   [0:0] icmp_ln95_fu_1274_p2;
reg   [0:0] icmp_ln95_reg_2349;
wire   [0:0] cmp_i_i3313814_fu_1280_p2;
wire   [62:0] bound_fu_1294_p2;
reg   [62:0] bound_reg_2506;
wire   [62:0] add_ln95_fu_1360_p2;
reg   [62:0] add_ln95_reg_2514;
wire    ap_CS_fsm_state52;
wire   [30:0] select_ln736_fu_1366_p3;
reg   [30:0] select_ln736_reg_2519;
wire   [0:0] icmp_ln95_1_fu_1355_p2;
reg  signed [21:0] tmp_V_reg_2525;
wire    ap_CS_fsm_state54;
wire   [0:0] icmp_ln122_fu_1374_p2;
wire   [21:0] random_num_value_real_V_fu_1477_p3;
reg   [21:0] random_num_value_real_V_reg_2535;
wire   [21:0] random_num_value_imag_V_fu_1584_p3;
reg   [21:0] random_num_value_imag_V_reg_2541;
wire   [63:0] p_Result_70_fu_1672_p3;
wire   [21:0] p_Result_35_fu_1708_p1;
reg   [21:0] p_Result_35_reg_2594;
wire   [0:0] grp_fu_852_p2;
wire   [21:0] p_Result_33_fu_1718_p1;
reg   [21:0] p_Result_33_reg_2610;
wire   [63:0] zext_ln1057_1_fu_1722_p1;
reg   [63:0] zext_ln1057_1_reg_2620;
wire   [2:0] add_ln870_2_fu_1732_p2;
reg   [2:0] add_ln870_2_reg_2628;
wire   [63:0] p_Result_79_fu_1778_p3;
wire   [1:0] add_ln870_1_fu_1817_p2;
reg   [1:0] add_ln870_1_reg_2641;
wire   [63:0] p_Result_76_fu_1890_p3;
wire   [1:0] add_ln870_fu_1940_p2;
reg   [1:0] add_ln870_reg_2669;
wire   [0:0] trunc_ln125_fu_1946_p1;
reg   [0:0] trunc_ln125_reg_2674;
reg   [21:0] n_2taps_V_1_load_1_reg_2680;
reg   [21:0] n_2taps_V_1_3_load_1_reg_2685;
wire   [63:0] p_Result_73_fu_2014_p3;
wire   [3:0] i_V_18_fu_2064_p2;
reg   [3:0] i_V_18_reg_2698;
wire   [63:0] p_Result_82_fu_2115_p3;
reg   [2:0] x_real_6taps_V_address0;
reg    x_real_6taps_V_ce0;
reg    x_real_6taps_V_we0;
reg   [21:0] x_real_6taps_V_d0;
wire   [21:0] x_real_6taps_V_q0;
reg    x_real_6taps_V_ce1;
wire   [21:0] x_real_6taps_V_q1;
reg   [2:0] x_imag_6taps_V_address0;
reg    x_imag_6taps_V_ce0;
reg    x_imag_6taps_V_we0;
reg   [21:0] x_imag_6taps_V_d0;
wire   [21:0] x_imag_6taps_V_q0;
reg    x_imag_6taps_V_ce1;
wire   [21:0] x_imag_6taps_V_q1;
reg   [2:0] n_6taps_V_address0;
reg    n_6taps_V_ce0;
reg    n_6taps_V_we0;
wire   [21:0] n_6taps_V_q0;
reg   [3:0] x_real_9taps_V_address0;
reg    x_real_9taps_V_ce0;
reg    x_real_9taps_V_we0;
reg   [21:0] x_real_9taps_V_d0;
wire   [21:0] x_real_9taps_V_q0;
reg    x_real_9taps_V_ce1;
wire   [21:0] x_real_9taps_V_q1;
reg   [3:0] x_imag_9taps_V_address0;
reg    x_imag_9taps_V_ce0;
reg    x_imag_9taps_V_we0;
reg   [21:0] x_imag_9taps_V_d0;
wire   [21:0] x_imag_9taps_V_q0;
reg    x_imag_9taps_V_ce1;
wire   [21:0] x_imag_9taps_V_q1;
reg   [3:0] n_9taps_V_address0;
reg    n_9taps_V_ce0;
reg    n_9taps_V_we0;
wire   [21:0] n_9taps_V_q0;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_done;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_idle;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_ready;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TREADY;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_in_TREADY;
wire   [63:0] grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TDATA;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID;
wire   [7:0] grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TKEEP;
wire   [7:0] grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TSTRB;
wire   [0:0] grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TUSER;
wire   [0:0] grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TLAST;
wire   [0:0] grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TID;
wire   [0:0] grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TDEST;
wire   [31:0] grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out_ap_vld;
wire   [31:0] grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_CP_length_4_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_CP_length_4_out_ap_vld;
wire   [31:0] grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_pilot_width_3_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_pilot_width_3_out_ap_vld;
wire  signed [31:0] grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_sym_num_2_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_sym_num_2_out_ap_vld;
wire  signed [31:0] grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_DATA_LEN_1_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_DATA_LEN_1_out_ap_vld;
wire   [31:0] grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_SNR_7_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_SNR_7_out_ap_vld;
wire    grp_pow_generic_double_s_fu_682_ap_start;
wire    grp_pow_generic_double_s_fu_682_ap_done;
wire    grp_pow_generic_double_s_fu_682_ap_idle;
wire    grp_pow_generic_double_s_fu_682_ap_ready;
wire    grp_rand_fu_693_ap_start;
wire    grp_rand_fu_693_ap_done;
wire    grp_rand_fu_693_ap_idle;
wire    grp_rand_fu_693_ap_ready;
wire   [21:0] grp_rand_fu_693_random_num3774_din;
wire    grp_rand_fu_693_random_num3774_write;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_done;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_idle;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_ready;
wire   [2:0] grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_address0;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_ce0;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_we0;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_d0;
wire   [2:0] grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_address1;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_ce1;
wire   [2:0] grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_address0;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_ce0;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_we0;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_d0;
wire   [2:0] grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_address1;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_ce1;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_done;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_idle;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_ready;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_2_2_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_2_2_out_ap_vld;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_1_2_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_1_2_out_ap_vld;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_2_2_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_2_2_out_ap_vld;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_1_2_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_1_2_out_ap_vld;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_done;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_idle;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_ready;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_imag_2taps_V_1_2_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_imag_2taps_V_1_2_out_ap_vld;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_real_2taps_V_1_2_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_real_2taps_V_1_2_out_ap_vld;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_done;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_idle;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_ready;
wire   [3:0] grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_address0;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_ce0;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_we0;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_d0;
wire   [3:0] grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_address1;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_ce1;
wire   [3:0] grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_address0;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_ce0;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_we0;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_d0;
wire   [3:0] grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_address1;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_ce1;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_done;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_idle;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_ready;
wire   [2:0] grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_n_6taps_V_address0;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_n_6taps_V_ce0;
wire   [2:0] grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_real_6taps_V_address0;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_real_6taps_V_ce0;
wire   [2:0] grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_imag_6taps_V_address0;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_imag_6taps_V_ce0;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_18_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_18_out_ap_vld;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_16_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_16_out_ap_vld;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_done;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_idle;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_ready;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_14_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_14_out_ap_vld;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_12_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_12_out_ap_vld;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_done;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_idle;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_ready;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_10_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_10_out_ap_vld;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_8_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_8_out_ap_vld;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_done;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_idle;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_ready;
wire   [3:0] grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_n_9taps_V_address0;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_n_9taps_V_ce0;
wire   [3:0] grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_real_9taps_V_address0;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_real_9taps_V_ce0;
wire   [3:0] grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_imag_9taps_V_address0;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_imag_9taps_V_ce0;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_6_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_6_out_ap_vld;
wire   [21:0] grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_out;
wire    grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_out_ap_vld;
reg   [2:0] i_V_14_reg_598;
wire    ap_CS_fsm_state62;
wire  signed [21:0] random_num_dout;
wire    random_num_empty_n;
reg    random_num_read;
reg    ap_block_state59;
reg   [1:0] i_V_19_reg_609;
wire    ap_CS_fsm_state68;
reg   [1:0] i_V_11_reg_621;
wire    ap_CS_fsm_state73;
reg   [3:0] i_V_9_reg_632;
wire    ap_CS_fsm_state81;
reg    grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_pow_generic_double_s_fu_682_ap_start_reg;
reg   [82:0] ap_NS_fsm;
wire    ap_NS_fsm_state24;
wire    ap_CS_fsm_state24;
reg    grp_rand_fu_693_ap_start_reg;
wire    regslice_both_data_out_V_data_V_U_apdone_blk;
wire    ap_CS_fsm_state55;
wire    random_num_full_n;
reg    random_num_write;
wire    ap_CS_fsm_state53;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state80;
reg    grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start_reg;
reg    ap_block_state57;
reg    ap_block_state57_io;
reg    ap_block_state57_ignore_call0;
wire    ap_CS_fsm_state58;
reg    grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start_reg;
reg    ap_block_state57_ignore_call6;
reg    grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start_reg;
reg    ap_block_state57_ignore_call4;
reg    grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start_reg;
wire    ap_CS_fsm_state77;
reg    grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start_reg;
wire    ap_CS_fsm_state63;
reg    grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start_reg;
wire    ap_CS_fsm_state69;
reg    grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start_reg;
wire    ap_CS_fsm_state74;
reg    grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start_reg;
wire    ap_CS_fsm_state82;
wire   [63:0] zext_ln573_fu_2070_p1;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state4;
reg   [31:0] data_temp_i_V_fu_378;
wire   [31:0] p_Result_81_fu_2103_p5;
wire   [31:0] p_Result_72_fu_2002_p5;
wire   [31:0] p_Result_75_fu_1878_p5;
wire   [31:0] p_Result_78_fu_1766_p5;
wire   [31:0] p_Result_69_fu_1660_p5;
reg   [31:0] data_temp_r_V_fu_382;
wire   [31:0] p_Result_80_fu_2091_p5;
wire   [31:0] p_Result_71_fu_1990_p5;
wire   [31:0] p_Result_74_fu_1866_p5;
wire   [31:0] p_Result_77_fu_1754_p5;
wire   [31:0] p_Result_68_fu_1648_p5;
reg   [30:0] j_fu_386;
wire   [30:0] j_3_fu_1797_p2;
reg    ap_predicate_op482_write_state65;
reg    ap_block_state65;
reg    ap_block_state65_io;
reg   [62:0] indvar_flatten_fu_390;
reg   [21:0] n_2taps_V_1_fu_394;
wire   [21:0] n_2taps_V_1_6_fu_1957_p3;
reg   [21:0] n_2taps_V_1_3_fu_398;
wire   [21:0] n_2taps_V_1_5_fu_1950_p3;
reg   [21:0] n_3taps_V_2_fu_402;
reg   [21:0] n_3taps_V_2_2_fu_406;
reg   [21:0] n_3taps_V_2_1_fu_410;
reg   [21:0] conv_i_i_i205_le3926_fu_414;
reg   [21:0] ap_sig_allocacmp_conv_i_i_i205_le3926_load_2;
reg   [21:0] ap_sig_allocacmp_conv_i_i_i205_le3926_load_4;
reg   [21:0] ap_sig_allocacmp_conv_i_i_i205_le3926_load_6;
reg   [21:0] conv_i_i_i131_le3933_fu_418;
reg   [21:0] ap_sig_allocacmp_conv_i_i_i131_le3933_load_2;
reg   [21:0] ap_sig_allocacmp_conv_i_i_i131_le3933_load_4;
reg   [21:0] ap_sig_allocacmp_conv_i_i_i131_le3933_load_6;
reg   [21:0] p_Result_s_fu_422;
reg   [21:0] x_real_2taps_V_1_1_fu_426;
reg   [21:0] p_Result_20_fu_430;
reg   [21:0] x_imag_2taps_V_1_1_fu_434;
reg   [21:0] p_Result_21_fu_438;
reg   [21:0] x_real_3taps_V_1_1_fu_442;
reg   [21:0] x_real_3taps_V_2_1_fu_446;
reg   [21:0] p_Result_22_fu_450;
reg   [21:0] x_imag_3taps_V_1_1_fu_454;
reg   [21:0] x_imag_3taps_V_2_1_fu_458;
wire   [21:0] p_Result_37_fu_1691_p1;
wire   [21:0] p_Result_24_fu_2050_p1;
reg   [63:0] grp_fu_816_p0;
reg   [63:0] grp_fu_816_p1;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state30;
wire   [8:0] grp_fu_918_p0;
wire   [7:0] grp_fu_918_p2;
wire   [7:0] empty_87_fu_940_p1;
wire  signed [8:0] div94_cast_cast_fu_944_p1;
wire  signed [8:0] sub95_fu_948_p2;
wire   [63:0] ireg_fu_974_p1;
wire   [10:0] exp_tmp_fu_990_p4;
wire   [51:0] trunc_ln574_fu_1004_p1;
wire   [52:0] p_Result_65_fu_1008_p3;
wire   [53:0] zext_ln578_fu_1016_p1;
wire   [0:0] p_Result_64_fu_982_p3;
wire   [53:0] man_V_3_fu_1020_p2;
wire   [62:0] trunc_ln564_fu_978_p1;
wire   [11:0] zext_ln494_fu_1000_p1;
wire   [11:0] F2_fu_1040_p2;
wire   [7:0] tmp_fu_1046_p4;
wire   [0:0] icmp_ln590_fu_1056_p2;
wire   [11:0] add_ln590_fu_1062_p2;
wire   [11:0] sub_ln590_fu_1068_p2;
wire  signed [11:0] sh_amt_fu_1074_p3;
wire   [53:0] man_V_4_fu_1026_p3;
wire  signed [31:0] sext_ln590_fu_1082_p1;
wire   [53:0] zext_ln595_fu_1108_p1;
wire   [53:0] ashr_ln595_fu_1112_p2;
wire   [0:0] tmp_40_fu_1122_p3;
wire   [21:0] sqrt_No_V_fu_1092_p1;
wire   [21:0] sext_ln590cast_fu_1138_p1;
wire   [0:0] icmp_ln580_fu_1034_p2;
wire   [0:0] icmp_ln591_fu_1086_p2;
wire   [0:0] xor_ln580_fu_1148_p2;
wire   [0:0] or_ln591_fu_1160_p2;
wire   [0:0] xor_ln591_fu_1166_p2;
wire   [0:0] and_ln590_fu_1172_p2;
wire   [0:0] icmp_ln594_fu_1096_p2;
wire   [0:0] or_ln590_fu_1184_p2;
wire   [0:0] icmp_ln612_fu_1102_p2;
wire   [0:0] xor_ln590_fu_1190_p2;
wire   [21:0] shl_ln613_fu_1142_p2;
wire   [0:0] and_ln612_fu_1196_p2;
wire   [0:0] and_ln594_fu_1178_p2;
wire   [21:0] trunc_ln595_fu_1118_p1;
wire   [21:0] select_ln597_fu_1130_p3;
wire   [0:0] and_ln591_fu_1154_p2;
wire   [0:0] or_ln580_fu_1210_p2;
wire   [21:0] select_ln580_fu_1202_p3;
wire   [21:0] select_ln580_1_fu_1216_p3;
wire   [0:0] or_ln580_1_fu_1240_p2;
wire   [21:0] select_ln580_3_fu_1232_p3;
wire   [21:0] select_ln580_2_fu_1224_p3;
wire   [21:0] sqrt_No_V_1_fu_1246_p3;
wire   [3:0] empty_88_fu_1264_p1;
wire   [31:0] grp_fu_958_p2;
wire   [31:0] bound_fu_1294_p0;
wire   [31:0] bound_fu_1294_p1;
wire   [31:0] zext_ln96_fu_1346_p1;
wire   [0:0] icmp_ln96_fu_1350_p2;
wire  signed [21:0] r_V_24_fu_1382_p1;
wire   [43:0] r_V_24_fu_1382_p2;
wire  signed [58:0] t_1_1_fu_1387_p3;
wire   [60:0] mul_ln1201_fu_1399_p1;
wire   [118:0] mul_ln1201_fu_1399_p2;
wire   [118:0] sub_ln1201_fu_1405_p2;
wire   [0:0] tmp_41_fu_1411_p3;
wire   [43:0] tmp_42_fu_1419_p4;
wire   [43:0] tmp_43_fu_1429_p4;
wire   [43:0] select_ln1201_fu_1439_p3;
wire   [36:0] trunc_ln1201_fu_1447_p1;
wire   [36:0] sub_ln1201_1_fu_1451_p2;
wire   [21:0] tmp_21_fu_1457_p4;
wire   [21:0] tmp_22_fu_1467_p4;
wire  signed [21:0] r_V_26_fu_1489_p1;
wire   [43:0] r_V_26_fu_1489_p2;
wire  signed [58:0] t_1_fu_1494_p3;
wire   [60:0] mul_ln1201_1_fu_1506_p1;
wire   [118:0] mul_ln1201_1_fu_1506_p2;
wire   [118:0] sub_ln1201_2_fu_1512_p2;
wire   [0:0] tmp_44_fu_1518_p3;
wire   [43:0] tmp_45_fu_1526_p4;
wire   [43:0] tmp_46_fu_1536_p4;
wire   [43:0] select_ln1201_2_fu_1546_p3;
wire   [36:0] trunc_ln1201_1_fu_1554_p1;
wire   [36:0] sub_ln1201_3_fu_1558_p2;
wire   [21:0] tmp_23_fu_1564_p4;
wire   [21:0] tmp_24_fu_1574_p4;
wire   [21:0] p_Result_67_fu_1632_p1;
wire   [21:0] random_temp_r_V_fu_1636_p2;
wire   [21:0] random_temp_i_V_fu_1642_p2;
wire   [21:0] grp_fu_870_p2;
wire   [21:0] grp_fu_875_p2;
wire   [31:0] zext_ln1057_fu_2055_p1;
wire   [21:0] random_temp_r_V_4_fu_2081_p2;
wire   [21:0] random_temp_i_V_4_fu_2086_p2;
reg    grp_fu_918_ap_start;
wire    grp_fu_918_ap_done;
reg    grp_fu_958_ap_start;
wire    grp_fu_958_ap_done;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
reg    ap_ST_fsm_state52_blk;
reg    ap_ST_fsm_state53_blk;
reg    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
reg    ap_ST_fsm_state56_blk;
reg    ap_ST_fsm_state57_blk;
reg    ap_block_state58_on_subcall_done;
reg    ap_ST_fsm_state58_blk;
reg    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
reg    ap_ST_fsm_state62_blk;
reg    ap_ST_fsm_state63_blk;
reg    ap_ST_fsm_state64_blk;
reg    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
reg    ap_ST_fsm_state67_blk;
reg    ap_ST_fsm_state68_blk;
reg    ap_ST_fsm_state69_blk;
reg    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
reg    ap_ST_fsm_state72_blk;
reg    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
reg    ap_ST_fsm_state75_blk;
reg    ap_ST_fsm_state76_blk;
reg    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
reg    ap_ST_fsm_state80_blk;
reg    ap_ST_fsm_state81_blk;
reg    ap_ST_fsm_state82_blk;
reg    ap_ST_fsm_state83_blk;
wire    regslice_both_data_in_V_data_V_U_apdone_blk;
wire   [63:0] data_in_TDATA_int_regslice;
wire    data_in_TVALID_int_regslice;
reg    data_in_TREADY_int_regslice;
wire    regslice_both_data_in_V_data_V_U_ack_in;
wire    regslice_both_data_in_V_keep_V_U_apdone_blk;
wire   [7:0] data_in_TKEEP_int_regslice;
wire    regslice_both_data_in_V_keep_V_U_vld_out;
wire    regslice_both_data_in_V_keep_V_U_ack_in;
wire    regslice_both_data_in_V_strb_V_U_apdone_blk;
wire   [7:0] data_in_TSTRB_int_regslice;
wire    regslice_both_data_in_V_strb_V_U_vld_out;
wire    regslice_both_data_in_V_strb_V_U_ack_in;
wire    regslice_both_data_in_V_user_V_U_apdone_blk;
wire   [0:0] data_in_TUSER_int_regslice;
wire    regslice_both_data_in_V_user_V_U_vld_out;
wire    regslice_both_data_in_V_user_V_U_ack_in;
wire    regslice_both_data_in_V_last_V_U_apdone_blk;
wire   [0:0] data_in_TLAST_int_regslice;
wire    regslice_both_data_in_V_last_V_U_vld_out;
wire    regslice_both_data_in_V_last_V_U_ack_in;
wire    regslice_both_data_in_V_id_V_U_apdone_blk;
wire   [0:0] data_in_TID_int_regslice;
wire    regslice_both_data_in_V_id_V_U_vld_out;
wire    regslice_both_data_in_V_id_V_U_ack_in;
wire    regslice_both_data_in_V_dest_V_U_apdone_blk;
wire   [0:0] data_in_TDEST_int_regslice;
wire    regslice_both_data_in_V_dest_V_U_vld_out;
wire    regslice_both_data_in_V_dest_V_U_ack_in;
reg   [63:0] data_out_TDATA_int_regslice;
reg    data_out_TVALID_int_regslice;
wire    data_out_TREADY_int_regslice;
wire    regslice_both_data_out_V_data_V_U_vld_out;
wire    regslice_both_data_out_V_keep_V_U_apdone_blk;
reg   [7:0] data_out_TKEEP_int_regslice;
wire    regslice_both_data_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_keep_V_U_vld_out;
wire    regslice_both_data_out_V_strb_V_U_apdone_blk;
reg   [7:0] data_out_TSTRB_int_regslice;
wire    regslice_both_data_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_strb_V_U_vld_out;
wire    regslice_both_data_out_V_user_V_U_apdone_blk;
reg   [0:0] data_out_TUSER_int_regslice;
wire    regslice_both_data_out_V_user_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_user_V_U_vld_out;
wire    regslice_both_data_out_V_last_V_U_apdone_blk;
reg   [0:0] data_out_TLAST_int_regslice;
wire    regslice_both_data_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_last_V_U_vld_out;
wire    regslice_both_data_out_V_id_V_U_apdone_blk;
reg   [0:0] data_out_TID_int_regslice;
wire    regslice_both_data_out_V_id_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_id_V_U_vld_out;
wire    regslice_both_data_out_V_dest_V_U_apdone_blk;
reg   [0:0] data_out_TDEST_int_regslice;
wire    regslice_both_data_out_V_dest_V_U_ack_in_dummy;
wire    regslice_both_data_out_V_dest_V_U_vld_out;
wire   [62:0] bound_fu_1294_p00;
wire   [62:0] bound_fu_1294_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 83'd1;
#0 grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start_reg = 1'b0;
#0 grp_pow_generic_double_s_fu_682_ap_start_reg = 1'b0;
#0 grp_rand_fu_693_ap_start_reg = 1'b0;
#0 grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start_reg = 1'b0;
#0 grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start_reg = 1'b0;
#0 grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start_reg = 1'b0;
#0 grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start_reg = 1'b0;
#0 grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start_reg = 1'b0;
#0 grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start_reg = 1'b0;
#0 grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start_reg = 1'b0;
#0 grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start_reg = 1'b0;
end

channel_gen_x_real_6taps_V #(
    .DataWidth( 22 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
x_real_6taps_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_real_6taps_V_address0),
    .ce0(x_real_6taps_V_ce0),
    .we0(x_real_6taps_V_we0),
    .d0(x_real_6taps_V_d0),
    .q0(x_real_6taps_V_q0),
    .address1(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_address1),
    .ce1(x_real_6taps_V_ce1),
    .q1(x_real_6taps_V_q1)
);

channel_gen_x_real_6taps_V #(
    .DataWidth( 22 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
x_imag_6taps_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_imag_6taps_V_address0),
    .ce0(x_imag_6taps_V_ce0),
    .we0(x_imag_6taps_V_we0),
    .d0(x_imag_6taps_V_d0),
    .q0(x_imag_6taps_V_q0),
    .address1(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_address1),
    .ce1(x_imag_6taps_V_ce1),
    .q1(x_imag_6taps_V_q1)
);

channel_gen_n_6taps_V #(
    .DataWidth( 22 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
n_6taps_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(n_6taps_V_address0),
    .ce0(n_6taps_V_ce0),
    .we0(n_6taps_V_we0),
    .d0(random_num_dout),
    .q0(n_6taps_V_q0)
);

channel_gen_x_real_9taps_V #(
    .DataWidth( 22 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
x_real_9taps_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_real_9taps_V_address0),
    .ce0(x_real_9taps_V_ce0),
    .we0(x_real_9taps_V_we0),
    .d0(x_real_9taps_V_d0),
    .q0(x_real_9taps_V_q0),
    .address1(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_address1),
    .ce1(x_real_9taps_V_ce1),
    .q1(x_real_9taps_V_q1)
);

channel_gen_x_real_9taps_V #(
    .DataWidth( 22 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
x_imag_9taps_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(x_imag_9taps_V_address0),
    .ce0(x_imag_9taps_V_ce0),
    .we0(x_imag_9taps_V_we0),
    .d0(x_imag_9taps_V_d0),
    .q0(x_imag_9taps_V_q0),
    .address1(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_address1),
    .ce1(x_imag_9taps_V_ce1),
    .q1(x_imag_9taps_V_q1)
);

channel_gen_n_9taps_V #(
    .DataWidth( 22 ),
    .AddressRange( 9 ),
    .AddressWidth( 4 ))
n_9taps_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(n_9taps_V_address0),
    .ce0(n_9taps_V_ce0),
    .we0(n_9taps_V_we0),
    .d0(random_num_dout),
    .q0(n_9taps_V_q0)
);

channel_gen_channel_gen_Pipeline_VITIS_LOOP_60_1 grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start),
    .ap_done(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_done),
    .ap_idle(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_idle),
    .ap_ready(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_ready),
    .data_in_TVALID(data_in_TVALID_int_regslice),
    .data_out_TREADY(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TREADY),
    .data_in_TDATA(data_in_TDATA_int_regslice),
    .data_in_TREADY(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_in_TREADY),
    .data_in_TKEEP(data_in_TKEEP_int_regslice),
    .data_in_TSTRB(data_in_TSTRB_int_regslice),
    .data_in_TUSER(data_in_TUSER_int_regslice),
    .data_in_TLAST(data_in_TLAST_int_regslice),
    .data_in_TID(data_in_TID_int_regslice),
    .data_in_TDEST(data_in_TDEST_int_regslice),
    .data_out_TDATA(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TDATA),
    .data_out_TVALID(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID),
    .data_out_TKEEP(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TKEEP),
    .data_out_TSTRB(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TSTRB),
    .data_out_TUSER(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TUSER),
    .data_out_TLAST(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TLAST),
    .data_out_TID(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TID),
    .data_out_TDEST(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TDEST),
    .TAPS_NUM_5_out(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out),
    .TAPS_NUM_5_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out_ap_vld),
    .CP_length_4_out(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_CP_length_4_out),
    .CP_length_4_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_CP_length_4_out_ap_vld),
    .pilot_width_3_out(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_pilot_width_3_out),
    .pilot_width_3_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_pilot_width_3_out_ap_vld),
    .sym_num_2_out(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_sym_num_2_out),
    .sym_num_2_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_sym_num_2_out_ap_vld),
    .DATA_LEN_1_out(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_DATA_LEN_1_out),
    .DATA_LEN_1_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_DATA_LEN_1_out_ap_vld),
    .SNR_7_out(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_SNR_7_out),
    .SNR_7_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_SNR_7_out_ap_vld)
);

channel_gen_pow_generic_double_s grp_pow_generic_double_s_fu_682(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_pow_generic_double_s_fu_682_ap_start),
    .ap_done(grp_pow_generic_double_s_fu_682_ap_done),
    .ap_idle(grp_pow_generic_double_s_fu_682_ap_idle),
    .ap_ready(grp_pow_generic_double_s_fu_682_ap_ready),
    .exp(reg_888),
    .ap_return(grp_pow_generic_double_s_fu_682_ap_return)
);

channel_gen_rand grp_rand_fu_693(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_rand_fu_693_ap_start),
    .ap_done(grp_rand_fu_693_ap_done),
    .ap_idle(grp_rand_fu_693_ap_idle),
    .ap_ready(grp_rand_fu_693_ap_ready),
    .random_num3774_din(grp_rand_fu_693_random_num3774_din),
    .random_num3774_full_n(random_num_full_n),
    .random_num3774_write(grp_rand_fu_693_random_num3774_write)
);

channel_gen_channel_gen_Pipeline_VITIS_LOOP_167_10 grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start),
    .ap_done(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_done),
    .ap_idle(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_idle),
    .ap_ready(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_ready),
    .i_V(i_V_reg_2341),
    .x_real_6taps_V_address0(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_address0),
    .x_real_6taps_V_ce0(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_ce0),
    .x_real_6taps_V_we0(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_we0),
    .x_real_6taps_V_d0(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_d0),
    .x_real_6taps_V_address1(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_address1),
    .x_real_6taps_V_ce1(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_ce1),
    .x_real_6taps_V_q1(x_real_6taps_V_q1),
    .x_imag_6taps_V_address0(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_address0),
    .x_imag_6taps_V_ce0(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_ce0),
    .x_imag_6taps_V_we0(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_we0),
    .x_imag_6taps_V_d0(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_d0),
    .x_imag_6taps_V_address1(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_address1),
    .x_imag_6taps_V_ce1(grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_ce1),
    .x_imag_6taps_V_q1(x_imag_6taps_V_q1)
);

channel_gen_channel_gen_Pipeline_VITIS_LOOP_141_7 grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start),
    .ap_done(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_done),
    .ap_idle(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_idle),
    .ap_ready(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_ready),
    .x_imag_3taps_V_2_1(x_imag_3taps_V_2_1_fu_458),
    .x_imag_3taps_V_1_1(x_imag_3taps_V_1_1_fu_454),
    .x_imag_3taps_V_0_1(p_Result_22_fu_450),
    .x_real_3taps_V_2_1(x_real_3taps_V_2_1_fu_446),
    .x_real_3taps_V_1_1(x_real_3taps_V_1_1_fu_442),
    .x_real_3taps_V_0_1(p_Result_21_fu_438),
    .i_V(i_V_reg_2341),
    .x_imag_3taps_V_2_2_out(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_2_2_out),
    .x_imag_3taps_V_2_2_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_2_2_out_ap_vld),
    .x_imag_3taps_V_1_2_out(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_1_2_out),
    .x_imag_3taps_V_1_2_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_1_2_out_ap_vld),
    .x_real_3taps_V_2_2_out(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_2_2_out),
    .x_real_3taps_V_2_2_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_2_2_out_ap_vld),
    .x_real_3taps_V_1_2_out(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_1_2_out),
    .x_real_3taps_V_1_2_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_1_2_out_ap_vld)
);

channel_gen_channel_gen_Pipeline_VITIS_LOOP_115_4 grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start),
    .ap_done(grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_done),
    .ap_idle(grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_idle),
    .ap_ready(grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_ready),
    .x_imag_2taps_V_1_1(x_imag_2taps_V_1_1_fu_434),
    .x_imag_2taps_V_0_1(p_Result_20_fu_430),
    .x_real_2taps_V_1_1(x_real_2taps_V_1_1_fu_426),
    .x_real_2taps_V_0_1(p_Result_s_fu_422),
    .i_V(i_V_reg_2341),
    .x_imag_2taps_V_1_2_out(grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_imag_2taps_V_1_2_out),
    .x_imag_2taps_V_1_2_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_imag_2taps_V_1_2_out_ap_vld),
    .x_real_2taps_V_1_2_out(grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_real_2taps_V_1_2_out),
    .x_real_2taps_V_1_2_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_real_2taps_V_1_2_out_ap_vld)
);

channel_gen_channel_gen_Pipeline_VITIS_LOOP_194_13 grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start),
    .ap_done(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_done),
    .ap_idle(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_idle),
    .ap_ready(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_ready),
    .i_V(i_V_reg_2341),
    .x_real_9taps_V_address0(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_address0),
    .x_real_9taps_V_ce0(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_ce0),
    .x_real_9taps_V_we0(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_we0),
    .x_real_9taps_V_d0(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_d0),
    .x_real_9taps_V_address1(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_address1),
    .x_real_9taps_V_ce1(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_ce1),
    .x_real_9taps_V_q1(x_real_9taps_V_q1),
    .x_imag_9taps_V_address0(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_address0),
    .x_imag_9taps_V_ce0(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_ce0),
    .x_imag_9taps_V_we0(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_we0),
    .x_imag_9taps_V_d0(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_d0),
    .x_imag_9taps_V_address1(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_address1),
    .x_imag_9taps_V_ce1(grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_ce1),
    .x_imag_9taps_V_q1(x_imag_9taps_V_q1)
);

channel_gen_channel_gen_Pipeline_VITIS_LOOP_181_12 grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start),
    .ap_done(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_done),
    .ap_idle(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_idle),
    .ap_ready(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_ready),
    .conv_i_i_i131_le3933(reg_907),
    .conv_i_i_i205_le3926(reg_899),
    .n_6taps_V_address0(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_n_6taps_V_address0),
    .n_6taps_V_ce0(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_n_6taps_V_ce0),
    .n_6taps_V_q0(n_6taps_V_q0),
    .x_real_6taps_V_address0(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_real_6taps_V_address0),
    .x_real_6taps_V_ce0(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_real_6taps_V_ce0),
    .x_real_6taps_V_q0(x_real_6taps_V_q0),
    .x_imag_6taps_V_address0(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_imag_6taps_V_address0),
    .x_imag_6taps_V_ce0(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_imag_6taps_V_ce0),
    .x_imag_6taps_V_q0(x_imag_6taps_V_q0),
    .lhs_V_18_out(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_18_out),
    .lhs_V_18_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_18_out_ap_vld),
    .lhs_V_16_out(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_16_out),
    .lhs_V_16_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_16_out_ap_vld)
);

channel_gen_channel_gen_Pipeline_VITIS_LOOP_154_9 grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start),
    .ap_done(grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_done),
    .ap_idle(grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_idle),
    .ap_ready(grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_ready),
    .conv_i_i_i131_le3933(reg_907),
    .conv_i_i_i205_le3926(reg_899),
    .n_3taps_V_0_5(n_3taps_V_2_fu_402),
    .n_3taps_V_1_5(n_3taps_V_2_2_fu_406),
    .n_3taps_V_2_5(n_3taps_V_2_1_fu_410),
    .p_Result_17(reg_893),
    .x_real_3taps_V_1_2_reload(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_1_2_out),
    .x_real_3taps_V_2_2_reload(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_2_2_out),
    .p_Result_18(p_Result_35_reg_2594),
    .x_imag_3taps_V_1_2_reload(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_1_2_out),
    .x_imag_3taps_V_2_2_reload(grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_2_2_out),
    .lhs_V_14_out(grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_14_out),
    .lhs_V_14_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_14_out_ap_vld),
    .lhs_V_12_out(grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_12_out),
    .lhs_V_12_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_12_out_ap_vld)
);

channel_gen_channel_gen_Pipeline_VITIS_LOOP_128_6 grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start),
    .ap_done(grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_done),
    .ap_idle(grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_idle),
    .ap_ready(grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_ready),
    .conv_i_i_i131_le3933(reg_907),
    .conv_i_i_i205_le3926(reg_899),
    .n_2taps_V_1_5(n_2taps_V_1_3_load_1_reg_2685),
    .n_2taps_V_0_5(n_2taps_V_1_load_1_reg_2680),
    .x_real_2taps_V_1_2_reload(grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_real_2taps_V_1_2_out),
    .p_Result_15(reg_893),
    .x_imag_2taps_V_1_2_reload(grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_imag_2taps_V_1_2_out),
    .p_Result_16(p_Result_33_reg_2610),
    .lhs_V_10_out(grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_10_out),
    .lhs_V_10_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_10_out_ap_vld),
    .lhs_V_8_out(grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_8_out),
    .lhs_V_8_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_8_out_ap_vld)
);

channel_gen_channel_gen_Pipeline_VITIS_LOOP_207_15 grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start),
    .ap_done(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_done),
    .ap_idle(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_idle),
    .ap_ready(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_ready),
    .conv_i_i_i131_le3933(reg_907),
    .conv_i_i_i205_le3926(reg_899),
    .TAPS_NUM_5_reload(empty_85_reg_2325),
    .n_9taps_V_address0(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_n_9taps_V_address0),
    .n_9taps_V_ce0(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_n_9taps_V_ce0),
    .n_9taps_V_q0(n_9taps_V_q0),
    .x_real_9taps_V_address0(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_real_9taps_V_address0),
    .x_real_9taps_V_ce0(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_real_9taps_V_ce0),
    .x_real_9taps_V_q0(x_real_9taps_V_q0),
    .x_imag_9taps_V_address0(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_imag_9taps_V_address0),
    .x_imag_9taps_V_ce0(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_imag_9taps_V_ce0),
    .x_imag_9taps_V_q0(x_imag_9taps_V_q0),
    .lhs_V_6_out(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_6_out),
    .lhs_V_6_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_6_out_ap_vld),
    .lhs_V_out(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_out),
    .lhs_V_out_ap_vld(grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_out_ap_vld)
);

channel_gen_ddiv_64ns_64ns_64_11_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_11_no_dsp_1_U161(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_816_p0),
    .din1(grp_fu_816_p1),
    .ce(1'b1),
    .dout(grp_fu_816_p2)
);

channel_gen_sitodp_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_2_no_dsp_1_U162(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_SNR_7_out),
    .ce(1'b1),
    .dout(grp_fu_822_p1)
);

channel_gen_dsqrt_64ns_64ns_64_10_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsqrt_64ns_64ns_64_10_no_dsp_1_U163(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(64'd0),
    .din1(tmp_s_reg_2291),
    .ce(1'b1),
    .dout(grp_fu_825_p2)
);

channel_gen_sdiv_9ns_32ns_8_13_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 8 ))
sdiv_9ns_32ns_8_13_seq_1_U164(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_918_ap_start),
    .done(grp_fu_918_ap_done),
    .din0(grp_fu_918_p0),
    .din1(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_pilot_width_3_out),
    .ce(1'b1),
    .dout(grp_fu_918_p2)
);

channel_gen_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U165(
    .din0(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_sym_num_2_out),
    .din1(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_DATA_LEN_1_out),
    .dout(mul_fu_934_p2)
);

channel_gen_sdiv_32ns_9s_32_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 32 ))
sdiv_32ns_9s_32_36_seq_1_U166(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_958_ap_start),
    .done(grp_fu_958_ap_done),
    .din0(mul_fu_934_p2),
    .din1(sub95_fu_948_p2),
    .ce(1'b1),
    .dout(grp_fu_958_p2)
);

channel_gen_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U167(
    .din0(bound_fu_1294_p0),
    .din1(bound_fu_1294_p1),
    .dout(bound_fu_1294_p2)
);

channel_gen_mul_22s_22s_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 44 ))
mul_22s_22s_44_1_1_U168(
    .din0(tmp_V_reg_2525),
    .din1(r_V_24_fu_1382_p1),
    .dout(r_V_24_fu_1382_p2)
);

channel_gen_mul_59s_61ns_119_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 59 ),
    .din1_WIDTH( 61 ),
    .dout_WIDTH( 119 ))
mul_59s_61ns_119_1_1_U169(
    .din0(t_1_1_fu_1387_p3),
    .din1(mul_ln1201_fu_1399_p1),
    .dout(mul_ln1201_fu_1399_p2)
);

channel_gen_mul_22s_22s_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 44 ))
mul_22s_22s_44_1_1_U170(
    .din0(random_num_dout),
    .din1(r_V_26_fu_1489_p1),
    .dout(r_V_26_fu_1489_p2)
);

channel_gen_mul_59s_61ns_119_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 59 ),
    .din1_WIDTH( 61 ),
    .dout_WIDTH( 119 ))
mul_59s_61ns_119_1_1_U171(
    .din0(t_1_fu_1494_p3),
    .din1(mul_ln1201_1_fu_1506_p1),
    .dout(mul_ln1201_1_fu_1506_p2)
);

channel_gen_fifo_w22_d2_S random_num_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_rand_fu_693_random_num3774_din),
    .if_full_n(random_num_full_n),
    .if_write(random_num_write),
    .if_dout(random_num_dout),
    .if_empty_n(random_num_empty_n),
    .if_read(random_num_read)
);

channel_gen_regslice_both #(
    .DataWidth( 64 ))
regslice_both_data_in_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TDATA),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_data_V_U_ack_in),
    .data_out(data_in_TDATA_int_regslice),
    .vld_out(data_in_TVALID_int_regslice),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_data_V_U_apdone_blk)
);

channel_gen_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_in_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TKEEP),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_keep_V_U_ack_in),
    .data_out(data_in_TKEEP_int_regslice),
    .vld_out(regslice_both_data_in_V_keep_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_keep_V_U_apdone_blk)
);

channel_gen_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_in_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TSTRB),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_strb_V_U_ack_in),
    .data_out(data_in_TSTRB_int_regslice),
    .vld_out(regslice_both_data_in_V_strb_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_strb_V_U_apdone_blk)
);

channel_gen_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TUSER),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_user_V_U_ack_in),
    .data_out(data_in_TUSER_int_regslice),
    .vld_out(regslice_both_data_in_V_user_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_user_V_U_apdone_blk)
);

channel_gen_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TLAST),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_last_V_U_ack_in),
    .data_out(data_in_TLAST_int_regslice),
    .vld_out(regslice_both_data_in_V_last_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_last_V_U_apdone_blk)
);

channel_gen_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TID),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_id_V_U_ack_in),
    .data_out(data_in_TID_int_regslice),
    .vld_out(regslice_both_data_in_V_id_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_id_V_U_apdone_blk)
);

channel_gen_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_in_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_in_TDEST),
    .vld_in(data_in_TVALID),
    .ack_in(regslice_both_data_in_V_dest_V_U_ack_in),
    .data_out(data_in_TDEST_int_regslice),
    .vld_out(regslice_both_data_in_V_dest_V_U_vld_out),
    .ack_out(data_in_TREADY_int_regslice),
    .apdone_blk(regslice_both_data_in_V_dest_V_U_apdone_blk)
);

channel_gen_regslice_both #(
    .DataWidth( 64 ))
regslice_both_data_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TDATA_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(data_out_TREADY_int_regslice),
    .data_out(data_out_TDATA),
    .vld_out(regslice_both_data_out_V_data_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_data_V_U_apdone_blk)
);

channel_gen_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TKEEP_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_keep_V_U_ack_in_dummy),
    .data_out(data_out_TKEEP),
    .vld_out(regslice_both_data_out_V_keep_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_keep_V_U_apdone_blk)
);

channel_gen_regslice_both #(
    .DataWidth( 8 ))
regslice_both_data_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TSTRB_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_strb_V_U_ack_in_dummy),
    .data_out(data_out_TSTRB),
    .vld_out(regslice_both_data_out_V_strb_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_strb_V_U_apdone_blk)
);

channel_gen_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TUSER_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_user_V_U_ack_in_dummy),
    .data_out(data_out_TUSER),
    .vld_out(regslice_both_data_out_V_user_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_user_V_U_apdone_blk)
);

channel_gen_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TLAST_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_last_V_U_ack_in_dummy),
    .data_out(data_out_TLAST),
    .vld_out(regslice_both_data_out_V_last_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_last_V_U_apdone_blk)
);

channel_gen_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TID_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_id_V_U_ack_in_dummy),
    .data_out(data_out_TID),
    .vld_out(regslice_both_data_out_V_id_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_id_V_U_apdone_blk)
);

channel_gen_regslice_both #(
    .DataWidth( 1 ))
regslice_both_data_out_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(data_out_TDEST_int_regslice),
    .vld_in(data_out_TVALID_int_regslice),
    .ack_in(regslice_both_data_out_V_dest_V_U_ack_in_dummy),
    .data_out(data_out_TDEST),
    .vld_out(regslice_both_data_out_V_dest_V_U_vld_out),
    .ack_out(data_out_TREADY),
    .apdone_blk(regslice_both_data_out_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start_reg <= 1'b0;
    end else begin
        if ((~((random_num_empty_n == 1'b0) | (1'b1 == ap_block_state57_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start_reg <= 1'b1;
        end else if ((grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_ready == 1'b1)) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state71) & (((1'd0 == and_ln122_reg_2616) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_1_fu_1934_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1))))) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start_reg <= 1'b1;
        end else if ((grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_ready == 1'b1)) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start_reg <= 1'b0;
    end else begin
        if ((~((random_num_empty_n == 1'b0) | (1'b1 == ap_block_state57_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321))) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start_reg <= 1'b1;
        end else if ((grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_ready == 1'b1)) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state66) & (((1'd0 == and_ln148_reg_2600) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_2_fu_1811_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1))))) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start_reg <= 1'b1;
        end else if ((grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_ready == 1'b1)) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start_reg <= 1'b0;
    end else begin
        if ((~((random_num_empty_n == 1'b0) | (1'b1 == ap_block_state57_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321))) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start_reg <= 1'b1;
        end else if ((grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_ready == 1'b1)) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state60) & (((icmp_ln122_reg_2530 == 1'd0) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_3_fu_1726_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1))))) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start_reg <= 1'b1;
        end else if ((grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_ready == 1'b1)) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start_reg <= 1'b0;
    end else begin
        if ((~((random_num_empty_n == 1'b0) | (1'b1 == ap_block_state57_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & ~(32'd6 == TAPS_NUM_5_loc_load_reg_2321) & ~(32'd3 == TAPS_NUM_5_loc_load_reg_2321) & ~(32'd2 == TAPS_NUM_5_loc_load_reg_2321) & ~(32'd1 == TAPS_NUM_5_loc_load_reg_2321) & (1'b1 == ap_CS_fsm_state57))) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start_reg <= 1'b1;
        end else if ((grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_ready == 1'b1)) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state79) & ((icmp_ln1057_fu_2059_p2 == 1'd0) | (icmp_ln122_reg_2530 == 1'd0)))) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start_reg <= 1'b1;
        end else if ((grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_ready == 1'b1)) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start_reg <= 1'b1;
        end else if ((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_ready == 1'b1)) begin
            grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_pow_generic_double_s_fu_682_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state24) & (1'b1 == ap_CS_fsm_state23))) begin
            grp_pow_generic_double_s_fu_682_ap_start_reg <= 1'b1;
        end else if ((grp_pow_generic_double_s_fu_682_ap_ready == 1'b1)) begin
            grp_pow_generic_double_s_fu_682_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_rand_fu_693_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state55) | ((icmp_ln1057_fu_2059_p2 == 1'd1) & (icmp_ln122_reg_2530 == 1'd1) & (1'b1 == ap_CS_fsm_state79)) | ((icmp_ln1057_2_fu_1811_p2 == 1'd0) & (1'd1 == and_ln148_reg_2600) & (1'b1 == ap_CS_fsm_state66)) | ((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b0) & (icmp_ln95_1_fu_1355_p2 == 1'd0) & (icmp_ln95_reg_2349 == 1'd1) & (1'b1 == ap_CS_fsm_state52)) | ((icmp_ln1057_1_fu_1934_p2 == 1'd0) & (1'd1 == and_ln122_reg_2616) & (1'b1 == ap_CS_fsm_state71)) | ((icmp_ln122_reg_2530 == 1'd1) & (icmp_ln1057_3_fu_1726_p2 == 1'd0) & (cmp_i_i3313814_reg_2501 == 1'd1) & (1'b1 == ap_CS_fsm_state60)))) begin
            grp_rand_fu_693_ap_start_reg <= 1'b1;
        end else if ((grp_rand_fu_693_ap_ready == 1'b1)) begin
            grp_rand_fu_693_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln95_fu_1274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        conv_i_i_i131_le3933_fu_418 <= 22'd0;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (cmp_i_i3313814_reg_2501 == 1'd1) & (1'b1 == ap_CS_fsm_state64))) begin
        conv_i_i_i131_le3933_fu_418 <= grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_18_out;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (cmp_i_i3313814_reg_2501 == 1'd1) & (1'b1 == ap_CS_fsm_state70))) begin
        conv_i_i_i131_le3933_fu_418 <= grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_14_out;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (cmp_i_i3313814_reg_2501 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
        conv_i_i_i131_le3933_fu_418 <= grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_10_out;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
        conv_i_i_i131_le3933_fu_418 <= grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_6_out;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln95_fu_1274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        conv_i_i_i205_le3926_fu_414 <= 22'd0;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (cmp_i_i3313814_reg_2501 == 1'd1) & (1'b1 == ap_CS_fsm_state64))) begin
        conv_i_i_i205_le3926_fu_414 <= grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_16_out;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (cmp_i_i3313814_reg_2501 == 1'd1) & (1'b1 == ap_CS_fsm_state70))) begin
        conv_i_i_i205_le3926_fu_414 <= grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_12_out;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (cmp_i_i3313814_reg_2501 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
        conv_i_i_i205_le3926_fu_414 <= grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_8_out;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
        conv_i_i_i205_le3926_fu_414 <= grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~((random_num_empty_n == 1'b0) | (1'b1 == ap_block_state57_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) begin
        data_temp_i_V_fu_378 <= p_Result_69_fu_1660_p5;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state64))) begin
        data_temp_i_V_fu_378 <= p_Result_78_fu_1766_p5;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state70))) begin
        data_temp_i_V_fu_378 <= p_Result_75_fu_1878_p5;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
        data_temp_i_V_fu_378 <= p_Result_72_fu_2002_p5;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
        data_temp_i_V_fu_378 <= p_Result_81_fu_2103_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((~((random_num_empty_n == 1'b0) | (1'b1 == ap_block_state57_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) begin
        data_temp_r_V_fu_382 <= p_Result_68_fu_1648_p5;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state64))) begin
        data_temp_r_V_fu_382 <= p_Result_77_fu_1754_p5;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state70))) begin
        data_temp_r_V_fu_382 <= p_Result_74_fu_1866_p5;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
        data_temp_r_V_fu_382 <= p_Result_71_fu_1990_p5;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
        data_temp_r_V_fu_382 <= p_Result_80_fu_2091_p5;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((data_in_TVALID_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) & (grp_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state59) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) begin
        i_V_11_reg_621 <= 2'd0;
    end else if (((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        i_V_11_reg_621 <= add_ln870_reg_2669;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((data_in_TVALID_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) & (icmp_ln122_reg_2530 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1) & (1'b1 == ap_CS_fsm_state59) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321))) begin
        i_V_14_reg_598 <= 3'd0;
    end else if (((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state62))) begin
        i_V_14_reg_598 <= add_ln870_2_reg_2628;
    end
end

always @ (posedge ap_clk) begin
    if (((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
        i_V_19_reg_609 <= add_ln870_1_reg_2641;
    end else if ((~(((data_in_TVALID_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) & (grp_fu_852_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state59) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321))) begin
        i_V_19_reg_609 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((data_in_TVALID_int_regslice == 1'b1) & (icmp_ln122_reg_2530 == 1'd1) & (1'b1 == ap_CS_fsm_state78))) begin
        i_V_9_reg_632 <= 4'd0;
    end else if (((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
        i_V_9_reg_632 <= i_V_18_reg_2698;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln95_fu_1274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        indvar_flatten_fu_390 <= 63'd0;
    end else if ((~((1'b1 == ap_block_state65_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op482_write_state65 == 1'b1))) & (1'b1 == ap_CS_fsm_state65))) begin
        indvar_flatten_fu_390 <= add_ln95_reg_2514;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln95_fu_1274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        j_fu_386 <= 31'd0;
    end else if ((~((1'b1 == ap_block_state65_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op482_write_state65 == 1'b1))) & (1'b1 == ap_CS_fsm_state65))) begin
        j_fu_386 <= j_3_fu_1797_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln95_fu_1274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        p_Result_20_fu_430 <= 22'd0;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
        p_Result_20_fu_430 <= p_Result_33_reg_2610;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln95_fu_1274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        p_Result_21_fu_438 <= 22'd0;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state70))) begin
        p_Result_21_fu_438 <= reg_893;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln95_fu_1274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        p_Result_22_fu_450 <= 22'd0;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state70))) begin
        p_Result_22_fu_450 <= p_Result_35_reg_2594;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln95_fu_1274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        p_Result_s_fu_422 <= 22'd0;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
        p_Result_s_fu_422 <= reg_893;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        TAPS_NUM_5_loc_load_reg_2321 <= grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out;
        add_reg_2330 <= add_fu_1254_p2;
        conv7_i2194_reg_2335 <= conv7_i2194_fu_1260_p1;
        empty_85_reg_2325 <= empty_85_fu_967_p1;
        i_V_reg_2341 <= i_V_fu_1268_p2;
        icmp_ln95_reg_2349 <= icmp_ln95_fu_1274_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln148_reg_2600) & (1'b1 == ap_CS_fsm_state66))) begin
        add_ln870_1_reg_2641 <= add_ln870_1_fu_1817_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_reg_2530 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1) & (1'b1 == ap_CS_fsm_state60))) begin
        add_ln870_2_reg_2628 <= add_ln870_2_fu_1732_p2;
        zext_ln1057_1_reg_2620[2 : 0] <= zext_ln1057_1_fu_1722_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln122_reg_2616) & (1'b1 == ap_CS_fsm_state71))) begin
        add_ln870_reg_2669 <= add_ln870_fu_1940_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln95_reg_2349 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        add_ln95_reg_2514 <= add_ln95_fu_1360_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) begin
        and_ln122_reg_2616 <= grp_fu_852_p2;
        p_Result_33_reg_2610 <= p_Result_33_fu_1718_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state59) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321))) begin
        and_ln148_reg_2600 <= grp_fu_852_p2;
        p_Result_35_reg_2594 <= p_Result_35_fu_1708_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln95_fu_1274_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        bound_reg_2506 <= bound_fu_1294_p2;
        cmp_i_i3313814_reg_2501 <= cmp_i_i3313814_fu_1280_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        conv_reg_2276 <= grp_fu_822_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln122_reg_2530 == 1'd1) & (1'b1 == ap_CS_fsm_state79))) begin
        i_V_18_reg_2698 <= i_V_18_fu_2064_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        icmp_ln122_reg_2530 <= icmp_ln122_fu_1374_p2;
        random_num_value_imag_V_reg_2541 <= random_num_value_imag_V_fu_1584_p3;
        random_num_value_real_V_reg_2535 <= random_num_value_real_V_fu_1477_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        n_2taps_V_1_3_fu_398 <= n_2taps_V_1_5_fu_1950_p3;
        n_2taps_V_1_fu_394 <= n_2taps_V_1_6_fu_1957_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state71) & (((1'd0 == and_ln122_reg_2616) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_1_fu_1934_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1))))) begin
        n_2taps_V_1_3_load_1_reg_2685 <= n_2taps_V_1_3_fu_398;
        n_2taps_V_1_load_1_reg_2680 <= n_2taps_V_1_fu_394;
    end
end

always @ (posedge ap_clk) begin
    if ((~(i_V_19_reg_609 == 2'd1) & ~(i_V_19_reg_609 == 2'd0) & (random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
        n_3taps_V_2_1_fu_410 <= random_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((i_V_19_reg_609 == 2'd1) & (random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
        n_3taps_V_2_2_fu_406 <= random_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((i_V_19_reg_609 == 2'd0) & (random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
        n_3taps_V_2_fu_402 <= random_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state23))) begin
        reg_888 <= grp_fu_816_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state59) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((1'b1 == ap_CS_fsm_state59) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321)))) begin
        reg_893 <= {{data_in_TDATA_int_regslice[53:32]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state79) & ((icmp_ln1057_fu_2059_p2 == 1'd0) | (icmp_ln122_reg_2530 == 1'd0))) | ((1'b1 == ap_CS_fsm_state71) & (((1'd0 == and_ln122_reg_2616) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_1_fu_1934_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1)))) | ((1'b1 == ap_CS_fsm_state66) & (((1'd0 == and_ln148_reg_2600) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_2_fu_1811_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1)))) | ((1'b1 == ap_CS_fsm_state60) & (((icmp_ln122_reg_2530 == 1'd0) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_3_fu_1726_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1)))))) begin
        reg_899 <= grp_load_fu_856_p1;
        reg_907 <= grp_load_fu_863_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln95_1_fu_1355_p2 == 1'd0) & (icmp_ln95_reg_2349 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
        select_ln736_reg_2519 <= select_ln736_fu_1366_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        tmp_7_reg_2296 <= grp_fu_825_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        tmp_V_reg_2525 <= random_num_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        tmp_s_reg_2291 <= grp_pow_generic_double_s_fu_682_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1057_1_fu_1934_p2 == 1'd0) & (1'd1 == and_ln122_reg_2616) & (1'b1 == ap_CS_fsm_state71))) begin
        trunc_ln125_reg_2674 <= trunc_ln125_fu_1946_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
        x_imag_2taps_V_1_1_fu_434 <= grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_imag_2taps_V_1_2_out;
        x_real_2taps_V_1_1_fu_426 <= grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_x_real_2taps_V_1_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state70))) begin
        x_imag_3taps_V_1_1_fu_454 <= grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_1_2_out;
        x_imag_3taps_V_2_1_fu_458 <= grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_imag_3taps_V_2_2_out;
        x_real_3taps_V_1_1_fu_442 <= grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_1_2_out;
        x_real_3taps_V_2_1_fu_446 <= grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_x_real_3taps_V_2_2_out;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

always @ (*) begin
    if ((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

always @ (*) begin
    if ((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state52_blk = 1'b1;
    end else begin
        ap_ST_fsm_state52_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_rand_fu_693_ap_done == 1'b0)) begin
        ap_ST_fsm_state53_blk = 1'b1;
    end else begin
        ap_ST_fsm_state53_blk = 1'b0;
    end
end

always @ (*) begin
    if ((random_num_empty_n == 1'b0)) begin
        ap_ST_fsm_state54_blk = 1'b1;
    end else begin
        ap_ST_fsm_state54_blk = 1'b0;
    end
end

assign ap_ST_fsm_state55_blk = 1'b0;

always @ (*) begin
    if ((grp_rand_fu_693_ap_done == 1'b0)) begin
        ap_ST_fsm_state56_blk = 1'b1;
    end else begin
        ap_ST_fsm_state56_blk = 1'b0;
    end
end

always @ (*) begin
    if (((random_num_empty_n == 1'b0) | (1'b1 == ap_block_state57_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)))) begin
        ap_ST_fsm_state57_blk = 1'b1;
    end else begin
        ap_ST_fsm_state57_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state58_on_subcall_done)) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((data_in_TVALID_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321)))) begin
        ap_ST_fsm_state59_blk = 1'b1;
    end else begin
        ap_ST_fsm_state59_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

always @ (*) begin
    if ((grp_rand_fu_693_ap_done == 1'b0)) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

always @ (*) begin
    if ((random_num_empty_n == 1'b0)) begin
        ap_ST_fsm_state62_blk = 1'b1;
    end else begin
        ap_ST_fsm_state62_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_done == 1'b0)) begin
        ap_ST_fsm_state63_blk = 1'b1;
    end else begin
        ap_ST_fsm_state63_blk = 1'b0;
    end
end

always @ (*) begin
    if ((data_out_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state64_blk = 1'b1;
    end else begin
        ap_ST_fsm_state64_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state65_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op482_write_state65 == 1'b1)))) begin
        ap_ST_fsm_state65_blk = 1'b1;
    end else begin
        ap_ST_fsm_state65_blk = 1'b0;
    end
end

assign ap_ST_fsm_state66_blk = 1'b0;

always @ (*) begin
    if ((grp_rand_fu_693_ap_done == 1'b0)) begin
        ap_ST_fsm_state67_blk = 1'b1;
    end else begin
        ap_ST_fsm_state67_blk = 1'b0;
    end
end

always @ (*) begin
    if ((random_num_empty_n == 1'b0)) begin
        ap_ST_fsm_state68_blk = 1'b1;
    end else begin
        ap_ST_fsm_state68_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_done == 1'b0)) begin
        ap_ST_fsm_state69_blk = 1'b1;
    end else begin
        ap_ST_fsm_state69_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((data_out_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state70_blk = 1'b1;
    end else begin
        ap_ST_fsm_state70_blk = 1'b0;
    end
end

assign ap_ST_fsm_state71_blk = 1'b0;

always @ (*) begin
    if ((grp_rand_fu_693_ap_done == 1'b0)) begin
        ap_ST_fsm_state72_blk = 1'b1;
    end else begin
        ap_ST_fsm_state72_blk = 1'b0;
    end
end

always @ (*) begin
    if ((random_num_empty_n == 1'b0)) begin
        ap_ST_fsm_state73_blk = 1'b1;
    end else begin
        ap_ST_fsm_state73_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_done == 1'b0)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

always @ (*) begin
    if ((data_out_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

always @ (*) begin
    if ((data_out_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state76_blk = 1'b1;
    end else begin
        ap_ST_fsm_state76_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_done == 1'b0)) begin
        ap_ST_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_fsm_state77_blk = 1'b0;
    end
end

always @ (*) begin
    if ((data_in_TVALID_int_regslice == 1'b0)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_rand_fu_693_ap_done == 1'b0)) begin
        ap_ST_fsm_state80_blk = 1'b1;
    end else begin
        ap_ST_fsm_state80_blk = 1'b0;
    end
end

always @ (*) begin
    if ((random_num_empty_n == 1'b0)) begin
        ap_ST_fsm_state81_blk = 1'b1;
    end else begin
        ap_ST_fsm_state81_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_done == 1'b0)) begin
        ap_ST_fsm_state82_blk = 1'b1;
    end else begin
        ap_ST_fsm_state82_blk = 1'b0;
    end
end

always @ (*) begin
    if ((data_out_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state83_blk = 1'b1;
    end else begin
        ap_ST_fsm_state83_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((cmp_i_i3313814_reg_2501 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
        ap_sig_allocacmp_conv_i_i_i131_le3933_load_2 = grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_10_out;
    end else begin
        ap_sig_allocacmp_conv_i_i_i131_le3933_load_2 = conv_i_i_i131_le3933_fu_418;
    end
end

always @ (*) begin
    if (((cmp_i_i3313814_reg_2501 == 1'd1) & (1'b1 == ap_CS_fsm_state70))) begin
        ap_sig_allocacmp_conv_i_i_i131_le3933_load_4 = grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_14_out;
    end else begin
        ap_sig_allocacmp_conv_i_i_i131_le3933_load_4 = conv_i_i_i131_le3933_fu_418;
    end
end

always @ (*) begin
    if (((cmp_i_i3313814_reg_2501 == 1'd1) & (1'b1 == ap_CS_fsm_state64))) begin
        ap_sig_allocacmp_conv_i_i_i131_le3933_load_6 = grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_18_out;
    end else begin
        ap_sig_allocacmp_conv_i_i_i131_le3933_load_6 = conv_i_i_i131_le3933_fu_418;
    end
end

always @ (*) begin
    if (((cmp_i_i3313814_reg_2501 == 1'd1) & (1'b1 == ap_CS_fsm_state75))) begin
        ap_sig_allocacmp_conv_i_i_i205_le3926_load_2 = grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_lhs_V_8_out;
    end else begin
        ap_sig_allocacmp_conv_i_i_i205_le3926_load_2 = conv_i_i_i205_le3926_fu_414;
    end
end

always @ (*) begin
    if (((cmp_i_i3313814_reg_2501 == 1'd1) & (1'b1 == ap_CS_fsm_state70))) begin
        ap_sig_allocacmp_conv_i_i_i205_le3926_load_4 = grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_lhs_V_12_out;
    end else begin
        ap_sig_allocacmp_conv_i_i_i205_le3926_load_4 = conv_i_i_i205_le3926_fu_414;
    end
end

always @ (*) begin
    if (((cmp_i_i3313814_reg_2501 == 1'd1) & (1'b1 == ap_CS_fsm_state64))) begin
        ap_sig_allocacmp_conv_i_i_i205_le3926_load_6 = grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_lhs_V_16_out;
    end else begin
        ap_sig_allocacmp_conv_i_i_i205_le3926_load_6 = conv_i_i_i205_le3926_fu_414;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state78) | ((1'b1 == ap_CS_fsm_state59) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((1'b1 == ap_CS_fsm_state59) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((1'b1 == ap_CS_fsm_state59) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321)) | ((1'b1 == ap_CS_fsm_state57) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)))) begin
        data_in_TDATA_blk_n = data_in_TVALID_int_regslice;
    end else begin
        data_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((random_num_empty_n == 1'b0) | (1'b1 == ap_block_state57_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state78)) | (~(((data_in_TVALID_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state59) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | (~(((data_in_TVALID_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state59) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | (~(((data_in_TVALID_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state59) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321)))) begin
        data_in_TREADY_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_in_TREADY_int_regslice = grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_in_TREADY;
    end else begin
        data_in_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state76) | (~(32'd6 == TAPS_NUM_5_loc_load_reg_2321) & ~(32'd3 == TAPS_NUM_5_loc_load_reg_2321) & ~(32'd2 == TAPS_NUM_5_loc_load_reg_2321) & ~(32'd1 == TAPS_NUM_5_loc_load_reg_2321) & (1'b1 == ap_CS_fsm_state65)) | ((1'b1 == ap_CS_fsm_state65) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((1'b1 == ap_CS_fsm_state65) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((1'b1 == ap_CS_fsm_state65) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321)) | ((1'b1 == ap_CS_fsm_state57) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)))) begin
        data_out_TDATA_blk_n = data_out_TREADY_int_regslice;
    end else begin
        data_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
        data_out_TDATA_int_regslice = p_Result_82_fu_2115_p3;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
        data_out_TDATA_int_regslice = p_Result_73_fu_2014_p3;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state70))) begin
        data_out_TDATA_int_regslice = p_Result_76_fu_1890_p3;
    end else if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state64))) begin
        data_out_TDATA_int_regslice = p_Result_79_fu_1778_p3;
    end else if ((~((random_num_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) begin
        data_out_TDATA_int_regslice = p_Result_70_fu_1672_p3;
    end else if (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        data_out_TDATA_int_regslice = grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TDATA;
    end else begin
        data_out_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((~((random_num_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state83)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state64)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state70)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state75)))) begin
        data_out_TDEST_int_regslice = 1'd0;
    end else if (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        data_out_TDEST_int_regslice = grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TDEST;
    end else begin
        data_out_TDEST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((~((random_num_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state83)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state64)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state70)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state75)))) begin
        data_out_TID_int_regslice = 1'd0;
    end else if (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        data_out_TID_int_regslice = grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TID;
    end else begin
        data_out_TID_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((~((random_num_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state83)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state64)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state70)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state75)))) begin
        data_out_TKEEP_int_regslice = 8'd0;
    end else if (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        data_out_TKEEP_int_regslice = grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TKEEP;
    end else begin
        data_out_TKEEP_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((~((random_num_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state83)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state64)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state70)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state75)))) begin
        data_out_TLAST_int_regslice = 1'd0;
    end else if (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        data_out_TLAST_int_regslice = grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TLAST;
    end else begin
        data_out_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((~((random_num_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state83)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state64)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state70)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state75)))) begin
        data_out_TSTRB_int_regslice = 8'd0;
    end else if (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        data_out_TSTRB_int_regslice = grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TSTRB;
    end else begin
        data_out_TSTRB_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((~((random_num_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state83)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state64)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state70)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state75)))) begin
        data_out_TUSER_int_regslice = 1'd0;
    end else if (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        data_out_TUSER_int_regslice = grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TUSER;
    end else begin
        data_out_TUSER_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state83)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state64)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state70)) | ((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state75)) | (~((random_num_empty_n == 1'b0) | (1'b1 == ap_block_state57_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)))) begin
        data_out_TVALID_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        data_out_TVALID_int_regslice = grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TVALID;
    end else begin
        data_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_816_p0 = 64'd4607182418800017408;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_816_p0 = conv_reg_2276;
    end else begin
        grp_fu_816_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_fu_816_p1 = tmp_7_reg_2296;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_816_p1 = 64'd4621819117588971520;
    end else begin
        grp_fu_816_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_918_ap_start = 1'b1;
    end else begin
        grp_fu_918_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_958_ap_start = 1'b1;
    end else begin
        grp_fu_958_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_load_fu_856_p1 = ap_sig_allocacmp_conv_i_i_i205_le3926_load_2;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_load_fu_856_p1 = ap_sig_allocacmp_conv_i_i_i205_le3926_load_4;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_load_fu_856_p1 = ap_sig_allocacmp_conv_i_i_i205_le3926_load_6;
    end else if ((((1'b1 == ap_CS_fsm_state79) & ((icmp_ln1057_fu_2059_p2 == 1'd0) | (icmp_ln122_reg_2530 == 1'd0))) | ((1'b1 == ap_CS_fsm_state71) & (((1'd0 == and_ln122_reg_2616) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_1_fu_1934_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1)))) | ((1'b1 == ap_CS_fsm_state66) & (((1'd0 == and_ln148_reg_2600) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_2_fu_1811_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1)))) | ((1'b1 == ap_CS_fsm_state60) & (((icmp_ln122_reg_2530 == 1'd0) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_3_fu_1726_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1)))))) begin
        grp_load_fu_856_p1 = conv_i_i_i205_le3926_fu_414;
    end else begin
        grp_load_fu_856_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        grp_load_fu_863_p1 = ap_sig_allocacmp_conv_i_i_i131_le3933_load_2;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        grp_load_fu_863_p1 = ap_sig_allocacmp_conv_i_i_i131_le3933_load_4;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        grp_load_fu_863_p1 = ap_sig_allocacmp_conv_i_i_i131_le3933_load_6;
    end else if ((((1'b1 == ap_CS_fsm_state79) & ((icmp_ln1057_fu_2059_p2 == 1'd0) | (icmp_ln122_reg_2530 == 1'd0))) | ((1'b1 == ap_CS_fsm_state71) & (((1'd0 == and_ln122_reg_2616) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_1_fu_1934_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1)))) | ((1'b1 == ap_CS_fsm_state66) & (((1'd0 == and_ln148_reg_2600) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_2_fu_1811_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1)))) | ((1'b1 == ap_CS_fsm_state60) & (((icmp_ln122_reg_2530 == 1'd0) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_3_fu_1726_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1)))))) begin
        grp_load_fu_863_p1 = conv_i_i_i131_le3933_fu_418;
    end else begin
        grp_load_fu_863_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        n_6taps_V_address0 = zext_ln1057_1_reg_2620;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        n_6taps_V_address0 = grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_n_6taps_V_address0;
    end else begin
        n_6taps_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state62))) begin
        n_6taps_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        n_6taps_V_ce0 = grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_n_6taps_V_ce0;
    end else begin
        n_6taps_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state62))) begin
        n_6taps_V_we0 = 1'b1;
    end else begin
        n_6taps_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        n_9taps_V_address0 = zext_ln573_fu_2070_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        n_9taps_V_address0 = grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_n_9taps_V_address0;
    end else begin
        n_9taps_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
        n_9taps_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        n_9taps_V_ce0 = grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_n_9taps_V_ce0;
    end else begin
        n_9taps_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
        n_9taps_V_we0 = 1'b1;
    end else begin
        n_9taps_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state81)) | ((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state73)) | ((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state68)) | ((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state62)) | ((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state54)) | (~((random_num_empty_n == 1'b0) | (1'b1 == ap_block_state57_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57)))) begin
        random_num_read = 1'b1;
    end else begin
        random_num_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state53))) begin
        random_num_write = grp_rand_fu_693_random_num3774_write;
    end else begin
        random_num_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        x_imag_6taps_V_address0 = x_imag_6taps_V_addr_reg_2306;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        x_imag_6taps_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        x_imag_6taps_V_address0 = grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_imag_6taps_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state58) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321))) begin
        x_imag_6taps_V_address0 = grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_address0;
    end else begin
        x_imag_6taps_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (~(((data_in_TVALID_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state59)))) begin
        x_imag_6taps_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        x_imag_6taps_V_ce0 = grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_imag_6taps_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state58) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321))) begin
        x_imag_6taps_V_ce0 = grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_ce0;
    end else begin
        x_imag_6taps_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321))) begin
        x_imag_6taps_V_ce1 = grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_ce1;
    end else begin
        x_imag_6taps_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        x_imag_6taps_V_d0 = p_Result_37_fu_1691_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        x_imag_6taps_V_d0 = 22'd0;
    end else if (((1'b1 == ap_CS_fsm_state58) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321))) begin
        x_imag_6taps_V_d0 = grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_d0;
    end else begin
        x_imag_6taps_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (~(((data_in_TVALID_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state59) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)))) begin
        x_imag_6taps_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state58) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321))) begin
        x_imag_6taps_V_we0 = grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_imag_6taps_V_we0;
    end else begin
        x_imag_6taps_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        x_imag_9taps_V_address0 = x_imag_9taps_V_addr_reg_2316;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        x_imag_9taps_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        x_imag_9taps_V_address0 = grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_imag_9taps_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        x_imag_9taps_V_address0 = grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_address0;
    end else begin
        x_imag_9taps_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | ((data_in_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state78)))) begin
        x_imag_9taps_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        x_imag_9taps_V_ce0 = grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_imag_9taps_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        x_imag_9taps_V_ce0 = grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_ce0;
    end else begin
        x_imag_9taps_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        x_imag_9taps_V_ce1 = grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_ce1;
    end else begin
        x_imag_9taps_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        x_imag_9taps_V_d0 = p_Result_24_fu_2050_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        x_imag_9taps_V_d0 = 22'd0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        x_imag_9taps_V_d0 = grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_d0;
    end else begin
        x_imag_9taps_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | ((data_in_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state78)))) begin
        x_imag_9taps_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        x_imag_9taps_V_we0 = grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_imag_9taps_V_we0;
    end else begin
        x_imag_9taps_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        x_real_6taps_V_address0 = x_real_6taps_V_addr_reg_2301;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        x_real_6taps_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        x_real_6taps_V_address0 = grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_real_6taps_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state58) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321))) begin
        x_real_6taps_V_address0 = grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_address0;
    end else begin
        x_real_6taps_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (~(((data_in_TVALID_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state59)))) begin
        x_real_6taps_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        x_real_6taps_V_ce0 = grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_x_real_6taps_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state58) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321))) begin
        x_real_6taps_V_ce0 = grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_ce0;
    end else begin
        x_real_6taps_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321))) begin
        x_real_6taps_V_ce1 = grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_ce1;
    end else begin
        x_real_6taps_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        x_real_6taps_V_d0 = {{data_in_TDATA_int_regslice[53:32]}};
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        x_real_6taps_V_d0 = 22'd0;
    end else if (((1'b1 == ap_CS_fsm_state58) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321))) begin
        x_real_6taps_V_d0 = grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_d0;
    end else begin
        x_real_6taps_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (~(((data_in_TVALID_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state59) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)))) begin
        x_real_6taps_V_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state58) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321))) begin
        x_real_6taps_V_we0 = grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_x_real_6taps_V_we0;
    end else begin
        x_real_6taps_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        x_real_9taps_V_address0 = x_real_9taps_V_addr_reg_2311;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        x_real_9taps_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        x_real_9taps_V_address0 = grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_real_9taps_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        x_real_9taps_V_address0 = grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_address0;
    end else begin
        x_real_9taps_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | ((data_in_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state78)))) begin
        x_real_9taps_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        x_real_9taps_V_ce0 = grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_x_real_9taps_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        x_real_9taps_V_ce0 = grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_ce0;
    end else begin
        x_real_9taps_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        x_real_9taps_V_ce1 = grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_ce1;
    end else begin
        x_real_9taps_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        x_real_9taps_V_d0 = {{data_in_TDATA_int_regslice[53:32]}};
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        x_real_9taps_V_d0 = 22'd0;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        x_real_9taps_V_d0 = grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_d0;
    end else begin
        x_real_9taps_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | ((data_in_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state78)))) begin
        x_real_9taps_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        x_real_9taps_V_we0 = grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_x_real_9taps_V_we0;
    end else begin
        x_real_9taps_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state52) & ((icmp_ln95_1_fu_1355_p2 == 1'd1) | (icmp_ln95_reg_2349 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((regslice_both_data_out_V_data_V_U_apdone_blk == 1'b0) & (icmp_ln95_1_fu_1355_p2 == 1'd0) & (icmp_ln95_reg_2349 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            if (((grp_rand_fu_693_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state54 : begin
            if (((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            if (((grp_rand_fu_693_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state56))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            if ((~((random_num_empty_n == 1'b0) | (1'b1 == ap_block_state57_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & ~(32'd6 == TAPS_NUM_5_loc_load_reg_2321) & ~(32'd3 == TAPS_NUM_5_loc_load_reg_2321) & ~(32'd2 == TAPS_NUM_5_loc_load_reg_2321) & ~(32'd1 == TAPS_NUM_5_loc_load_reg_2321) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else if ((~((random_num_empty_n == 1'b0) | (1'b1 == ap_block_state57_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else if ((~((random_num_empty_n == 1'b0) | (1'b1 == ap_block_state57_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state57) & ((32'd2 == TAPS_NUM_5_loc_load_reg_2321) | ((32'd6 == TAPS_NUM_5_loc_load_reg_2321) | (32'd3 == TAPS_NUM_5_loc_load_reg_2321))))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            if (((1'b0 == ap_block_state58_on_subcall_done) & (1'b1 == ap_CS_fsm_state58) & ((32'd2 == TAPS_NUM_5_loc_load_reg_2321) | ((32'd6 == TAPS_NUM_5_loc_load_reg_2321) | (32'd3 == TAPS_NUM_5_loc_load_reg_2321))))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            if ((~(((data_in_TVALID_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state59) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else if ((~(((data_in_TVALID_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state59) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else if ((~(((data_in_TVALID_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321))) & (1'b1 == ap_CS_fsm_state59) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state60 : begin
            if (((cmp_i_i3313814_reg_2501 == 1'd0) & (1'b1 == ap_CS_fsm_state60))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else if (((1'b1 == ap_CS_fsm_state60) & (((icmp_ln122_reg_2530 == 1'd0) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_3_fu_1726_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state61 : begin
            if (((grp_rand_fu_693_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            if (((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state63 : begin
            if (((grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state63))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state64 : begin
            if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state64))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            if ((~((1'b1 == ap_block_state65_io) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op482_write_state65 == 1'b1))) & (1'b1 == ap_CS_fsm_state65))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state66 : begin
            if (((1'b1 == ap_CS_fsm_state66) & (((1'd0 == and_ln148_reg_2600) & (cmp_i_i3313814_reg_2501 == 1'd0)) | ((icmp_ln1057_2_fu_1811_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else if (((1'b1 == ap_CS_fsm_state66) & (((1'd0 == and_ln148_reg_2600) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_2_fu_1811_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state67 : begin
            if (((grp_rand_fu_693_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state67))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state68 : begin
            if (((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state69 : begin
            if (((grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state69))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state70))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state71 : begin
            if (((1'b1 == ap_CS_fsm_state71) & (((1'd0 == and_ln122_reg_2616) & (cmp_i_i3313814_reg_2501 == 1'd0)) | ((icmp_ln1057_1_fu_1934_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else if (((1'b1 == ap_CS_fsm_state71) & (((1'd0 == and_ln122_reg_2616) & (cmp_i_i3313814_reg_2501 == 1'd1)) | ((icmp_ln1057_1_fu_1934_p2 == 1'd1) & (cmp_i_i3313814_reg_2501 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state72 : begin
            if (((grp_rand_fu_693_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state72))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state73 : begin
            if (((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state74 : begin
            if (((grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state75))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state77 : begin
            if (((grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state78 : begin
            if (((data_in_TVALID_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            if (((1'b1 == ap_CS_fsm_state79) & ((icmp_ln1057_fu_2059_p2 == 1'd0) | (icmp_ln122_reg_2530 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state80 : begin
            if (((grp_rand_fu_693_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state80))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state81 : begin
            if (((random_num_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state81))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_state82 : begin
            if (((grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        ap_ST_fsm_state83 : begin
            if (((data_out_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state83))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_1040_p2 = (12'd1075 - zext_ln494_fu_1000_p1);

assign add_fu_1254_p2 = (grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_CP_length_4_out + 32'd64);

assign add_ln590_fu_1062_p2 = ($signed(F2_fu_1040_p2) + $signed(12'd4081));

assign add_ln870_1_fu_1817_p2 = (i_V_19_reg_609 + 2'd1);

assign add_ln870_2_fu_1732_p2 = (i_V_14_reg_598 + 3'd1);

assign add_ln870_fu_1940_p2 = (i_V_11_reg_621 + 2'd1);

assign add_ln95_fu_1360_p2 = (indvar_flatten_fu_390 + 63'd1);

assign and_ln590_fu_1172_p2 = (xor_ln591_fu_1166_p2 & icmp_ln590_fu_1056_p2);

assign and_ln591_fu_1154_p2 = (xor_ln580_fu_1148_p2 & icmp_ln591_fu_1086_p2);

assign and_ln594_fu_1178_p2 = (icmp_ln594_fu_1096_p2 & and_ln590_fu_1172_p2);

assign and_ln612_fu_1196_p2 = (xor_ln590_fu_1190_p2 & icmp_ln612_fu_1102_p2);

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_NS_fsm_state24 = ap_NS_fsm[32'd23];

always @ (*) begin
    ap_block_state57 = ((random_num_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)));
end

always @ (*) begin
    ap_block_state57_ignore_call0 = ((random_num_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)));
end

always @ (*) begin
    ap_block_state57_ignore_call4 = ((random_num_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)));
end

always @ (*) begin
    ap_block_state57_ignore_call6 = ((random_num_empty_n == 1'b0) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321)));
end

always @ (*) begin
    ap_block_state57_io = ((data_out_TREADY_int_regslice == 1'b0) & (32'd1 == TAPS_NUM_5_loc_load_reg_2321));
end

always @ (*) begin
    ap_block_state58_on_subcall_done = (((grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_done == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321)) | ((grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_done == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_done == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)));
end

always @ (*) begin
    ap_block_state59 = (((data_in_TVALID_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_in_TVALID_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321)));
end

always @ (*) begin
    ap_block_state65 = (((data_out_TREADY_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op482_write_state65 == 1'b1)));
end

always @ (*) begin
    ap_block_state65_io = (((data_out_TREADY_int_regslice == 1'b0) & (32'd6 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd3 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (32'd2 == TAPS_NUM_5_loc_load_reg_2321)) | ((data_out_TREADY_int_regslice == 1'b0) & (ap_predicate_op482_write_state65 == 1'b1)));
end

always @ (*) begin
    ap_predicate_op482_write_state65 = (~(32'd6 == TAPS_NUM_5_loc_load_reg_2321) & ~(32'd3 == TAPS_NUM_5_loc_load_reg_2321) & ~(32'd2 == TAPS_NUM_5_loc_load_reg_2321) & ~(32'd1 == TAPS_NUM_5_loc_load_reg_2321));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ashr_ln595_fu_1112_p2 = $signed(man_V_4_fu_1026_p3) >>> zext_ln595_fu_1108_p1;

assign bound_fu_1294_p0 = bound_fu_1294_p00;

assign bound_fu_1294_p00 = grp_fu_958_p2;

assign bound_fu_1294_p1 = bound_fu_1294_p10;

assign bound_fu_1294_p10 = add_fu_1254_p2;

assign cmp_i_i3313814_fu_1280_p2 = (($signed(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign conv7_i2194_fu_1260_p1 = $signed(sqrt_No_V_1_fu_1246_p3);

assign data_in_TREADY = regslice_both_data_in_V_data_V_U_ack_in;

assign data_out_TVALID = regslice_both_data_out_V_data_V_U_vld_out;

assign div94_cast_cast_fu_944_p1 = $signed(empty_87_fu_940_p1);

assign empty_85_fu_967_p1 = grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out[30:0];

assign empty_87_fu_940_p1 = grp_fu_918_p2[7:0];

assign empty_88_fu_1264_p1 = grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out[3:0];

assign exp_tmp_fu_990_p4 = {{ireg_fu_974_p1[62:52]}};

assign grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start = grp_channel_gen_Pipeline_VITIS_LOOP_115_4_fu_740_ap_start_reg;

assign grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start = grp_channel_gen_Pipeline_VITIS_LOOP_128_6_fu_788_ap_start_reg;

assign grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start = grp_channel_gen_Pipeline_VITIS_LOOP_141_7_fu_725_ap_start_reg;

assign grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start = grp_channel_gen_Pipeline_VITIS_LOOP_154_9_fu_771_ap_start_reg;

assign grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start = grp_channel_gen_Pipeline_VITIS_LOOP_167_10_fu_718_ap_start_reg;

assign grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start = grp_channel_gen_Pipeline_VITIS_LOOP_181_12_fu_758_ap_start_reg;

assign grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start = grp_channel_gen_Pipeline_VITIS_LOOP_194_13_fu_751_ap_start_reg;

assign grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start = grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_ap_start_reg;

assign grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start = grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_ap_start_reg;

assign grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_data_out_TREADY = (data_out_TREADY_int_regslice & ap_CS_fsm_state3);

assign grp_fu_840_p4 = {{data_in_TDATA_int_regslice[53:32]}};

assign grp_fu_852_p2 = (icmp_ln122_reg_2530 & cmp_i_i3313814_reg_2501);

assign grp_fu_870_p2 = (grp_load_fu_856_p1 + random_num_value_real_V_reg_2535);

assign grp_fu_875_p2 = (grp_load_fu_863_p1 + random_num_value_imag_V_reg_2541);

assign grp_fu_918_p0 = 32'd64;

assign grp_pow_generic_double_s_fu_682_ap_start = grp_pow_generic_double_s_fu_682_ap_start_reg;

assign grp_rand_fu_693_ap_start = grp_rand_fu_693_ap_start_reg;

assign i_V_18_fu_2064_p2 = (i_V_9_reg_632 + 4'd1);

assign i_V_fu_1268_p2 = ($signed(empty_88_fu_1264_p1) + $signed(4'd15));

assign icmp_ln1057_1_fu_1934_p2 = ((i_V_11_reg_621 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1057_2_fu_1811_p2 = ((i_V_19_reg_609 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1057_3_fu_1726_p2 = ((i_V_14_reg_598 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln1057_fu_2059_p2 = (($signed(zext_ln1057_fu_2055_p1) < $signed(grp_channel_gen_Pipeline_VITIS_LOOP_60_1_fu_644_TAPS_NUM_5_out)) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_1374_p2 = ((select_ln736_reg_2519 == 31'd0) ? 1'b1 : 1'b0);

assign icmp_ln580_fu_1034_p2 = ((trunc_ln564_fu_978_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln590_fu_1056_p2 = (($signed(tmp_fu_1046_p4) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign icmp_ln591_fu_1086_p2 = ((F2_fu_1040_p2 == 12'd15) ? 1'b1 : 1'b0);

assign icmp_ln594_fu_1096_p2 = ((sh_amt_fu_1074_p3 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln612_fu_1102_p2 = ((sh_amt_fu_1074_p3 < 12'd22) ? 1'b1 : 1'b0);

assign icmp_ln95_1_fu_1355_p2 = ((indvar_flatten_fu_390 == bound_reg_2506) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_1274_p2 = (($signed(grp_fu_958_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln96_fu_1350_p2 = (($signed(zext_ln96_fu_1346_p1) < $signed(add_reg_2330)) ? 1'b1 : 1'b0);

assign ireg_fu_974_p1 = reg_888;

assign j_3_fu_1797_p2 = (select_ln736_reg_2519 + 31'd1);

assign man_V_3_fu_1020_p2 = (54'd0 - zext_ln578_fu_1016_p1);

assign man_V_4_fu_1026_p3 = ((p_Result_64_fu_982_p3[0:0] == 1'b1) ? man_V_3_fu_1020_p2 : zext_ln578_fu_1016_p1);

assign mul_ln1201_1_fu_1506_p1 = 119'd815255327210987521;

assign mul_ln1201_fu_1399_p1 = 119'd815255327210987521;

assign n_2taps_V_1_5_fu_1950_p3 = ((trunc_ln125_reg_2674[0:0] == 1'b1) ? random_num_dout : n_2taps_V_1_3_fu_398);

assign n_2taps_V_1_6_fu_1957_p3 = ((trunc_ln125_reg_2674[0:0] == 1'b1) ? n_2taps_V_1_fu_394 : random_num_dout);

assign or_ln580_1_fu_1240_p2 = (or_ln580_fu_1210_p2 | and_ln590_fu_1172_p2);

assign or_ln580_fu_1210_p2 = (icmp_ln580_fu_1034_p2 | and_ln612_fu_1196_p2);

assign or_ln590_fu_1184_p2 = (or_ln591_fu_1160_p2 | icmp_ln590_fu_1056_p2);

assign or_ln591_fu_1160_p2 = (icmp_ln591_fu_1086_p2 | icmp_ln580_fu_1034_p2);

assign p_Result_24_fu_2050_p1 = data_in_TDATA_int_regslice[21:0];

assign p_Result_33_fu_1718_p1 = data_in_TDATA_int_regslice[21:0];

assign p_Result_35_fu_1708_p1 = data_in_TDATA_int_regslice[21:0];

assign p_Result_37_fu_1691_p1 = data_in_TDATA_int_regslice[21:0];

assign p_Result_64_fu_982_p3 = ireg_fu_974_p1[32'd63];

assign p_Result_65_fu_1008_p3 = {{1'd1}, {trunc_ln574_fu_1004_p1}};

assign p_Result_67_fu_1632_p1 = data_in_TDATA_int_regslice[21:0];

assign p_Result_68_fu_1648_p5 = {{data_temp_r_V_fu_382[31:22]}, {random_temp_r_V_fu_1636_p2}};

assign p_Result_69_fu_1660_p5 = {{data_temp_i_V_fu_378[31:22]}, {random_temp_i_V_fu_1642_p2}};

assign p_Result_70_fu_1672_p3 = {{p_Result_68_fu_1648_p5}, {p_Result_69_fu_1660_p5}};

assign p_Result_71_fu_1990_p5 = {{data_temp_r_V_fu_382[31:22]}, {grp_fu_870_p2}};

assign p_Result_72_fu_2002_p5 = {{data_temp_i_V_fu_378[31:22]}, {grp_fu_875_p2}};

assign p_Result_73_fu_2014_p3 = {{p_Result_71_fu_1990_p5}, {p_Result_72_fu_2002_p5}};

assign p_Result_74_fu_1866_p5 = {{data_temp_r_V_fu_382[31:22]}, {grp_fu_870_p2}};

assign p_Result_75_fu_1878_p5 = {{data_temp_i_V_fu_378[31:22]}, {grp_fu_875_p2}};

assign p_Result_76_fu_1890_p3 = {{p_Result_74_fu_1866_p5}, {p_Result_75_fu_1878_p5}};

assign p_Result_77_fu_1754_p5 = {{data_temp_r_V_fu_382[31:22]}, {grp_fu_870_p2}};

assign p_Result_78_fu_1766_p5 = {{data_temp_i_V_fu_378[31:22]}, {grp_fu_875_p2}};

assign p_Result_79_fu_1778_p3 = {{p_Result_77_fu_1754_p5}, {p_Result_78_fu_1766_p5}};

assign p_Result_80_fu_2091_p5 = {{data_temp_r_V_fu_382[31:22]}, {random_temp_r_V_4_fu_2081_p2}};

assign p_Result_81_fu_2103_p5 = {{data_temp_i_V_fu_378[31:22]}, {random_temp_i_V_4_fu_2086_p2}};

assign p_Result_82_fu_2115_p3 = {{p_Result_80_fu_2091_p5}, {p_Result_81_fu_2103_p5}};

assign r_V_24_fu_1382_p1 = conv7_i2194_reg_2335;

assign r_V_26_fu_1489_p1 = conv7_i2194_reg_2335;

assign random_num_value_imag_V_fu_1584_p3 = ((tmp_44_fu_1518_p3[0:0] == 1'b1) ? tmp_23_fu_1564_p4 : tmp_24_fu_1574_p4);

assign random_num_value_real_V_fu_1477_p3 = ((tmp_41_fu_1411_p3[0:0] == 1'b1) ? tmp_21_fu_1457_p4 : tmp_22_fu_1467_p4);

assign random_temp_i_V_4_fu_2086_p2 = (grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_6_out + random_num_value_imag_V_reg_2541);

assign random_temp_i_V_fu_1642_p2 = (p_Result_67_fu_1632_p1 + random_num_value_imag_V_fu_1584_p3);

assign random_temp_r_V_4_fu_2081_p2 = (grp_channel_gen_Pipeline_VITIS_LOOP_207_15_fu_802_lhs_V_out + random_num_value_real_V_reg_2535);

assign random_temp_r_V_fu_1636_p2 = (grp_fu_840_p4 + random_num_value_real_V_fu_1477_p3);

assign select_ln1201_2_fu_1546_p3 = ((tmp_44_fu_1518_p3[0:0] == 1'b1) ? tmp_45_fu_1526_p4 : tmp_46_fu_1536_p4);

assign select_ln1201_fu_1439_p3 = ((tmp_41_fu_1411_p3[0:0] == 1'b1) ? tmp_42_fu_1419_p4 : tmp_43_fu_1429_p4);

assign select_ln580_1_fu_1216_p3 = ((and_ln594_fu_1178_p2[0:0] == 1'b1) ? trunc_ln595_fu_1118_p1 : select_ln597_fu_1130_p3);

assign select_ln580_2_fu_1224_p3 = ((and_ln591_fu_1154_p2[0:0] == 1'b1) ? sqrt_No_V_fu_1092_p1 : 22'd0);

assign select_ln580_3_fu_1232_p3 = ((or_ln580_fu_1210_p2[0:0] == 1'b1) ? select_ln580_fu_1202_p3 : select_ln580_1_fu_1216_p3);

assign select_ln580_fu_1202_p3 = ((icmp_ln580_fu_1034_p2[0:0] == 1'b1) ? 22'd0 : shl_ln613_fu_1142_p2);

assign select_ln597_fu_1130_p3 = ((tmp_40_fu_1122_p3[0:0] == 1'b1) ? 22'd4194303 : 22'd0);

assign select_ln736_fu_1366_p3 = ((icmp_ln96_fu_1350_p2[0:0] == 1'b1) ? j_fu_386 : 31'd0);

assign sext_ln590_fu_1082_p1 = sh_amt_fu_1074_p3;

assign sext_ln590cast_fu_1138_p1 = sext_ln590_fu_1082_p1[21:0];

assign sh_amt_fu_1074_p3 = ((icmp_ln590_fu_1056_p2[0:0] == 1'b1) ? add_ln590_fu_1062_p2 : sub_ln590_fu_1068_p2);

assign shl_ln613_fu_1142_p2 = sqrt_No_V_fu_1092_p1 << sext_ln590cast_fu_1138_p1;

assign sqrt_No_V_1_fu_1246_p3 = ((or_ln580_1_fu_1240_p2[0:0] == 1'b1) ? select_ln580_3_fu_1232_p3 : select_ln580_2_fu_1224_p3);

assign sqrt_No_V_fu_1092_p1 = man_V_4_fu_1026_p3[21:0];

assign sub95_fu_948_p2 = ($signed(9'd64) - $signed(div94_cast_cast_fu_944_p1));

assign sub_ln1201_1_fu_1451_p2 = (37'd0 - trunc_ln1201_fu_1447_p1);

assign sub_ln1201_2_fu_1512_p2 = (119'd0 - mul_ln1201_1_fu_1506_p2);

assign sub_ln1201_3_fu_1558_p2 = (37'd0 - trunc_ln1201_1_fu_1554_p1);

assign sub_ln1201_fu_1405_p2 = (119'd0 - mul_ln1201_fu_1399_p2);

assign sub_ln590_fu_1068_p2 = (12'd15 - F2_fu_1040_p2);

assign t_1_1_fu_1387_p3 = {{r_V_24_fu_1382_p2}, {15'd0}};

assign t_1_fu_1494_p3 = {{r_V_26_fu_1489_p2}, {15'd0}};

assign tmp_21_fu_1457_p4 = {{sub_ln1201_1_fu_1451_p2[36:15]}};

assign tmp_22_fu_1467_p4 = {{select_ln1201_fu_1439_p3[36:15]}};

assign tmp_23_fu_1564_p4 = {{sub_ln1201_3_fu_1558_p2[36:15]}};

assign tmp_24_fu_1574_p4 = {{select_ln1201_2_fu_1546_p3[36:15]}};

assign tmp_40_fu_1122_p3 = ireg_fu_974_p1[32'd63];

assign tmp_41_fu_1411_p3 = r_V_24_fu_1382_p2[32'd43];

assign tmp_42_fu_1419_p4 = {{sub_ln1201_fu_1405_p2[118:75]}};

assign tmp_43_fu_1429_p4 = {{mul_ln1201_fu_1399_p2[118:75]}};

assign tmp_44_fu_1518_p3 = r_V_26_fu_1489_p2[32'd43];

assign tmp_45_fu_1526_p4 = {{sub_ln1201_2_fu_1512_p2[118:75]}};

assign tmp_46_fu_1536_p4 = {{mul_ln1201_1_fu_1506_p2[118:75]}};

assign tmp_fu_1046_p4 = {{F2_fu_1040_p2[11:4]}};

assign trunc_ln1201_1_fu_1554_p1 = select_ln1201_2_fu_1546_p3[36:0];

assign trunc_ln1201_fu_1447_p1 = select_ln1201_fu_1439_p3[36:0];

assign trunc_ln125_fu_1946_p1 = i_V_11_reg_621[0:0];

assign trunc_ln564_fu_978_p1 = ireg_fu_974_p1[62:0];

assign trunc_ln574_fu_1004_p1 = ireg_fu_974_p1[51:0];

assign trunc_ln595_fu_1118_p1 = ashr_ln595_fu_1112_p2[21:0];

assign x_imag_6taps_V_addr_reg_2306 = 64'd0;

assign x_imag_9taps_V_addr_reg_2316 = 64'd0;

assign x_real_6taps_V_addr_reg_2301 = 64'd0;

assign x_real_9taps_V_addr_reg_2311 = 64'd0;

assign xor_ln580_fu_1148_p2 = (icmp_ln580_fu_1034_p2 ^ 1'd1);

assign xor_ln590_fu_1190_p2 = (or_ln590_fu_1184_p2 ^ 1'd1);

assign xor_ln591_fu_1166_p2 = (or_ln591_fu_1160_p2 ^ 1'd1);

assign zext_ln1057_1_fu_1722_p1 = i_V_14_reg_598;

assign zext_ln1057_fu_2055_p1 = i_V_9_reg_632;

assign zext_ln494_fu_1000_p1 = exp_tmp_fu_990_p4;

assign zext_ln573_fu_2070_p1 = i_V_9_reg_632;

assign zext_ln578_fu_1016_p1 = p_Result_65_fu_1008_p3;

assign zext_ln595_fu_1108_p1 = $unsigned(sext_ln590_fu_1082_p1);

assign zext_ln96_fu_1346_p1 = j_fu_386;

always @ (posedge ap_clk) begin
    zext_ln1057_1_reg_2620[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end


// synthesis translate_off
`include "channel_gen_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //channel_gen

