

<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns="http://www.w3.org/TR/REC-html40">
<head>
<title>RAMP Publications</title>
<meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">


<style>
<!--
div.Section1
	{page:Section1;}
span.MsoHyperlink
	{color:#333366;
	text-decoration:underline;
	text-underline:single;}
span.SpellE
	{}
-->
</style>
</head>

<body bgcolor="#FFFFFF" text="#333366" link="#333366" vlink="#993300" alink="#CC6600">
<table width="800" border="0" cellpadding="5" cellspacing="0" height="909">
  <tr align="left" valign="bottom"> 
    <td colspan="3" width="800" height="75"> <p>
    <img src="ramp.gif" width="800" height="75"></p></td>
  </tr>
  <tr align="left" valign="top"> 
    <td width="137" bordercolor="#e7ebf0" bgcolor="#e7ebf0" rowspan="2" height="834"> <p><font color="#333366" size="2" face="Geneva, Arial, Helvetica, sans-serif"><b><br>
        &nbsp;</b></font></p>
    <p><font color="#333366" face="Geneva, Arial, Helvetica, sans-serif"><b>
    <a href="http://rsim.cs.uiuc.edu">Group Home</a></b></font></p>
    <p><b><font face="Geneva, Arial, Helvetica, sans-serif">
    <a href="http://rsim.cs.uiuc.edu/ramp">RAMP Home</a></font></b></p>
    <p><b><font face="Geneva, Arial, Helvetica, sans-serif">
    <a href="./people.html">People</a></font></b><font color="#333366" face="Geneva, Arial, 
Helvetica, sans-serif"><b> </b></font></p>
      <p><b><font color="#333366" face="Geneva, Arial, Helvetica, sans-serif">
      <a href="./pubs.html">Publications</a></font></b></p>
      <p><b><font face="Geneva, Arial, Helvetica, sans-serif">
      <a href="ramp20/index.html">Software</a></font></b></p>
      <p><b><font face="Geneva, Arial, Helvetica, sans-serif">
      <a href="./funding.html">Funding</a></font></b><br>
        <font color="#333366" size="2" face="Geneva, Arial, Helvetica, sans-serif"><br>
        <br>
        </font></p>
      </td>
    <td width="7" height="309">&nbsp;</td>
    <td width="674" height="834" rowspan="2"> 


  <p>

  <p><b><span style='font-size:18.0pt;font-family:Arial'>RAMP Publications</span></b></p>

 <UL>

   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:^M
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'>
       <a href="../Pubs/08ISPASS.pdf">
       Metrics for Architecture-Level Lifetime Reliability Analysis</a>,
       Pradeep Ramachandran, Sarita V. Adve, Pradip Bose, Jude A. Rivers, and
       Jayanth Srinivasan to appear in <i> IEEE International Symposium on
       Performance Analysis of Systems and Software (ISPASS) </i> April 2008.
       <br>
       &nbsp; </li>

   <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
       auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'><a
       href="http://rsim.cs.uiuc.edu/Pubs/07dsn.pdf">Architecture-Level 
       Soft Error Analysis: Examining
       the Limits of Common Assumptions </a>, X. Li, S. V. Adve, P. Bose,
       and J. A.
       Rivers, To appear in the <i>Proceedings of the International Conference
       on Dependable Systems and Networks (DSN),</i> June 2007.
       An <a href="http://rsim.cs.uiuc.edu/Pubs/07dsn-tr.pdf">extended
       version </a> appears as Technical Report UIUCDCS-R-2007-2833,
       Department of Computer Science, University of Illinois,
       March 2007. </i> <br>
       &nbsp; </li>


  
 <LI> <a href="http://rsim.cs.uiuc.edu/Pubs/srinivsn-phd-thesis.pdf"> Lifetime
 Reliability Aware Microprocessors</a>, Jayanth Srinivasan <i> Ph.D. Thesis,</i>
 May 2006. <p> </li>

 <li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
 auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'> <span
 style="font-family: Times New Roman"><a href="http://rsim.cs.uiuc.edu/Pubs/05ieee-micro.pdf"> Lifetime
 Reliability: Toward an Architectural Solution,</a> J. Srinivasan, S.  V. Adve,
 P. Bose, and J. A. Rivers. <i>IEEE Micro<span
 style="color:black">,</span></i><span style="color:black"> special issue on
 Emerging Trends, vol. 25, issue 3, May-June 2005, 2-12.<br>
 &nbsp;</span></span></li>

<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'> <a
href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">The Importance of Heat-Sink
Modeling for DTM and a Correction to "Predictive DTM for Multimedia
Applications"</a>, <span class=SpellE>Jayanth Srinivasan</span> and Sarita V.
Adve,<i> </i><i> Proceedings of the Fourth Annual Workshop on
Duplicating, Deconstructing, and Debunking (WDDD) at ISCA-05, </i>June 2005.
&nbsp; </li>


<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'> <p
style="margin-bottom: 14"> <a style="color: #333366; text-decoration: underline;
text-underline: single"
href="http://rsim.cs.uiuc.edu/Pubs/isca05.pdf">Exploiting Structural Duplication
for Lifetime Reliability Enhancement</a>, <span class=SpellE>Jayanth
Srinivasan</span>, Sarita V. Adve, Pradip Bose, Jude A. Rivers<i>, </i>
<i> the Proceedings of the 32nd International Symposium on Computer
Architecture (ISCA'05) </i>June 2005. (Corrected version.)</li>
						      
						   
<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'> <p
style="margin-bottom: 14"><a href="http://rsim.cs.uiuc.edu/Pubs/05dsn.pdf">SoftArch: An Architecture
Level Tool for Modeling and Analyzing Soft Errors</a>, X. Li, S. V. Adve, P.
Bose, and J. A.  Rivers, in the <i>Proceedings of the International
Conference on Dependable Systems and Networks (DSN),</i> June 2005.</li>

<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'> <p
style="margin-bottom: 14"> <span style="background-color: #FFFFFF;
background-position: 0% 0%"> <a href="http://rsim.cs.uiuc.edu/Pubs/05selse.pdf">SER Scaling Analysis of
a Modern Superscalar Processor with SoftArch</a></span><span style="background:
#FFFFFF">, X. Li, S. V. Adve, P. Bose, and J. A. Rivers, <i>Proceedings of the
1<sup>st</sup> </i></span><i><span style="background: #FFFFFF">Workshop on the
System Effects of Logic Soft</span></i><span style="background: #FFFFFF">
<i>Errors (SELSE)</i>, April 2005.</span></li>


<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'> <p
style="margin-bottom: 14"><a href="http://rsim.cs.uiuc.edu/Pubs/waci.pdf">A
Reliability Odometer - Lemon Check Your Processor</a>, J. Srinivasan, S. V.
Adve, P. Bose, and J. A. Rivers, <i>Wild and Crazy Ideas Session at the 11th
International Conference on Architectural Support for Programming Languages and
Operating Systems (ASPLOS-XI), </i> October 2004.</li>

<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'> <a
href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_dsn.pdf" style="color:
#333366; text-decoration: underline; text-underline: single">The Impact of
Technology Scaling on Lifetime Reliability</a>, <span
class=SpellE>Jayanth</span> <span class=SpellE>Srinivasan</span>, Sarita V.
Adve, <span class=SpellE>Pradip</span> Bose, and Jude A. Rivers, <i> Proceedings
of International Conference on Dependable Systems and Networks (DSN '04)
</i>June 2004.<br> &nbsp; </li>

<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'> <a
href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_isca04.pdf" style="color:
#333366; text-decoration: underline; text-underline: single">The Case for
Lifetime Reliability-Aware Microprocessors</a>, <span
class=SpellE>Jayanth</span> <span class=SpellE>Srinivasan</span>, Sarita V.
Adve, <span class=SpellE>Pradip</span> Bose, and Jude A. Rivers, <i> Proceedings
of 31st International Symposium on Computer Architecture (ISCA '04) </i>June
2004.<br> &nbsp; </li>

<li class=MsoNormal style='mso-margin-top-alt:auto;mso-margin-bottom-alt:
auto;text-align:justify;mso-list:l2 level1 lfo3;tab-stops:list .5in'> <a
href="http://rsim.cs.uiuc.edu/Pubs/srinivasan_ics03.pdf" style="color: #333366;
text-decoration: underline; text-underline: single">Predictive Dynamic Thermal
Management for Multimedia <span class=GramE>Applications </span></a>, <span
class=SpellE>Jayanth</span> <span class=SpellE>Srinivasan</span> and Sarita V.
Adve, <i>Proceedings of the 17th Annual ACM International Conference on
Supercomputing (ICS '03)</i> June 2003, 109-120. <i>See <a
href="http://rsim.cs.uiuc.edu/Pubs/05wddd.pdf">correction in
WDDD'05</a>.</i><br> &nbsp; </li>


 <LI> <a href="http://rsim.cs.uiuc.edu/Pubs/srinivasan-ms-thesis.pdf"> Architectural Adaptation for Thermal Control </a>, Jayanth Srinivasan <i> M.S. Thesis,</i>
 December 2002. <p> </li>






 </UL>

  </td>
 </tr>
</table>

<p class=MsoNormal><span style='color:windowtext'>&nbsp;<o:p></o:p></span></p>

</div>

</body>

</html>
