{
  "module_name": "cik_reg.h",
  "hash_id": "a12a4f2a456f5d255eeb09bf096e82e4b4cbb49f7626f2e9f1f10da2a28108eb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/radeon/cik_reg.h",
  "human_readable_source": " \n#ifndef __CIK_REG_H__\n#define __CIK_REG_H__\n\n#define CIK_DIDT_IND_INDEX                        0xca00\n#define CIK_DIDT_IND_DATA                         0xca04\n\n#define CIK_DC_GPIO_HPD_MASK                      0x65b0\n#define CIK_DC_GPIO_HPD_A                         0x65b4\n#define CIK_DC_GPIO_HPD_EN                        0x65b8\n#define CIK_DC_GPIO_HPD_Y                         0x65bc\n\n#define CIK_GRPH_CONTROL                          0x6804\n#       define CIK_GRPH_DEPTH(x)                  (((x) & 0x3) << 0)\n#       define CIK_GRPH_DEPTH_8BPP                0\n#       define CIK_GRPH_DEPTH_16BPP               1\n#       define CIK_GRPH_DEPTH_32BPP               2\n#       define CIK_GRPH_NUM_BANKS(x)              (((x) & 0x3) << 2)\n#       define CIK_ADDR_SURF_2_BANK               0\n#       define CIK_ADDR_SURF_4_BANK               1\n#       define CIK_ADDR_SURF_8_BANK               2\n#       define CIK_ADDR_SURF_16_BANK              3\n#       define CIK_GRPH_Z(x)                      (((x) & 0x3) << 4)\n#       define CIK_GRPH_BANK_WIDTH(x)             (((x) & 0x3) << 6)\n#       define CIK_ADDR_SURF_BANK_WIDTH_1         0\n#       define CIK_ADDR_SURF_BANK_WIDTH_2         1\n#       define CIK_ADDR_SURF_BANK_WIDTH_4         2\n#       define CIK_ADDR_SURF_BANK_WIDTH_8         3\n#       define CIK_GRPH_FORMAT(x)                 (((x) & 0x7) << 8)\n \n#       define CIK_GRPH_FORMAT_INDEXED            0\n \n#       define CIK_GRPH_FORMAT_ARGB1555           0\n#       define CIK_GRPH_FORMAT_ARGB565            1\n#       define CIK_GRPH_FORMAT_ARGB4444           2\n#       define CIK_GRPH_FORMAT_AI88               3\n#       define CIK_GRPH_FORMAT_MONO16             4\n#       define CIK_GRPH_FORMAT_BGRA5551           5\n \n#       define CIK_GRPH_FORMAT_ARGB8888           0\n#       define CIK_GRPH_FORMAT_ARGB2101010        1\n#       define CIK_GRPH_FORMAT_32BPP_DIG          2\n#       define CIK_GRPH_FORMAT_8B_ARGB2101010     3\n#       define CIK_GRPH_FORMAT_BGRA1010102        4\n#       define CIK_GRPH_FORMAT_8B_BGRA1010102     5\n#       define CIK_GRPH_FORMAT_RGB111110          6\n#       define CIK_GRPH_FORMAT_BGR101111          7\n#       define CIK_GRPH_BANK_HEIGHT(x)            (((x) & 0x3) << 11)\n#       define CIK_ADDR_SURF_BANK_HEIGHT_1        0\n#       define CIK_ADDR_SURF_BANK_HEIGHT_2        1\n#       define CIK_ADDR_SURF_BANK_HEIGHT_4        2\n#       define CIK_ADDR_SURF_BANK_HEIGHT_8        3\n#       define CIK_GRPH_TILE_SPLIT(x)             (((x) & 0x7) << 13)\n#       define CIK_ADDR_SURF_TILE_SPLIT_64B       0\n#       define CIK_ADDR_SURF_TILE_SPLIT_128B      1\n#       define CIK_ADDR_SURF_TILE_SPLIT_256B      2\n#       define CIK_ADDR_SURF_TILE_SPLIT_512B      3\n#       define CIK_ADDR_SURF_TILE_SPLIT_1KB       4\n#       define CIK_ADDR_SURF_TILE_SPLIT_2KB       5\n#       define CIK_ADDR_SURF_TILE_SPLIT_4KB       6\n#       define CIK_GRPH_MACRO_TILE_ASPECT(x)      (((x) & 0x3) << 18)\n#       define CIK_ADDR_SURF_MACRO_TILE_ASPECT_1  0\n#       define CIK_ADDR_SURF_MACRO_TILE_ASPECT_2  1\n#       define CIK_ADDR_SURF_MACRO_TILE_ASPECT_4  2\n#       define CIK_ADDR_SURF_MACRO_TILE_ASPECT_8  3\n#       define CIK_GRPH_ARRAY_MODE(x)             (((x) & 0x7) << 20)\n#       define CIK_GRPH_ARRAY_LINEAR_GENERAL      0\n#       define CIK_GRPH_ARRAY_LINEAR_ALIGNED      1\n#       define CIK_GRPH_ARRAY_1D_TILED_THIN1      2\n#       define CIK_GRPH_ARRAY_2D_TILED_THIN1      4\n#       define CIK_GRPH_PIPE_CONFIG(x)\t\t (((x) & 0x1f) << 24)\n#       define CIK_ADDR_SURF_P2\t\t\t 0\n#       define CIK_ADDR_SURF_P4_8x16\t\t 4\n#       define CIK_ADDR_SURF_P4_16x16\t\t 5\n#       define CIK_ADDR_SURF_P4_16x32\t\t 6\n#       define CIK_ADDR_SURF_P4_32x32\t\t 7\n#       define CIK_ADDR_SURF_P8_16x16_8x16\t 8\n#       define CIK_ADDR_SURF_P8_16x32_8x16\t 9\n#       define CIK_ADDR_SURF_P8_32x32_8x16\t 10\n#       define CIK_ADDR_SURF_P8_16x32_16x16\t 11\n#       define CIK_ADDR_SURF_P8_32x32_16x16\t 12\n#       define CIK_ADDR_SURF_P8_32x32_16x32\t 13\n#       define CIK_ADDR_SURF_P8_32x64_32x32\t 14\n#       define CIK_GRPH_MICRO_TILE_MODE(x)       (((x) & 0x7) << 29)\n#       define CIK_DISPLAY_MICRO_TILING          0\n#       define CIK_THIN_MICRO_TILING             1\n#       define CIK_DEPTH_MICRO_TILING            2\n#       define CIK_ROTATED_MICRO_TILING          4\n\n \n#define CIK_CUR_CONTROL                           0x6998\n#       define CIK_CURSOR_EN                      (1 << 0)\n#       define CIK_CURSOR_MODE(x)                 (((x) & 0x3) << 8)\n#       define CIK_CURSOR_MONO                    0\n#       define CIK_CURSOR_24_1                    1\n#       define CIK_CURSOR_24_8_PRE_MULT           2\n#       define CIK_CURSOR_24_8_UNPRE_MULT         3\n#       define CIK_CURSOR_2X_MAGNIFY              (1 << 16)\n#       define CIK_CURSOR_FORCE_MC_ON             (1 << 20)\n#       define CIK_CURSOR_URGENT_CONTROL(x)       (((x) & 0x7) << 24)\n#       define CIK_CURSOR_URGENT_ALWAYS           0\n#       define CIK_CURSOR_URGENT_1_8              1\n#       define CIK_CURSOR_URGENT_1_4              2\n#       define CIK_CURSOR_URGENT_3_8              3\n#       define CIK_CURSOR_URGENT_1_2              4\n#define CIK_CUR_SURFACE_ADDRESS                   0x699c\n#       define CIK_CUR_SURFACE_ADDRESS_MASK       0xfffff000\n#define CIK_CUR_SIZE                              0x69a0\n#define CIK_CUR_SURFACE_ADDRESS_HIGH              0x69a4\n#define CIK_CUR_POSITION                          0x69a8\n#define CIK_CUR_HOT_SPOT                          0x69ac\n#define CIK_CUR_COLOR1                            0x69b0\n#define CIK_CUR_COLOR2                            0x69b4\n#define CIK_CUR_UPDATE                            0x69b8\n#       define CIK_CURSOR_UPDATE_PENDING          (1 << 0)\n#       define CIK_CURSOR_UPDATE_TAKEN            (1 << 1)\n#       define CIK_CURSOR_UPDATE_LOCK             (1 << 16)\n#       define CIK_CURSOR_DISABLE_MULTIPLE_UPDATE (1 << 24)\n\n#define CIK_ALPHA_CONTROL                         0x6af0\n#       define CIK_CURSOR_ALPHA_BLND_ENA          (1 << 1)\n\n#define CIK_LB_DATA_FORMAT                        0x6b00\n#       define CIK_INTERLEAVE_EN                  (1 << 3)\n\n#define CIK_LB_DESKTOP_HEIGHT                     0x6b0c\n\n#define SQ_IND_INDEX\t\t\t\t\t0x8DE0\n#define SQ_CMD\t\t\t\t\t\t0x8DEC\n#define SQ_IND_DATA\t\t\t\t\t0x8DE4\n\n \n#define TCP_WATCH0_ADDR_H\t\t\t\t(0x32A0*4)\n#define TCP_WATCH1_ADDR_H\t\t\t\t(0x32A3*4)\n#define TCP_WATCH2_ADDR_H\t\t\t\t(0x32A6*4)\n#define TCP_WATCH3_ADDR_H\t\t\t\t(0x32A9*4)\n#define TCP_WATCH0_ADDR_L\t\t\t\t(0x32A1*4)\n#define TCP_WATCH1_ADDR_L\t\t\t\t(0x32A4*4)\n#define TCP_WATCH2_ADDR_L\t\t\t\t(0x32A7*4)\n#define TCP_WATCH3_ADDR_L\t\t\t\t(0x32AA*4)\n#define TCP_WATCH0_CNTL\t\t\t\t\t(0x32A2*4)\n#define TCP_WATCH1_CNTL\t\t\t\t\t(0x32A5*4)\n#define TCP_WATCH2_CNTL\t\t\t\t\t(0x32A8*4)\n#define TCP_WATCH3_CNTL\t\t\t\t\t(0x32AB*4)\n\n#define CPC_INT_CNTL\t\t\t\t\t0xC2D0\n\n#define CP_HQD_IQ_RPTR\t\t\t\t\t0xC970u\n#define SDMA0_RLC0_RB_CNTL\t\t\t\t0xD400u\n#define\tSDMA_RB_VMID(x)\t\t\t\t\t(x << 24)\n#define\tSDMA0_RLC0_RB_BASE\t\t\t\t0xD404u\n#define\tSDMA0_RLC0_RB_BASE_HI\t\t\t\t0xD408u\n#define\tSDMA0_RLC0_RB_RPTR\t\t\t\t0xD40Cu\n#define\tSDMA0_RLC0_RB_WPTR\t\t\t\t0xD410u\n#define\tSDMA0_RLC0_RB_WPTR_POLL_CNTL\t\t\t0xD414u\n#define\tSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI\t\t\t0xD418u\n#define\tSDMA0_RLC0_RB_WPTR_POLL_ADDR_LO\t\t\t0xD41Cu\n#define\tSDMA0_RLC0_RB_RPTR_ADDR_HI\t\t\t0xD420u\n#define\tSDMA0_RLC0_RB_RPTR_ADDR_LO\t\t\t0xD424u\n#define\tSDMA0_RLC0_IB_CNTL\t\t\t\t0xD428u\n#define\tSDMA0_RLC0_IB_RPTR\t\t\t\t0xD42Cu\n#define\tSDMA0_RLC0_IB_OFFSET\t\t\t\t0xD430u\n#define\tSDMA0_RLC0_IB_BASE_LO\t\t\t\t0xD434u\n#define\tSDMA0_RLC0_IB_BASE_HI\t\t\t\t0xD438u\n#define\tSDMA0_RLC0_IB_SIZE\t\t\t\t0xD43Cu\n#define\tSDMA0_RLC0_SKIP_CNTL\t\t\t\t0xD440u\n#define\tSDMA0_RLC0_CONTEXT_STATUS\t\t\t0xD444u\n#define\tSDMA_RLC_IDLE\t\t\t\t\t(1 << 2)\n#define\tSDMA0_RLC0_DOORBELL\t\t\t\t0xD448u\n#define\tSDMA_OFFSET(x)\t\t\t\t\t(x << 0)\n#define\tSDMA_DB_ENABLE\t\t\t\t\t(1 << 28)\n#define\tSDMA0_RLC0_VIRTUAL_ADDR\t\t\t\t0xD49Cu\n#define\tSDMA_ATC\t\t\t\t\t(1 << 0)\n#define\tSDMA_VA_PTR32\t\t\t\t\t(1 << 4)\n#define\tSDMA_VA_SHARED_BASE(x)\t\t\t\t(x << 8)\n#define\tSDMA0_RLC0_APE1_CNTL\t\t\t\t0xD4A0u\n#define\tSDMA0_RLC0_DOORBELL_LOG\t\t\t\t0xD4A4u\n#define\tSDMA0_RLC0_WATERMARK\t\t\t\t0xD4A8u\n#define\tSDMA0_CNTL\t\t\t\t\t0xD010\n#define\tSDMA1_CNTL\t\t\t\t\t0xD810\n\nenum {\n\tMAX_TRAPID = 8,\t\t \n\tMAX_WATCH_ADDRESSES = 4\n};\n\nenum {\n\tADDRESS_WATCH_REG_ADDR_HI = 0,\n\tADDRESS_WATCH_REG_ADDR_LO,\n\tADDRESS_WATCH_REG_CNTL,\n\tADDRESS_WATCH_REG_MAX\n};\n\nenum {\t\t\t\t \n\tADDRESS_WATCH_REG_CNTL_ATC_BIT = 0x10000000UL,\n\tADDRESS_WATCH_REG_CNTL_DEFAULT_MASK = 0x00FFFFFF,\n\tADDRESS_WATCH_REG_ADDLOW_MASK_EXTENSION = 0x03000000,\n\t \n\tADDRESS_WATCH_REG_ADDLOW_SHIFT = 6,\n\tADDRESS_WATCH_REG_ADDHIGH_MASK = 0xFFFF\n};\n\nunion TCP_WATCH_CNTL_BITS {\n\tstruct {\n\t\tuint32_t mask:24;\n\t\tuint32_t vmid:4;\n\t\tuint32_t atc:1;\n\t\tuint32_t mode:2;\n\t\tuint32_t valid:1;\n\t} bitfields, bits;\n\tuint32_t u32All;\n\tsigned int i32All;\n\tfloat f32All;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}