MIG: 18:02:24 : xml_input_file: board.prj
MIG: 18:02:24 : Absolute path of xml_input_file: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/board.prj
MIG: 18:02:24 : xml_input_file: board.prj
MIG: 18:02:24 : Absolute path of xml_input_file: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/board.prj
MIG: 18:02:24 : In updateAllModelParams
MIG: 18:02:24 : ################# RUNNING MIG BATCH ###################
MIG: 18:02:24 : Writing IN file for 'mainsoc_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0
MIG: 18:02:24 : synp_flow:  -- synthesis_mode: Other
MIG: 18:02:24 : outputDirectory: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/_tmp/
MIG: 18:02:24 : vivado_mode: xpg_bd
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 1
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 : isPortInterface: 0
MIG: 18:02:24 :  locked false  
MIG: 18:02:24 : HDL Language: Verilog
MIG: 18:02:24 : compInfo: true
MIG: 18:02:24 : Vivado Options xc7k70t fbg676 -1
MIG: 18:02:24 : 1: xc7k70t 2: fbg676 3: -1
MIG: 18:02:24 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:02:24 : xilinx_path: /opt/Xilinx/Vivado/2017.3/ids_lite/ISE
MIG: 18:02:24 : I am in catch area
MIG: 18:02:24 : Running /opt/Xilinx/Vivado/2017.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.in -cg_exc_out /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.out ... 
MIG: 18:02:34 : XML_INPUT_FILE: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/board.prj
MIG: 18:02:34 : Component_Name: mainsoc_mig_7series_0_0
MIG: 18:02:34 : Moving mainsoc_mig_7series_0_0.veo ...
MIG: 18:02:34 : Moving mainsoc_mig_7series_0_0_xmdf.tcl ...
MIG: 18:02:34 : Moving mainsoc_mig_7series_0_0 ...
MIG: 18:02:34 : XGUI hdlLanguage: Verilog
MIG: 18:02:34 : xgui vivado_mode: xpg_bd
MIG: 18:02:34 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:02:34 : Reading /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/mainsoc_mig_7series_0_0/user_design/rtl/mainsoc_mig_7series_0_0_mig.v ...
MIG: 18:02:35 : 1
MIG: 18:02:35 : Inside fn mem: DDR3
MIG: 18:02:35 : detect_uiclk: 100000000
MIG: 18:02:35 : cntrl:  memtype: DDR3
MIG: 18:02:35 : 800
MIG: 18:02:35 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:02:35 : 
MIG: 18:02:35 : 1
MIG: 18:02:35 : 100000000
MIG: 18:02:35 : 
MIG: 18:02:35 :  polarity_value: 0
MIG: 18:02:35 : ACTIVE_HIGH
MIG: 18:02:35 : 
MIG: 18:02:35 : cntrl:  memtype: DDR3
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:02:35 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:02:35 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:02:35 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 18:02:35 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:02:35 : 4
MIG: 18:02:35 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 18:02:35 : 32
MIG: 18:02:35 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 18:02:35 : 4
MIG: 18:02:35 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 18:02:35 : 2
MIG: 18:02:35 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 18:02:35 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: ECC ==> OFF
MIG: 18:02:35 : 32
MIG: 18:02:35 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 18:02:35 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:02:35 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:02:35 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 18:02:35 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:02:35 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:02:35 : 15
MIG: 18:02:35 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:02:35 : 29
MIG: 18:02:35 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:02:35 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:02:35 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:02:35 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:02:35 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:02:35 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:02:35 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:02:35 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:02:35 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:02:35 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:02:35 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:02:35 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:02:35 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 18:02:35 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 18:02:35 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:02:35 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:02:35 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:02:35 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:02:35 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 18:02:35 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 18:02:35 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:02:35 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 315.0
MIG: 18:02:35 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:02:35 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:02:35 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:02:35 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:02:35 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:02:35 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:02:35 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:02:35 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:02:35 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 18:02:35 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 18:02:35 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 18:02:35 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:02:35 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:02:35 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 18:02:35 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:02:35 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:02:35 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:02:35 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:02:35 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:02:35 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:02:35 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:02:35 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 18:02:35 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:02:35 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:02:35 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0001
MIG: 18:02:35 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0111
MIG: 18:02:35 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:02:35 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h4F3_FEF_EC4_3FB
MIG: 18:02:35 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_3F7_3FD_1FF
MIG: 18:02:35 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 18:02:35 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_036_037_021_030_016_031_035_026_027_03A_012_034_025_029_028
MIG: 18:02:35 :  Invalid Param: DDR3_BANK_MAP ==> 36'h020_019_01B
MIG: 18:02:35 :  Invalid Param: DDR3_CAS_MAP ==> 12'h023
MIG: 18:02:35 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:02:35 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_017
MIG: 18:02:35 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_02A
MIG: 18:02:35 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_02B
MIG: 18:02:35 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:02:35 :  Invalid Param: DDR3_RAS_MAP ==> 12'h022
MIG: 18:02:35 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 18:02:35 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_00_12
MIG: 18:02:35 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h127_128_125_124_122_121_129_126
MIG: 18:02:35 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h009_001_006_003_008_005_004_000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h110_117_119_113_112_116_114_118
MIG: 18:02:35 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h107_102_104_103_100_108_106_101
MIG: 18:02:35 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_105_115_007_120
MIG: 18:02:35 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:02:35 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:02:35 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:02:35 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:02:35 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:02:35 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 18:02:35 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:02:35 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:02:35 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:02:35 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:02:35 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:02:35 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:02:35 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:02:35 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:02:35 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:02:35 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:02:35 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:02:35 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:02:35 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:02:35 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MAINSOC_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:02:35 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MAINSOC_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:02:35 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:02:35 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 18:02:35 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:02:35 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 18:02:35 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:02:35 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:02:35 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:02:35 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:02:35 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:02:35 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:02:35 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:02:35 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:02:35 : 4
MIG: 18:02:35 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:02:35 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 18:02:35 : 1073741824
MIG: 18:02:35 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:02:35 : 30
MIG: 18:02:35 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 18:02:35 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:02:35 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:02:35 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "ROUND_ROBIN"
MIG: 18:02:35 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:02:35 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:02:35 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:02:35 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:02:35 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:02:35 : 
MIG: 18:02:35 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:02:35 : 
MIG: 18:02:35 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:02:35 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:02:35 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 18:02:35 : NOBUF
MIG: 18:02:35 : NOBUF
MIG: 18:02:35 : 
MIG: 18:02:35 : Same Interface
MIG: 18:03:24 : xml_input_file: board.prj
MIG: 18:03:24 : Absolute path of xml_input_file: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/board.prj
MIG: 18:03:24 : In updateAllModelParams
MIG: 18:03:24 : IGN:     <ModuleName>mb_system_mig_7series_0_1</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 18:03:24 : IGN:         <InputClkFreq>100</InputClkFreq> <==>         <InputClkFreq>100</InputClkFreq> 
MIG: 18:03:24 : XGUI hdlLanguage: Verilog
MIG: 18:03:24 : xgui vivado_mode: xpg_bd
MIG: 18:03:24 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:03:24 : Reading /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/mainsoc_mig_7series_0_0/user_design/rtl/mainsoc_mig_7series_0_0_mig.v ...
MIG: 18:03:25 : 
MIG: 18:03:25 : Inside fn mem: DDR3
MIG: 18:03:25 : detect_uiclk: 100000000
MIG: 18:03:25 : cntrl:  memtype: DDR3
MIG: 18:03:25 : 
MIG: 18:03:25 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:03:25 : 
MIG: 18:03:25 : 
MIG: 18:03:25 : 
MIG: 18:03:25 : 
MIG: 18:03:25 :  polarity_value: 0
MIG: 18:03:25 : 
MIG: 18:03:25 : 
MIG: 18:03:25 : cntrl:  memtype: DDR3
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:03:25 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:03:25 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 18:03:25 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 18:03:25 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 18:03:25 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: ECC ==> OFF
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 18:03:25 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:03:25 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:03:25 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 18:03:25 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:03:25 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:03:25 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:03:25 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:03:25 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:03:25 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:03:25 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:03:25 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:03:25 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:03:25 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:03:25 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:03:25 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:03:25 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:03:25 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 18:03:25 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 18:03:25 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:03:25 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:03:25 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:03:25 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:03:25 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 10000
MIG: 18:03:25 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 18:03:25 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:03:25 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 315.0
MIG: 18:03:25 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:03:25 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:03:25 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:03:25 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 18:03:25 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:03:25 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 18:03:25 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:03:25 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:03:25 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 18:03:25 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 18:03:25 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 18:03:25 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:03:25 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:03:25 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 18:03:25 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:03:25 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:03:25 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:03:25 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:03:25 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:03:25 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:03:25 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:03:25 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 18:03:25 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:03:25 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:03:25 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0001
MIG: 18:03:25 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0111
MIG: 18:03:25 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:03:25 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h4F3_FEF_EC4_3FB
MIG: 18:03:25 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_3F7_3FD_1FF
MIG: 18:03:25 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 18:03:25 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_036_037_021_030_016_031_035_026_027_03A_012_034_025_029_028
MIG: 18:03:25 :  Invalid Param: DDR3_BANK_MAP ==> 36'h020_019_01B
MIG: 18:03:25 :  Invalid Param: DDR3_CAS_MAP ==> 12'h023
MIG: 18:03:25 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:03:25 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_017
MIG: 18:03:25 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_02A
MIG: 18:03:25 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_02B
MIG: 18:03:25 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:03:25 :  Invalid Param: DDR3_RAS_MAP ==> 12'h022
MIG: 18:03:25 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 18:03:25 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_00_12
MIG: 18:03:25 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h127_128_125_124_122_121_129_126
MIG: 18:03:25 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h009_001_006_003_008_005_004_000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h110_117_119_113_112_116_114_118
MIG: 18:03:25 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h107_102_104_103_100_108_106_101
MIG: 18:03:25 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_105_115_007_120
MIG: 18:03:25 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:03:25 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:03:25 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:03:25 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:03:25 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:03:25 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 18:03:25 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:03:25 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:03:25 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:03:25 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:03:25 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:03:25 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:03:25 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:03:25 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:03:25 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:03:25 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:03:25 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:03:25 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:03:25 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:03:25 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MAINSOC_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:03:25 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MAINSOC_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:03:25 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:03:25 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 18:03:25 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:03:25 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 18:03:25 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:03:25 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:03:25 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:03:25 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:03:25 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:03:25 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:03:25 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:03:25 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 18:03:25 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 18:03:25 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 18:03:25 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:03:25 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "ROUND_ROBIN"
MIG: 18:03:25 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:03:25 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:03:25 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:03:25 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:03:25 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:03:25 : 
MIG: 18:03:25 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:03:25 : 
MIG: 18:03:25 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:03:25 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:03:25 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 18:03:25 : 
MIG: 18:03:25 : 
MIG: 18:03:25 : 
MIG: 18:03:25 : Same Interface
MIG: 18:04:11 : Running customizer.xit
MIG: 18:04:11 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 18:04:11 : Writing IN file for 'mainsoc_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/wachag/.Xil/Vivado-9865-dreadnought/coregen/mainsoc_mig_7series_0_0
MIG: 18:04:11 : synp_flow:  -- synthesis_mode: Other
MIG: 18:04:11 : outputDirectory: /home/wachag/.Xil/Vivado-9865-dreadnought/coregen/mainsoc_mig_7series_0_0/_tmp/
MIG: 18:04:11 : vivado_mode: xpg_bd
MIG: 18:04:11 :  locked false  
MIG: 18:04:11 : HDL Language: Verilog
MIG: 18:04:11 : compInfo: false
MIG: 18:04:11 : Vivado Options xc7k70t fbg676 -1
MIG: 18:04:11 : 1: xc7k70t 2: fbg676 3: -1
MIG: 18:04:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:04:11 : xilinx_path: /opt/Xilinx/Vivado/2017.3/ids_lite/ISE
MIG: 18:04:11 : I am in catch area
MIG: 18:04:11 : Running /opt/Xilinx/Vivado/2017.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/wachag/.Xil/Vivado-9865-dreadnought/coregen/mainsoc_mig_7series_0_0/xil_txt.in -cg_exc_out /home/wachag/.Xil/Vivado-9865-dreadnought/coregen/mainsoc_mig_7series_0_0/xil_txt.out ... 
MIG: 18:04:52 : Prasad before: xmlPropertyPrj -- board.prj
MIG: 18:04:52 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 18:04:52 : XML_INPUT_FILE: /home/wachag/.Xil/Vivado-9865-dreadnought/coregen/mainsoc_mig_7series_0_0/mig_a.prj
MIG: 18:04:52 : Component_Name: mainsoc_mig_7series_0_0
MIG: 18:04:52 : Moving mainsoc_mig_7series_0_0.veo ...
MIG: 18:04:52 : Moving mainsoc_mig_7series_0_0_xmdf.tcl ...
MIG: 18:04:52 : Moving mainsoc_mig_7series_0_0 ...
MIG: 18:04:52 : Sending back 0
MIG: 18:04:52 : xml_input_file: mig_a.prj
MIG: 18:04:52 : Absolute path of xml_input_file: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/mig_a.prj
MIG: 18:04:52 : xml_input_file: mig_a.prj
MIG: 18:04:52 : Absolute path of xml_input_file: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/mig_a.prj
MIG: 18:04:52 : In updateAllModelParams
MIG: 18:04:52 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 18:04:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:04:52 : XGUI hdlLanguage: Verilog
MIG: 18:04:52 : xgui vivado_mode: xpg_bd
MIG: 18:04:52 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 18:04:52 : Reading /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/mainsoc_mig_7series_0_0/user_design/rtl/mainsoc_mig_7series_0_0_mig.v ...
MIG: 18:04:53 : 
MIG: 18:04:53 : Inside fn mem: DDR3
MIG: 18:04:53 : detect_uiclk: 200000000
MIG: 18:04:53 : cntrl:  memtype: DDR3
MIG: 18:04:53 : 
MIG: 18:04:53 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 18:04:53 : 
MIG: 18:04:53 : 
MIG: 18:04:53 : 200000000
MIG: 18:04:53 : 
MIG: 18:04:53 :  polarity_value: 0
MIG: 18:04:53 : 
MIG: 18:04:53 : 
MIG: 18:04:53 : cntrl:  memtype: DDR3
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 18:04:53 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 18:04:53 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 4
MIG: 18:04:53 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 5
MIG: 18:04:53 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_DM_WIDTH ==> 4
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_DQ_WIDTH ==> 32
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_DQS_WIDTH ==> 4
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 2
MIG: 18:04:53 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: ECC ==> OFF
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_DATA_WIDTH ==> 32
MIG: 18:04:53 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 18:04:53 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 18:04:53 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "ROW_BANK_COLUMN"
MIG: 18:04:53 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 18:04:53 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 18:04:53 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 18:04:53 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 18:04:53 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 18:04:53 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 18:04:53 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 18:04:53 :  Invalid Param: DDR3_AL ==> "0"
MIG: 18:04:53 :  Invalid Param: DDR3_nAL ==> 0
MIG: 18:04:53 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 18:04:53 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 18:04:53 :  Invalid Param: DDR3_CL ==> 6
MIG: 18:04:53 :  Invalid Param: DDR3_CWL ==> 5
MIG: 18:04:53 :  Invalid Param: DDR3_OUTPUT_DRV ==> "LOW"
MIG: 18:04:53 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 18:04:53 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 18:04:53 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 18:04:53 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 18:04:53 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 18:04:53 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 18:04:53 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 18:04:53 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 18:04:53 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 315.0
MIG: 18:04:53 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 18:04:53 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 18:04:53 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 18:04:53 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 4
MIG: 18:04:53 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 18:04:53 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 18:04:53 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 18:04:53 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 18:04:53 :  Invalid Param: DDR3_tFAW ==> 35000
MIG: 18:04:53 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 18:04:53 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 18:04:53 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 18:04:53 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 18:04:53 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 18:04:53 :  Invalid Param: DDR3_tRRD ==> 6000
MIG: 18:04:53 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 18:04:53 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 18:04:53 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 18:04:53 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 18:04:53 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 18:04:53 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 18:04:53 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0111
MIG: 18:04:53 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 18:04:53 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 18:04:53 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b0001
MIG: 18:04:53 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0111
MIG: 18:04:53 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 18:04:53 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h4F3_FEF_EC4_3FB
MIG: 18:04:53 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_3F7_3FD_1FF
MIG: 18:04:53 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_01
MIG: 18:04:53 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_036_037_021_030_016_031_035_026_027_03A_012_034_025_029_028
MIG: 18:04:53 :  Invalid Param: DDR3_BANK_MAP ==> 36'h020_019_01B
MIG: 18:04:53 :  Invalid Param: DDR3_CAS_MAP ==> 12'h023
MIG: 18:04:53 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 18:04:53 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_017
MIG: 18:04:53 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_02A
MIG: 18:04:53 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_02B
MIG: 18:04:53 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 18:04:53 :  Invalid Param: DDR3_RAS_MAP ==> 12'h022
MIG: 18:04:53 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 18:04:53 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_10_11_00_12
MIG: 18:04:53 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h127_128_125_124_122_121_129_126
MIG: 18:04:53 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h009_001_006_003_008_005_004_000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h110_117_119_113_112_116_114_118
MIG: 18:04:53 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h107_102_104_103_100_108_106_101
MIG: 18:04:53 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_105_115_007_120
MIG: 18:04:53 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 18:04:53 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 18:04:53 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 18:04:53 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 18:04:53 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 18:04:53 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 18:04:53 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 18:04:53 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 18:04:53 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 18:04:53 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 18:04:53 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 18:04:53 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 18:04:53 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 18:04:53 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 18:04:53 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 18:04:53 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 18:04:53 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 18:04:53 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 18:04:53 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 18:04:53 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MAINSOC_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 18:04:53 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MAINSOC_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 18:04:53 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 18:04:53 :  Invalid Param: DDR3_REFCLK_TYPE ==> "NO_BUFFER"
MIG: 18:04:53 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 18:04:53 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 18:04:53 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 18:04:53 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 18:04:53 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 18:04:53 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 18:04:53 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 18:04:53 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 18:04:53 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 18:04:53 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 18:04:53 : 2
MIG: 18:04:53 :  Valid Param: DDR3_nCK_PER_CLK ==> 2
MIG: 18:04:53 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: C_S_AXI_MEM_SIZE ==> 1073741824
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 30
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 18:04:53 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 2
MIG: 18:04:53 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 18:04:53 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "ROUND_ROBIN"
MIG: 18:04:53 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 18:04:53 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 18:04:53 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 18:04:53 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 18:04:53 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 18:04:53 : 
MIG: 18:04:53 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 18:04:53 : 
MIG: 18:04:53 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 18:04:53 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 18:04:53 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 18:04:53 : 
MIG: 18:04:53 : 
MIG: 18:04:53 : 
MIG: 18:04:53 : Same Interface
MIG: 18:21:42 : Running synthesis.xit
MIG: 18:21:42 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 18:21:42 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:21:43 : Running vlog_synth_rpr.xit
MIG: 18:21:43 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 18:21:43 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:21:43 : Running simulation.xit
MIG: 18:21:43 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 18:21:43 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:21:43 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:21:43 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 18:21:43 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:21:43 : Running implementation.xit
MIG: 18:21:43 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 18:21:43 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 19:17:53 : Running synthesis.xit
MIG: 19:17:53 : ################# RUNNING MIG BATCH ###################
MIG: 19:17:53 : Writing IN file for 'mainsoc_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0
MIG: 19:17:53 : synp_flow:  -- synthesis_mode: Other
MIG: 19:17:53 : outputDirectory: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/_tmp/
MIG: 19:17:53 : vivado_mode: xpg_bd
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 1
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 : isPortInterface: 0
MIG: 19:17:53 :  locked false  
MIG: 19:17:53 : HDL Language: Verilog
MIG: 19:17:53 : compInfo: false
MIG: 19:17:53 : Vivado Options xc7k70t fbg676 -1
MIG: 19:17:53 : 1: xc7k70t 2: fbg676 3: -1
MIG: 19:17:53 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 19:17:53 : xilinx_path: /opt/Xilinx/Vivado/2017.3/ids_lite/ISE
MIG: 19:17:53 : I am in catch area
MIG: 19:17:53 : Running /opt/Xilinx/Vivado/2017.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.in -cg_exc_out /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.out ... 
MIG: 19:18:04 : XML_INPUT_FILE: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/mig_a.prj
MIG: 19:18:04 : Component_Name: mainsoc_mig_7series_0_0
MIG: 19:18:04 : Moving mainsoc_mig_7series_0_0.veo ...
MIG: 19:18:04 : Moving mainsoc_mig_7series_0_0_xmdf.tcl ...
MIG: 19:18:04 : Moving mainsoc_mig_7series_0_0 ...
MIG: 19:18:04 : Running vlog_synth_rpr.xit
MIG: 19:18:04 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 19:18:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 19:18:04 : Running simulation.xit
MIG: 19:18:04 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 19:18:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 19:18:04 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 19:18:04 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 19:18:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 19:18:04 : Running implementation.xit
MIG: 19:18:04 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 19:18:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:25:01 : Running synthesis.xit
MIG: 21:25:01 : ################# RUNNING MIG BATCH ###################
MIG: 21:25:01 : Writing IN file for 'mainsoc_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0
MIG: 21:25:01 : synp_flow:  -- synthesis_mode: Other
MIG: 21:25:01 : outputDirectory: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/_tmp/
MIG: 21:25:01 : vivado_mode: xpg_bd
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 1
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 : isPortInterface: 0
MIG: 21:25:01 :  locked false  
MIG: 21:25:01 : HDL Language: Verilog
MIG: 21:25:01 : compInfo: false
MIG: 21:25:01 : Vivado Options xc7k70t fbg676 -1
MIG: 21:25:01 : 1: xc7k70t 2: fbg676 3: -1
MIG: 21:25:01 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 21:25:01 : xilinx_path: /opt/Xilinx/Vivado/2017.3/ids_lite/ISE
MIG: 21:25:01 : I am in catch area
MIG: 21:25:01 : Running /opt/Xilinx/Vivado/2017.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.in -cg_exc_out /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.out ... 
MIG: 21:25:12 : XML_INPUT_FILE: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/mig_a.prj
MIG: 21:25:12 : Component_Name: mainsoc_mig_7series_0_0
MIG: 21:25:12 : Moving mainsoc_mig_7series_0_0.veo ...
MIG: 21:25:12 : Moving mainsoc_mig_7series_0_0_xmdf.tcl ...
MIG: 21:25:12 : Moving mainsoc_mig_7series_0_0 ...
MIG: 21:25:12 : Running vlog_synth_rpr.xit
MIG: 21:25:12 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 21:25:12 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:25:13 : Running simulation.xit
MIG: 21:25:13 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 21:25:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:25:13 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 21:25:13 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 21:25:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 21:25:13 : Running implementation.xit
MIG: 21:25:13 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 21:25:13 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:12:40 : Running synthesis.xit
MIG: 23:12:40 : ################# RUNNING MIG BATCH ###################
MIG: 23:12:40 : Writing IN file for 'mainsoc_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0
MIG: 23:12:40 : synp_flow:  -- synthesis_mode: Other
MIG: 23:12:40 : outputDirectory: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/_tmp/
MIG: 23:12:40 : vivado_mode: xpg_bd
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 1
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 : isPortInterface: 0
MIG: 23:12:40 :  locked false  
MIG: 23:12:40 : HDL Language: Verilog
MIG: 23:12:40 : compInfo: false
MIG: 23:12:40 : Vivado Options xc7k70t fbg676 -1
MIG: 23:12:40 : 1: xc7k70t 2: fbg676 3: -1
MIG: 23:12:40 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 23:12:40 : xilinx_path: /opt/Xilinx/Vivado/2017.3/ids_lite/ISE
MIG: 23:12:40 : I am in catch area
MIG: 23:12:40 : Running /opt/Xilinx/Vivado/2017.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.in -cg_exc_out /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.out ... 
MIG: 23:12:52 : XML_INPUT_FILE: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/mig_a.prj
MIG: 23:12:52 : Component_Name: mainsoc_mig_7series_0_0
MIG: 23:12:52 : Moving mainsoc_mig_7series_0_0.veo ...
MIG: 23:12:52 : Moving mainsoc_mig_7series_0_0_xmdf.tcl ...
MIG: 23:12:52 : Moving mainsoc_mig_7series_0_0 ...
MIG: 23:12:52 : Running vlog_synth_rpr.xit
MIG: 23:12:52 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 23:12:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:12:52 : Running simulation.xit
MIG: 23:12:52 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 23:12:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:12:52 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 23:12:52 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 23:12:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 23:12:52 : Running implementation.xit
MIG: 23:12:52 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 23:12:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 08:21:33 : Running synthesis.xit
MIG: 08:21:33 : ################# RUNNING MIG BATCH ###################
MIG: 08:21:33 : Writing IN file for 'mainsoc_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0
MIG: 08:21:33 : synp_flow:  -- synthesis_mode: Other
MIG: 08:21:33 : outputDirectory: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/_tmp/
MIG: 08:21:33 : vivado_mode: xpg_bd
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 1
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 : isPortInterface: 0
MIG: 08:21:33 :  locked false  
MIG: 08:21:33 : HDL Language: Verilog
MIG: 08:21:33 : compInfo: false
MIG: 08:21:33 : Vivado Options xc7k70t fbg676 -1
MIG: 08:21:33 : 1: xc7k70t 2: fbg676 3: -1
MIG: 08:21:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 08:21:33 : xilinx_path: /opt/Xilinx/Vivado/2017.3/ids_lite/ISE
MIG: 08:21:33 : I am in catch area
MIG: 08:21:33 : Running /opt/Xilinx/Vivado/2017.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.in -cg_exc_out /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.out ... 
MIG: 08:21:43 : XML_INPUT_FILE: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/mig_a.prj
MIG: 08:21:43 : Component_Name: mainsoc_mig_7series_0_0
MIG: 08:21:43 : Moving mainsoc_mig_7series_0_0.veo ...
MIG: 08:21:43 : Moving mainsoc_mig_7series_0_0_xmdf.tcl ...
MIG: 08:21:43 : Moving mainsoc_mig_7series_0_0 ...
MIG: 08:21:43 : Running vlog_synth_rpr.xit
MIG: 08:21:43 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 08:21:43 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 08:21:43 : Running simulation.xit
MIG: 08:21:43 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 08:21:43 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 08:21:43 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 08:21:43 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 08:21:43 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 08:21:44 : Running implementation.xit
MIG: 08:21:44 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 08:21:44 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:31:57 : Running synthesis.xit
MIG: 11:31:57 : ################# RUNNING MIG BATCH ###################
MIG: 11:31:57 : Writing IN file for 'mainsoc_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0
MIG: 11:31:57 : synp_flow:  -- synthesis_mode: Other
MIG: 11:31:57 : outputDirectory: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/_tmp/
MIG: 11:31:57 : vivado_mode: xpg_bd
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 1
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 : isPortInterface: 0
MIG: 11:31:57 :  locked false  
MIG: 11:31:57 : HDL Language: Verilog
MIG: 11:31:57 : compInfo: false
MIG: 11:31:57 : Vivado Options xc7k70t fbg676 -1
MIG: 11:31:57 : 1: xc7k70t 2: fbg676 3: -1
MIG: 11:31:57 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 11:31:57 : xilinx_path: /opt/Xilinx/Vivado/2017.3/ids_lite/ISE
MIG: 11:31:57 : I am in catch area
MIG: 11:31:57 : Running /opt/Xilinx/Vivado/2017.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.in -cg_exc_out /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.out ... 
MIG: 11:32:07 : XML_INPUT_FILE: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/mig_a.prj
MIG: 11:32:07 : Component_Name: mainsoc_mig_7series_0_0
MIG: 11:32:07 : Moving mainsoc_mig_7series_0_0.veo ...
MIG: 11:32:07 : Moving mainsoc_mig_7series_0_0_xmdf.tcl ...
MIG: 11:32:07 : Moving mainsoc_mig_7series_0_0 ...
MIG: 11:32:07 : Running vlog_synth_rpr.xit
MIG: 11:32:07 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 11:32:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:32:07 : Running simulation.xit
MIG: 11:32:07 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 11:32:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:32:07 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:32:07 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 11:32:07 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:32:08 : Running implementation.xit
MIG: 11:32:08 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 11:32:08 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:28:44 : Running synthesis.xit
MIG: 18:28:44 : ################# RUNNING MIG BATCH ###################
MIG: 18:28:44 : Writing IN file for 'mainsoc_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0
MIG: 18:28:44 : synp_flow:  -- synthesis_mode: Other
MIG: 18:28:44 : outputDirectory: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/_tmp/
MIG: 18:28:44 : vivado_mode: xpg_bd
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 1
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 : isPortInterface: 0
MIG: 18:28:44 :  locked false  
MIG: 18:28:44 : HDL Language: Verilog
MIG: 18:28:44 : compInfo: false
MIG: 18:28:44 : Vivado Options xc7k70t fbg676 -1
MIG: 18:28:44 : 1: xc7k70t 2: fbg676 3: -1
MIG: 18:28:44 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:28:44 : xilinx_path: /opt/Xilinx/Vivado/2017.3/ids_lite/ISE
MIG: 18:28:44 : I am in catch area
MIG: 18:28:44 : Running /opt/Xilinx/Vivado/2017.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.in -cg_exc_out /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.out ... 
MIG: 18:28:54 : XML_INPUT_FILE: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/mig_a.prj
MIG: 18:28:54 : Component_Name: mainsoc_mig_7series_0_0
MIG: 18:28:54 : Moving mainsoc_mig_7series_0_0.veo ...
MIG: 18:28:54 : Moving mainsoc_mig_7series_0_0_xmdf.tcl ...
MIG: 18:28:54 : Moving mainsoc_mig_7series_0_0 ...
MIG: 18:28:55 : Running vlog_synth_rpr.xit
MIG: 18:28:55 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 18:28:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:28:55 : Running simulation.xit
MIG: 18:28:55 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 18:28:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:28:55 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:28:55 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 18:28:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:28:55 : Running implementation.xit
MIG: 18:28:55 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 18:28:55 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:19:20 : Running synthesis.xit
MIG: 20:19:20 : ################# RUNNING MIG BATCH ###################
MIG: 20:19:20 : Writing IN file for 'mainsoc_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0
MIG: 20:19:20 : synp_flow:  -- synthesis_mode: Other
MIG: 20:19:20 : outputDirectory: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/_tmp/
MIG: 20:19:20 : vivado_mode: xpg_bd
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 1
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 : isPortInterface: 0
MIG: 20:19:20 :  locked false  
MIG: 20:19:20 : HDL Language: Verilog
MIG: 20:19:20 : compInfo: false
MIG: 20:19:20 : Vivado Options xc7k70t fbg676 -1
MIG: 20:19:20 : 1: xc7k70t 2: fbg676 3: -1
MIG: 20:19:20 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 20:19:20 : xilinx_path: /opt/Xilinx/Vivado/2017.3/ids_lite/ISE
MIG: 20:19:20 : I am in catch area
MIG: 20:19:20 : Running /opt/Xilinx/Vivado/2017.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.in -cg_exc_out /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.out ... 
MIG: 20:19:30 : XML_INPUT_FILE: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/mig_a.prj
MIG: 20:19:30 : Component_Name: mainsoc_mig_7series_0_0
MIG: 20:19:30 : Moving mainsoc_mig_7series_0_0.veo ...
MIG: 20:19:30 : Moving mainsoc_mig_7series_0_0_xmdf.tcl ...
MIG: 20:19:30 : Moving mainsoc_mig_7series_0_0 ...
MIG: 20:19:30 : Running vlog_synth_rpr.xit
MIG: 20:19:30 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 20:19:30 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:19:30 : Running simulation.xit
MIG: 20:19:30 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 20:19:30 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:19:30 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 20:19:31 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 20:19:31 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 20:19:31 : Running implementation.xit
MIG: 20:19:31 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 20:19:31 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:24:36 : Running synthesis.xit
MIG: 10:24:36 : ################# RUNNING MIG BATCH ###################
MIG: 10:24:36 : Writing IN file for 'mainsoc_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0
MIG: 10:24:36 : synp_flow:  -- synthesis_mode: Other
MIG: 10:24:36 : outputDirectory: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/_tmp/
MIG: 10:24:36 : vivado_mode: xpg_bd
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 1
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 : isPortInterface: 0
MIG: 10:24:36 :  locked false  
MIG: 10:24:36 : HDL Language: Verilog
MIG: 10:24:36 : compInfo: false
MIG: 10:24:36 : Vivado Options xc7k70t fbg676 -1
MIG: 10:24:36 : 1: xc7k70t 2: fbg676 3: -1
MIG: 10:24:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 10:24:36 : xilinx_path: /opt/Xilinx/Vivado/2017.3/ids_lite/ISE
MIG: 10:24:36 : I am in catch area
MIG: 10:24:36 : Running /opt/Xilinx/Vivado/2017.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.in -cg_exc_out /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.out ... 
MIG: 10:24:46 : XML_INPUT_FILE: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/mig_a.prj
MIG: 10:24:46 : Component_Name: mainsoc_mig_7series_0_0
MIG: 10:24:46 : Moving mainsoc_mig_7series_0_0.veo ...
MIG: 10:24:46 : Moving mainsoc_mig_7series_0_0_xmdf.tcl ...
MIG: 10:24:46 : Moving mainsoc_mig_7series_0_0 ...
MIG: 10:24:46 : Running vlog_synth_rpr.xit
MIG: 10:24:46 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 10:24:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:24:46 : Running simulation.xit
MIG: 10:24:46 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 10:24:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:24:46 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 10:24:46 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 10:24:46 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 10:24:47 : Running implementation.xit
MIG: 10:24:47 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 10:24:47 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:46:28 : Running synthesis.xit
MIG: 12:46:28 : ################# RUNNING MIG BATCH ###################
MIG: 12:46:28 : Writing IN file for 'mainsoc_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0
MIG: 12:46:28 : synp_flow:  -- synthesis_mode: Other
MIG: 12:46:28 : outputDirectory: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/_tmp/
MIG: 12:46:28 : vivado_mode: xpg_bd
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 1
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 : isPortInterface: 0
MIG: 12:46:28 :  locked false  
MIG: 12:46:28 : HDL Language: Verilog
MIG: 12:46:28 : compInfo: false
MIG: 12:46:28 : Vivado Options xc7k70t fbg676 -1
MIG: 12:46:28 : 1: xc7k70t 2: fbg676 3: -1
MIG: 12:46:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 12:46:28 : xilinx_path: /opt/Xilinx/Vivado/2017.3/ids_lite/ISE
MIG: 12:46:28 : I am in catch area
MIG: 12:46:28 : Running /opt/Xilinx/Vivado/2017.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.in -cg_exc_out /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.out ... 
MIG: 12:46:42 : XML_INPUT_FILE: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/mig_a.prj
MIG: 12:46:42 : Component_Name: mainsoc_mig_7series_0_0
MIG: 12:46:42 : Moving mainsoc_mig_7series_0_0.veo ...
MIG: 12:46:42 : Moving mainsoc_mig_7series_0_0_xmdf.tcl ...
MIG: 12:46:42 : Moving mainsoc_mig_7series_0_0 ...
MIG: 12:46:42 : Running vlog_synth_rpr.xit
MIG: 12:46:42 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 12:46:42 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:46:42 : Running simulation.xit
MIG: 12:46:42 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 12:46:42 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:46:42 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:46:42 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 12:46:42 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:46:43 : Running implementation.xit
MIG: 12:46:43 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 12:46:43 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:05:19 : Running synthesis.xit
MIG: 18:05:19 : ################# RUNNING MIG BATCH ###################
MIG: 18:05:19 : Writing IN file for 'mainsoc_mig_7series_0_0'...compDirPath: /opt/Xilinx/Vivado/2017.3/data/ip/xilinx/mig_7series_v4_0... instDirPath: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0
MIG: 18:05:19 : synp_flow:  -- synthesis_mode: Other
MIG: 18:05:19 : outputDirectory: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/_tmp/
MIG: 18:05:19 : vivado_mode: xpg_bd
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 1
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 : isPortInterface: 0
MIG: 18:05:19 :  locked false  
MIG: 18:05:19 : HDL Language: Verilog
MIG: 18:05:19 : compInfo: false
MIG: 18:05:19 : Vivado Options xc7k70t fbg676 -1
MIG: 18:05:19 : 1: xc7k70t 2: fbg676 3: -1
MIG: 18:05:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig
MIG: 18:05:19 : xilinx_path: /opt/Xilinx/Vivado/2017.3/ids_lite/ISE
MIG: 18:05:19 : I am in catch area
MIG: 18:05:19 : Running /opt/Xilinx/Vivado/2017.3/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_0/bin/lin64/mig -cg_exc_inp /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.in -cg_exc_out /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/xil_txt.out ... 
MIG: 18:05:28 : XML_INPUT_FILE: /home/wachag/Projects/kintex7/linux/hw/linuxsystem/linuxsystem.srcs/sources_1/bd/mainsoc/ip/mainsoc_mig_7series_0_0/mig_a.prj
MIG: 18:05:28 : Component_Name: mainsoc_mig_7series_0_0
MIG: 18:05:28 : Moving mainsoc_mig_7series_0_0.veo ...
MIG: 18:05:28 : Moving mainsoc_mig_7series_0_0_xmdf.tcl ...
MIG: 18:05:28 : Moving mainsoc_mig_7series_0_0 ...
MIG: 18:05:29 : Running vlog_synth_rpr.xit
MIG: 18:05:29 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 18:05:29 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:05:29 : Running simulation.xit
MIG: 18:05:29 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 18:05:29 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:05:29 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 18:05:29 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 18:05:29 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 18:05:29 : Running implementation.xit
MIG: 18:05:29 : IGN:     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> <==>     <ModuleName>mainsoc_mig_7series_0_0</ModuleName> 
MIG: 18:05:29 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
