# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab 4.srcs/sources_1/new/7seg_lookup.v" \
"../../../../Lab 4.srcs/sources_1/new/clk_div_disp.v" \
"../../../../Lab 4.srcs/sources_1/new/time_multiplexing_main.v" \
"../../../../Lab 4.srcs/sources_1/new/time_mux_state_machine.v" \
"../../../../Lab 4.srcs/sim_1/new/tb_time_multiplexing_main.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
