AArch64 MP+dmb.st+ctrlisb
"DMB.STdWW Rfe DpCtrlIsbdR Fre"
Cycle=Rfe DpCtrlIsbdR Fre DMB.STdWW
Relax=
Safe=Rfe Fre DMB.STdWW DpCtrlIsbdR
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=DMB.STdWW Rfe DpCtrlIsbdR Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0          | P1           ;
 MOV W0,#1   | LDR W0,[X1]  ;
 STR W0,[X1] | CBNZ W0,LC00 ;
 DMB ST      | LC00:        ;
 MOV W2,#1   | ISB          ;
 STR W2,[X3] | LDR W2,[X3]  ;
exists
(1:X0=1 /\ 1:X2=0)
