Timing Analyzer report for Testes_projeto
Wed Jun 16 17:07:31 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pin_name4'
 13. Slow 1200mV 85C Model Setup: 'divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 14. Slow 1200mV 85C Model Hold: 'pin_name4'
 15. Slow 1200mV 85C Model Hold: 'divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pin_name4'
 24. Slow 1200mV 0C Model Setup: 'divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 25. Slow 1200mV 0C Model Hold: 'pin_name4'
 26. Slow 1200mV 0C Model Hold: 'divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pin_name4'
 34. Fast 1200mV 0C Model Setup: 'divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 35. Fast 1200mV 0C Model Hold: 'pin_name4'
 36. Fast 1200mV 0C Model Hold: 'divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Testes_projeto                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------+
; Clock Name                                                                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                               ;
+-----------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------+
; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] } ;
; pin_name4                                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { pin_name4 }                                                                         ;
+-----------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                       ;
+------------+-----------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                        ; Note                                                  ;
+------------+-----------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+
; 160.0 MHz  ; 160.0 MHz       ; pin_name4                                                                         ;                                                       ;
; 403.71 MHz ; 253.42 MHz      ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                        ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pin_name4                                                                         ; -5.250 ; -126.109      ;
; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.477 ; -1.477        ;
+-----------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                         ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pin_name4                                                                         ; -1.245 ; -12.410       ;
; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.497  ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                          ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pin_name4                                                                         ; -3.000 ; -40.175       ;
; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.487 ; -7.995        ;
+-----------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pin_name4'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.250 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.219      ;
; -5.250 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.219      ;
; -5.250 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.219      ;
; -5.250 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.219      ;
; -5.250 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.219      ;
; -5.250 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.219      ;
; -5.250 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.219      ;
; -5.250 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.219      ;
; -5.250 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.219      ;
; -5.250 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.219      ;
; -5.250 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.219      ;
; -5.250 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.219      ;
; -5.232 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.201      ;
; -5.232 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.201      ;
; -5.232 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.201      ;
; -5.232 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.201      ;
; -5.232 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.201      ;
; -5.232 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.201      ;
; -5.232 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.201      ;
; -5.232 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.201      ;
; -5.232 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.201      ;
; -5.232 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.201      ;
; -5.232 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.201      ;
; -5.232 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.201      ;
; -5.223 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.192      ;
; -5.223 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.192      ;
; -5.223 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.192      ;
; -5.223 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.192      ;
; -5.223 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.192      ;
; -5.223 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.192      ;
; -5.223 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.192      ;
; -5.223 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.192      ;
; -5.223 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.192      ;
; -5.223 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.192      ;
; -5.223 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.192      ;
; -5.223 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.192      ;
; -5.220 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.189      ;
; -5.220 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.189      ;
; -5.220 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.189      ;
; -5.220 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.189      ;
; -5.220 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.189      ;
; -5.220 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.189      ;
; -5.220 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.189      ;
; -5.220 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.189      ;
; -5.220 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.189      ;
; -5.220 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.189      ;
; -5.220 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.189      ;
; -5.220 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.189      ;
; -5.173 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.138      ;
; -5.173 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.138      ;
; -5.173 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.138      ;
; -5.173 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.138      ;
; -5.173 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.138      ;
; -5.173 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.138      ;
; -5.173 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.138      ;
; -5.173 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.138      ;
; -5.173 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.138      ;
; -5.173 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.138      ;
; -5.173 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.138      ;
; -5.166 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 6.138      ;
; -5.137 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.106      ;
; -5.137 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.106      ;
; -5.137 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.106      ;
; -5.137 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.106      ;
; -5.137 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.106      ;
; -5.137 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.106      ;
; -5.137 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.106      ;
; -5.137 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.106      ;
; -5.137 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.106      ;
; -5.137 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.106      ;
; -5.137 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.106      ;
; -5.137 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.106      ;
; -5.107 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.076      ;
; -5.107 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.076      ;
; -5.107 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.076      ;
; -5.107 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.076      ;
; -5.107 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.076      ;
; -5.107 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.076      ;
; -5.107 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.076      ;
; -5.107 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.076      ;
; -5.107 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.076      ;
; -5.107 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.076      ;
; -5.107 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.076      ;
; -5.107 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.076      ;
; -5.075 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.040      ;
; -5.075 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.040      ;
; -5.075 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.040      ;
; -5.075 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.040      ;
; -5.075 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.040      ;
; -5.075 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.040      ;
; -5.075 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.040      ;
; -5.075 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.040      ;
; -5.075 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.040      ;
; -5.075 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.040      ;
; -5.075 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.056     ; 6.040      ;
; -5.072 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.041      ;
; -5.072 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.041      ;
; -5.072 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.041      ;
; -5.072 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.041      ;
; -5.072 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.052     ; 6.041      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                    ;
+--------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; -1.477 ; divisor_de_clock:inst|inst1 ; divisor_de_clock:inst|inst1 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.640     ; 0.858      ;
+--------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pin_name4'                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.245 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.169      ; 1.417      ;
; -1.236 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.169      ; 1.426      ;
; -1.105 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.169      ; 1.557      ;
; -1.096 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.169      ; 1.566      ;
; -0.965 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.169      ; 1.697      ;
; -0.956 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.169      ; 1.706      ;
; -0.825 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.169      ; 1.837      ;
; -0.816 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.169      ; 1.846      ;
; -0.726 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.169      ; 1.436      ;
; -0.685 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.169      ; 1.977      ;
; -0.676 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.169      ; 1.986      ;
; -0.595 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.169      ; 1.567      ;
; -0.586 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.169      ; 1.576      ;
; -0.545 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.169      ; 2.117      ;
; -0.536 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.169      ; 2.126      ;
; -0.455 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.169      ; 1.707      ;
; -0.446 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.169      ; 1.716      ;
; -0.430 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.194      ; 2.257      ;
; -0.421 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.194      ; 2.266      ;
; -0.315 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.169      ; 1.847      ;
; -0.306 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.169      ; 1.856      ;
; -0.290 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.194      ; 2.397      ;
; -0.281 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.194      ; 2.406      ;
; -0.175 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.169      ; 1.987      ;
; -0.166 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.169      ; 1.996      ;
; -0.150 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.194      ; 2.537      ;
; -0.141 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.194      ; 2.546      ;
; -0.035 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.169      ; 2.127      ;
; -0.026 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.169      ; 2.136      ;
; -0.010 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.194      ; 2.677      ;
; -0.001 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.194      ; 2.686      ;
; 0.089  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.194      ; 2.276      ;
; 0.105  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.169      ; 2.267      ;
; 0.130  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.194      ; 2.817      ;
; 0.139  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.194      ; 2.826      ;
; 0.220  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.194      ; 2.407      ;
; 0.229  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.194      ; 2.416      ;
; 0.270  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.194      ; 2.957      ;
; 0.279  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.194      ; 2.966      ;
; 0.360  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.194      ; 2.547      ;
; 0.369  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.194      ; 2.556      ;
; 0.500  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.194      ; 2.687      ;
; 0.509  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.194      ; 2.696      ;
; 0.640  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.194      ; 2.827      ;
; 0.649  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.194      ; 2.836      ;
; 0.775  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.036      ;
; 0.775  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.036      ;
; 0.775  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.036      ;
; 0.776  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.037      ;
; 0.776  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.037      ;
; 0.776  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.037      ;
; 0.776  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.037      ;
; 0.776  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.037      ;
; 0.777  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.038      ;
; 0.777  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.038      ;
; 0.778  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.039      ;
; 0.778  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.039      ;
; 0.779  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.040      ;
; 0.779  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.040      ;
; 0.780  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.194      ; 2.967      ;
; 0.789  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.194      ; 2.976      ;
; 0.793  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.054      ;
; 0.793  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.054      ;
; 0.793  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.054      ;
; 0.793  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.054      ;
; 0.794  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.055      ;
; 0.794  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.055      ;
; 0.794  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.055      ;
; 0.795  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.056      ;
; 0.796  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.057      ;
; 0.796  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.057      ;
; 0.877  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.169      ; 3.539      ;
; 0.920  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.194      ; 3.107      ;
; 1.102  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.101      ; 1.415      ;
; 1.111  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.101      ; 1.424      ;
; 1.122  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.056      ; 1.390      ;
; 1.122  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.056      ; 1.390      ;
; 1.124  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.055      ; 1.391      ;
; 1.124  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.055      ; 1.391      ;
; 1.124  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.055      ; 1.391      ;
; 1.125  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.055      ; 1.392      ;
; 1.125  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.056      ; 1.393      ;
; 1.130  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.056      ; 1.398      ;
; 1.130  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.056      ; 1.398      ;
; 1.131  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.055      ; 1.398      ;
; 1.132  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.055      ; 1.399      ;
; 1.133  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.056      ; 1.401      ;
; 1.134  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.055      ; 1.401      ;
; 1.139  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.056      ; 1.407      ;
; 1.139  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.056      ; 1.407      ;
; 1.140  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.055      ; 1.407      ;
; 1.141  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.055      ; 1.408      ;
; 1.141  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.055      ; 1.408      ;
; 1.141  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.055      ; 1.408      ;
; 1.141  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.056      ; 1.409      ;
; 1.141  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.056      ; 1.409      ;
; 1.141  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.056      ; 1.409      ;
; 1.142  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.056      ; 1.410      ;
; 1.143  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.055      ; 1.410      ;
; 1.149  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.055      ; 1.416      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                    ;
+-------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.497 ; divisor_de_clock:inst|inst1 ; divisor_de_clock:inst|inst1 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.049      ; 0.758      ;
+-------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                        ;
+------------+-----------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                        ; Note                                                  ;
+------------+-----------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+
; 170.39 MHz ; 170.39 MHz      ; pin_name4                                                                         ;                                                       ;
; 481.0 MHz  ; 269.98 MHz      ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                         ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pin_name4                                                                         ; -4.869 ; -116.954      ;
; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.079 ; -1.079        ;
+-----------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                          ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pin_name4                                                                         ; -1.174 ; -12.542       ;
; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.445  ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                           ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pin_name4                                                                         ; -3.000 ; -40.175       ;
; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.487 ; -6.456        ;
+-----------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pin_name4'                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.869 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.846      ;
; -4.869 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.846      ;
; -4.869 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.846      ;
; -4.869 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.846      ;
; -4.869 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.846      ;
; -4.869 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.846      ;
; -4.869 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.846      ;
; -4.869 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.846      ;
; -4.869 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.846      ;
; -4.869 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.846      ;
; -4.869 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.846      ;
; -4.869 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.846      ;
; -4.850 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.823      ;
; -4.850 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.823      ;
; -4.850 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.823      ;
; -4.850 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.823      ;
; -4.850 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.823      ;
; -4.850 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.823      ;
; -4.850 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.823      ;
; -4.850 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.823      ;
; -4.850 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.823      ;
; -4.850 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.823      ;
; -4.850 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.823      ;
; -4.848 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.825      ;
; -4.848 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.825      ;
; -4.848 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.825      ;
; -4.848 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.825      ;
; -4.848 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.825      ;
; -4.848 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.825      ;
; -4.848 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.825      ;
; -4.848 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.825      ;
; -4.848 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.825      ;
; -4.848 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.825      ;
; -4.848 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.825      ;
; -4.848 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.825      ;
; -4.845 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.044     ; 5.823      ;
; -4.834 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.811      ;
; -4.834 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.811      ;
; -4.834 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.811      ;
; -4.834 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.811      ;
; -4.834 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.811      ;
; -4.834 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.811      ;
; -4.834 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.811      ;
; -4.834 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.811      ;
; -4.834 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.811      ;
; -4.834 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.811      ;
; -4.834 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.811      ;
; -4.834 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.811      ;
; -4.767 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.740      ;
; -4.767 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.740      ;
; -4.767 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.740      ;
; -4.767 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.740      ;
; -4.767 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.740      ;
; -4.767 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.740      ;
; -4.767 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.740      ;
; -4.767 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.740      ;
; -4.767 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.740      ;
; -4.767 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.740      ;
; -4.767 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.740      ;
; -4.762 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.044     ; 5.740      ;
; -4.732 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.709      ;
; -4.732 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.709      ;
; -4.732 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.709      ;
; -4.732 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.709      ;
; -4.732 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.709      ;
; -4.732 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.709      ;
; -4.732 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.709      ;
; -4.732 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.709      ;
; -4.732 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.709      ;
; -4.732 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.709      ;
; -4.732 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.709      ;
; -4.732 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.709      ;
; -4.729 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.702      ;
; -4.729 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.702      ;
; -4.729 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.702      ;
; -4.729 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.702      ;
; -4.729 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.702      ;
; -4.729 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.702      ;
; -4.729 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.702      ;
; -4.729 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.702      ;
; -4.729 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.702      ;
; -4.729 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.702      ;
; -4.729 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.702      ;
; -4.724 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.044     ; 5.702      ;
; -4.706 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.683      ;
; -4.706 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.683      ;
; -4.706 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.683      ;
; -4.706 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.683      ;
; -4.706 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.683      ;
; -4.706 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.683      ;
; -4.706 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.683      ;
; -4.706 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.683      ;
; -4.706 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.683      ;
; -4.706 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.683      ;
; -4.706 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.683      ;
; -4.706 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.045     ; 5.683      ;
; -4.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.619      ;
; -4.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.619      ;
; -4.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.619      ;
; -4.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.049     ; 5.619      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                     ;
+--------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; -1.079 ; divisor_de_clock:inst|inst1 ; divisor_de_clock:inst|inst1 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.331     ; 0.770      ;
+--------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pin_name4'                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.174 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.014      ; 1.295      ;
; -1.159 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.014      ; 1.310      ;
; -1.052 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.014      ; 1.417      ;
; -1.037 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.014      ; 1.432      ;
; -0.930 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.014      ; 1.539      ;
; -0.915 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.014      ; 1.554      ;
; -0.808 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.014      ; 1.661      ;
; -0.793 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.014      ; 1.676      ;
; -0.686 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.014      ; 1.783      ;
; -0.675 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.014      ; 1.294      ;
; -0.671 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.014      ; 1.798      ;
; -0.568 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.014      ; 1.401      ;
; -0.564 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.014      ; 1.905      ;
; -0.553 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.014      ; 1.416      ;
; -0.549 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.014      ; 1.920      ;
; -0.466 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.038      ; 2.027      ;
; -0.451 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.038      ; 2.042      ;
; -0.446 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.014      ; 1.523      ;
; -0.431 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.014      ; 1.538      ;
; -0.344 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.038      ; 2.149      ;
; -0.329 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.038      ; 2.164      ;
; -0.324 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.014      ; 1.645      ;
; -0.309 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.014      ; 1.660      ;
; -0.222 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.038      ; 2.271      ;
; -0.207 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.038      ; 2.286      ;
; -0.202 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.014      ; 1.767      ;
; -0.187 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.014      ; 1.782      ;
; -0.100 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.038      ; 2.393      ;
; -0.085 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.038      ; 2.408      ;
; -0.080 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.014      ; 1.889      ;
; -0.065 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.014      ; 1.904      ;
; 0.022  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.038      ; 2.515      ;
; 0.033  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.038      ; 2.026      ;
; 0.037  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.038      ; 2.530      ;
; 0.042  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.014      ; 2.011      ;
; 0.140  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.038      ; 2.133      ;
; 0.144  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.038      ; 2.637      ;
; 0.155  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.038      ; 2.148      ;
; 0.159  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.038      ; 2.652      ;
; 0.262  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.038      ; 2.255      ;
; 0.277  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.038      ; 2.270      ;
; 0.384  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.038      ; 2.377      ;
; 0.399  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.038      ; 2.392      ;
; 0.506  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.038      ; 2.499      ;
; 0.521  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.038      ; 2.514      ;
; 0.628  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.038      ; 2.621      ;
; 0.643  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.038      ; 2.636      ;
; 0.719  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.958      ;
; 0.719  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.958      ;
; 0.720  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.959      ;
; 0.721  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.960      ;
; 0.721  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.960      ;
; 0.721  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.960      ;
; 0.722  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.961      ;
; 0.722  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.961      ;
; 0.723  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.962      ;
; 0.723  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.962      ;
; 0.723  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.962      ;
; 0.723  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.962      ;
; 0.725  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.964      ;
; 0.726  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.965      ;
; 0.733  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.972      ;
; 0.734  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.973      ;
; 0.734  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.973      ;
; 0.734  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.973      ;
; 0.735  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.974      ;
; 0.735  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.974      ;
; 0.735  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.974      ;
; 0.735  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 2.014      ; 3.204      ;
; 0.736  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.975      ;
; 0.739  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.978      ;
; 0.739  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.044      ; 0.978      ;
; 0.750  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 2.038      ; 2.743      ;
; 1.005  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.092      ; 1.292      ;
; 1.020  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.092      ; 1.307      ;
; 1.035  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.279      ;
; 1.036  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.048      ; 1.279      ;
; 1.037  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.048      ; 1.280      ;
; 1.037  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.281      ;
; 1.038  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.048      ; 1.281      ;
; 1.038  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.282      ;
; 1.039  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.283      ;
; 1.040  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.048      ; 1.283      ;
; 1.040  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.284      ;
; 1.041  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.048      ; 1.284      ;
; 1.041  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.285      ;
; 1.042  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.048      ; 1.285      ;
; 1.043  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.048      ; 1.286      ;
; 1.049  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.048      ; 1.292      ;
; 1.049  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.293      ;
; 1.050  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.294      ;
; 1.050  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.294      ;
; 1.051  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.048      ; 1.294      ;
; 1.052  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.048      ; 1.295      ;
; 1.052  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.296      ;
; 1.052  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.296      ;
; 1.053  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.048      ; 1.296      ;
; 1.054  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.048      ; 1.297      ;
; 1.054  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.049      ; 1.298      ;
; 1.055  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.048      ; 1.298      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                     ;
+-------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.445 ; divisor_de_clock:inst|inst1 ; divisor_de_clock:inst|inst1 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.044      ; 0.684      ;
+-------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                         ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pin_name4                                                                         ; -1.764 ; -41.731       ;
; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -0.161 ; -0.161        ;
+-----------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                          ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pin_name4                                                                         ; -0.603 ; -6.202        ;
; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.208  ; 0.000         ;
+-----------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                           ;
+-----------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                             ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------+--------+---------------+
; pin_name4                                                                         ; -3.000 ; -28.827       ;
; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.000 ; -2.669        ;
+-----------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pin_name4'                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.764 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.749      ;
; -1.764 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.749      ;
; -1.764 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.749      ;
; -1.764 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.749      ;
; -1.764 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.749      ;
; -1.764 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.749      ;
; -1.764 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.749      ;
; -1.764 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.749      ;
; -1.764 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.749      ;
; -1.764 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.749      ;
; -1.764 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.749      ;
; -1.764 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.749      ;
; -1.695 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.677      ;
; -1.695 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.677      ;
; -1.695 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.677      ;
; -1.695 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.677      ;
; -1.695 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.677      ;
; -1.695 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.677      ;
; -1.695 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.677      ;
; -1.695 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.677      ;
; -1.695 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.677      ;
; -1.695 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.677      ;
; -1.695 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.677      ;
; -1.692 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.677      ;
; -1.691 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.676      ;
; -1.691 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.676      ;
; -1.691 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.676      ;
; -1.691 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.676      ;
; -1.691 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.676      ;
; -1.691 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.676      ;
; -1.691 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.676      ;
; -1.691 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.676      ;
; -1.691 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.676      ;
; -1.691 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.676      ;
; -1.691 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.676      ;
; -1.691 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.676      ;
; -1.648 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.633      ;
; -1.648 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.633      ;
; -1.648 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.633      ;
; -1.648 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.633      ;
; -1.648 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.633      ;
; -1.648 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.633      ;
; -1.648 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.633      ;
; -1.648 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.633      ;
; -1.648 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.633      ;
; -1.648 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.633      ;
; -1.648 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.633      ;
; -1.648 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.633      ;
; -1.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.631      ;
; -1.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.631      ;
; -1.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.631      ;
; -1.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.631      ;
; -1.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.631      ;
; -1.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.631      ;
; -1.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.631      ;
; -1.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.631      ;
; -1.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.631      ;
; -1.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.631      ;
; -1.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.631      ;
; -1.646 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.631      ;
; -1.643 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.628      ;
; -1.643 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.628      ;
; -1.643 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.628      ;
; -1.643 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.628      ;
; -1.643 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.628      ;
; -1.643 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.628      ;
; -1.643 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.628      ;
; -1.643 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.628      ;
; -1.643 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.628      ;
; -1.643 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.628      ;
; -1.643 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.628      ;
; -1.643 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.628      ;
; -1.631 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.613      ;
; -1.631 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.613      ;
; -1.631 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.613      ;
; -1.631 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.613      ;
; -1.631 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.613      ;
; -1.631 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.613      ;
; -1.631 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.613      ;
; -1.631 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.613      ;
; -1.631 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.613      ;
; -1.631 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.613      ;
; -1.631 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.025     ; 2.613      ;
; -1.628 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.613      ;
; -1.628 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.613      ;
; -1.628 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.613      ;
; -1.628 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.613      ;
; -1.628 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.613      ;
; -1.628 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.613      ;
; -1.628 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.613      ;
; -1.628 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.613      ;
; -1.628 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.613      ;
; -1.628 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.613      ;
; -1.628 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.613      ;
; -1.628 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.613      ;
; -1.628 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.613      ;
; -1.627 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.612      ;
; -1.627 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.612      ;
; -1.627 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.612      ;
; -1.627 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4    ; pin_name4   ; 1.000        ; -0.022     ; 2.612      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                     ;
+--------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; -0.161 ; divisor_de_clock:inst|inst1 ; divisor_de_clock:inst|inst1 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.809     ; 0.359      ;
+--------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pin_name4'                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                                                                            ; Launch Clock                                                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.603 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.978      ; 0.584      ;
; -0.600 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.978      ; 0.587      ;
; -0.537 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.978      ; 0.650      ;
; -0.534 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.978      ; 0.653      ;
; -0.471 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.978      ; 0.716      ;
; -0.468 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.978      ; 0.719      ;
; -0.405 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.978      ; 0.782      ;
; -0.402 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.978      ; 0.785      ;
; -0.339 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.978      ; 0.848      ;
; -0.336 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.978      ; 0.851      ;
; -0.273 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.978      ; 0.914      ;
; -0.270 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.978      ; 0.917      ;
; -0.221 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.992      ; 0.980      ;
; -0.218 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.992      ; 0.983      ;
; -0.155 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.992      ; 1.046      ;
; -0.152 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.992      ; 1.049      ;
; -0.089 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.992      ; 1.112      ;
; -0.086 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.992      ; 1.115      ;
; -0.076 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.978      ; 0.611      ;
; -0.023 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.992      ; 1.178      ;
; -0.020 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.992      ; 1.181      ;
; -0.013 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.978      ; 0.674      ;
; -0.010 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.978      ; 0.677      ;
; 0.043  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.992      ; 1.244      ;
; 0.046  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.992      ; 1.247      ;
; 0.053  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.978      ; 0.740      ;
; 0.056  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.978      ; 0.743      ;
; 0.109  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.992      ; 1.310      ;
; 0.112  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.992      ; 1.313      ;
; 0.119  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.978      ; 0.806      ;
; 0.122  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.978      ; 0.809      ;
; 0.185  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.978      ; 0.872      ;
; 0.188  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.978      ; 0.875      ;
; 0.251  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.978      ; 0.938      ;
; 0.254  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.978      ; 0.941      ;
; 0.306  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.992      ; 1.007      ;
; 0.310  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.416      ;
; 0.311  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.417      ;
; 0.312  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.418      ;
; 0.313  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.419      ;
; 0.314  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.420      ;
; 0.314  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.420      ;
; 0.317  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.978      ; 1.004      ;
; 0.318  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.424      ;
; 0.319  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.425      ;
; 0.320  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.022      ; 0.426      ;
; 0.338  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; 0.000        ; 0.978      ; 1.525      ;
; 0.369  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.992      ; 1.070      ;
; 0.372  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.992      ; 1.073      ;
; 0.435  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.992      ; 1.136      ;
; 0.438  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4   ; -0.500       ; 0.992      ; 1.139      ;
; 0.448  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.050      ; 0.582      ;
; 0.451  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.050      ; 0.585      ;
; 0.456  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.565      ;
; 0.457  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.566      ;
; 0.458  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.567      ;
; 0.458  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.567      ;
; 0.458  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.567      ;
; 0.458  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.567      ;
; 0.459  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.568      ;
; 0.464  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.573      ;
; 0.464  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.573      ;
; 0.465  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.574      ;
; 0.465  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.574      ;
; 0.466  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.575      ;
; 0.467  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.576      ;
; 0.467  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.576      ;
; 0.467  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.576      ;
; 0.468  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.577      ;
; 0.468  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.577      ;
; 0.469  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.578      ;
; 0.470  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.579      ;
; 0.470  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.579      ;
; 0.470  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.579      ;
; 0.471  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.580      ;
; 0.471  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.580      ;
; 0.472  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.581      ;
; 0.474  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.583      ;
; 0.474  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.583      ;
; 0.475  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.584      ;
; 0.475  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.584      ;
; 0.477  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.586      ;
; 0.477  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.586      ;
; 0.478  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.587      ;
; 0.478  ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; pin_name4                                                                         ; pin_name4   ; 0.000        ; 0.025      ; 0.587      ;
+--------+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                                                                                     ;
+-------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                                                      ; Latch Clock                                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+
; 0.208 ; divisor_de_clock:inst|inst1 ; divisor_de_clock:inst|inst1 ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.022      ; 0.314      ;
+-------+-----------------------------+-----------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                ;
+------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                              ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                   ; -5.250   ; -1.245  ; N/A      ; N/A     ; -3.000              ;
;  divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.477   ; 0.208   ; N/A      ; N/A     ; -1.487              ;
;  pin_name4                                                                         ; -5.250   ; -1.245  ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                                                    ; -127.586 ; -12.542 ; 0.0      ; 0.0     ; -48.17              ;
;  divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.477   ; 0.000   ; N/A      ; N/A     ; -7.995              ;
;  pin_name4                                                                         ; -126.109 ; -12.542 ; N/A      ; N/A     ; -40.175             ;
+------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pin_name1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name5     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; pin_name4               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_name1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; pin_name2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; pin_name3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; pin_name5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_name1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; pin_name2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; pin_name3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; pin_name5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_name1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pin_name2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pin_name3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; pin_name5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 1        ; 0        ; 0        ; 0        ;
; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4                                                                         ; 75       ; 75       ; 0        ; 0        ;
; pin_name4                                                                         ; pin_name4                                                                         ; 1500     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                        ; To Clock                                                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 1        ; 0        ; 0        ; 0        ;
; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; pin_name4                                                                         ; 75       ; 75       ; 0        ; 0        ;
; pin_name4                                                                         ; pin_name4                                                                         ; 1500     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------+-------------+
; Target                                                                            ; Clock                                                                             ; Type ; Status      ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------+-------------+
; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; Base ; Constrained ;
; pin_name4                                                                         ; pin_name4                                                                         ; Base ; Constrained ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; pin_name5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; pin_name5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jun 16 17:07:16 2021
Info: Command: quartus_sta Testes_projeto -c Testes_projeto
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Testes_projeto.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name pin_name4 pin_name4
    Info (332105): create_clock -period 1.000 -name divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita9  from: cin  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.250
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.250            -126.109 pin_name4 
    Info (332119):    -1.477              -1.477 divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -1.245
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.245             -12.410 pin_name4 
    Info (332119):     0.497               0.000 divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -40.175 pin_name4 
    Info (332119):    -1.487              -7.995 divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita9  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.869
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.869            -116.954 pin_name4 
    Info (332119):    -1.079              -1.079 divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -1.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.174             -12.542 pin_name4 
    Info (332119):     0.445               0.000 divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -40.175 pin_name4 
    Info (332119):    -1.487              -6.456 divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst|inst|auto_generated|counter_comb_bita9  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.764             -41.731 pin_name4 
    Info (332119):    -0.161              -0.161 divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -0.603
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.603              -6.202 pin_name4 
    Info (332119):     0.208               0.000 divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -28.827 pin_name4 
    Info (332119):    -1.000              -2.669 divisor_de_clock:inst|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4735 megabytes
    Info: Processing ended: Wed Jun 16 17:07:31 2021
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:07


