==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 4ns.
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [HLS-10] Analyzing design file 'array_io.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-501] Unrolling loop 'For_Loop' (array_io.c:65) in function 'array_io' completely.
@I [XFORM-102] Partitioning array 'acc' automatically.
@I [HLS-111] Elapsed time: 5.03 seconds; current memory usage: 71.5 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'array_io' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'array_io' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.998 seconds; current memory usage: 73.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'array_io' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.146 seconds; current memory usage: 74.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'array_io' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'array_io/d_o' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'array_io/d_i' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'array_io' to 'ap_ctrl_hs'.
@W [RTGEN-101] Register 'acc_0' is power-on initialization.
@W [RTGEN-101] Register 'acc_1' is power-on initialization.
@W [RTGEN-101] Register 'acc_2' is power-on initialization.
@W [RTGEN-101] Register 'acc_3' is power-on initialization.
@W [RTGEN-101] Register 'acc_4' is power-on initialization.
@W [RTGEN-101] Register 'acc_5' is power-on initialization.
@W [RTGEN-101] Register 'acc_6' is power-on initialization.
@W [RTGEN-101] Register 'acc_7' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'array_io'.
@I [HLS-111] Elapsed time: 0.429 seconds; current memory usage: 74.4 MB.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for array_io.
@I [VHDL-304] Generating VHDL RTL for array_io.
@I [VLOG-307] Generating Verilog RTL for array_io.
@I [HLS-112] Total elapsed time: 7.777 seconds; peak memory usage: 74.4 MB.
