<?xml version="1.0" encoding="utf-8"?><feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en"><title type="text">Waxapple Code Segment</title><subtitle type="html">Risc V daliy base.</subtitle><updated>2021-07-21T07:17:49+00:00</updated><id>https://waxpple.github.io/</id><link rel="alternate" type="text/html" href="https://waxpple.github.io/"/><link rel="self" type="application/atom+xml" href="https://waxpple.github.io/atom.xml"/><author><name>Waxapple</name><uri>https://waxpple.github.io/</uri><email>a0910618112@gmail.com</email></author><rights>[CC BY-NC-SA 4.0](https://creativecommons.org/licenses/by-nc-sa/4.0/deed.en)</rights><generator uri="https://gohugo.io/" version="0.81.0">Hugo</generator><entry><title type="text">[Day07] Synthesis</title><link rel="alternate" type="text/html" href="https://waxpple.github.io/posts/day07/"/><id>https://waxpple.github.io/posts/day07/</id><updated>2021-07-21T07:17:42+00:00</updated><published>2021-07-18T11:20:21+08:00</published><author><name>Waxapple</name><uri>https://waxpple.github.io/</uri><email>a0910618112@gmail.com</email></author><rights>[CC BY-NC-SA 4.0](https://creativecommons.org/licenses/by-nc-sa/4.0/deed.en)</rights><summary type="html">Supported devices See the [vendor directory] (https://github.com/m-labs/nmigen/tree/master/nmigen/vendor) for supported devices and toolchain details.
Devices supported as of 18 JUL 2021:
Device Platform Toolchain required Lattice iCE40 Yosys+nextpnr, LSE-iCECube2, Synplify-iCECube2 Lattice MachXO2 Diamond Lattice ECP5 Yosys+nextpnr, Diamond Xilinx Spartan 3A Xilinx ISE Xilinx Spartan 6 Xilinx ISE Xilinx 7-series (Arty, Spartan, Kintex, Virtex) Xilinx Vivado Xilinx UltraScale XilinxUltraScalePlatform Vivado Intel IntelPlatform Quartus Defining your board Many boards are defined for you at nmigen_boards.</summary><content type="html">&lt;h1 id="supported-devices">Supported devices&lt;/h1>
&lt;p>See the [vendor directory] (&lt;a href="https://github.com/m-labs/nmigen/tree/master/nmigen/vendor">https://github.com/m-labs/nmigen/tree/master/nmigen/vendor&lt;/a>) for supported devices and toolchain details.&lt;/p>
&lt;p>Devices supported as of 18 JUL 2021:&lt;/p>
&lt;table>
&lt;thead>
&lt;tr>
&lt;th>Device&lt;/th>
&lt;th>Platform&lt;/th>
&lt;th>Toolchain required&lt;/th>
&lt;/tr>
&lt;/thead>
&lt;tbody>
&lt;tr>
&lt;td>Lattice iCE40&lt;/td>
&lt;td>&lt;/td>
&lt;td>Yosys+nextpnr, LSE-iCECube2, Synplify-iCECube2&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>Lattice MachXO2&lt;/td>
&lt;td>&lt;/td>
&lt;td>Diamond&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>Lattice ECP5&lt;/td>
&lt;td>&lt;/td>
&lt;td>Yosys+nextpnr, Diamond&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>Xilinx Spartan 3A&lt;/td>
&lt;td>Xilinx&lt;/td>
&lt;td>ISE&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>Xilinx Spartan 6&lt;/td>
&lt;td>Xilinx&lt;/td>
&lt;td>ISE&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>Xilinx 7-series (Arty, Spartan, Kintex, Virtex)&lt;/td>
&lt;td>Xilinx&lt;/td>
&lt;td>Vivado&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>Xilinx UltraScale&lt;/td>
&lt;td>XilinxUltraScalePlatform&lt;/td>
&lt;td>Vivado&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>Intel&lt;/td>
&lt;td>IntelPlatform&lt;/td>
&lt;td>Quartus&lt;/td>
&lt;/tr>
&lt;/tbody>
&lt;/table>
&lt;h1 id="defining-your-board">Defining your board&lt;/h1>
&lt;p>Many boards are defined for you at &lt;a href="https://github.com/m-labs/nmigen-boards/tree/master/nmigen_boards">nmigen_boards&lt;/a>.&lt;/p>
&lt;p>You can copy one from there and modify it to suit you needs, or create a new class subclassed from one of the above supported device platform classes.
For example, I am using &lt;a href="https://github.com/m-labs/nmigen-boards/blob/master/nmigen_boards/kc705.py">Xilinx-KC705&lt;/a> for my development.&lt;/p>
&lt;h2 id="class-properties">Class properties&lt;/h2>
&lt;ul>
&lt;li>&lt;code>device&lt;/code>: a string. See the base platform class for which one to choose. This affects options passed to the toolchain so that it compiles for the correct chip.&lt;/li>
&lt;li>&lt;code>package&lt;/code>: a string. See the base platform class for which one to choose. This affects options passed to the toolchain so that it compiles for the correct package of the chip.&lt;/li>
&lt;li>&lt;code>resources&lt;/code>: a list of &lt;code>Resource&lt;/code>. This names the pins you want to use, and configuration options for each such pin.&lt;/li>
&lt;li>&lt;code>default_clk&lt;/code>: the name of the resource that is the clock for the default clock domain.&lt;/li>
&lt;li>&lt;code>default_rst&lt;/code>: the name of the resource that is the reset for the default clock domain.&lt;/li>
&lt;li>&lt;code>connectors&lt;/code>: optional, a list of &lt;code>Connector&lt;/code>. It isn&amp;rsquo;t obvious what purpose this serves. It may have something to do with certain toolchains.&lt;/li>
&lt;/ul>
&lt;h2 id="resources">Resources&lt;/h2>
&lt;p>A &lt;code>Resource&lt;/code> is a structure that contains a name, a number, and one or more configuration items for the resource. Adding a &lt;code>Resource&lt;/code> to a board does two things:&lt;/p>
&lt;ul>
&lt;li>configures pin on the device&lt;/li>
&lt;li>allows you to request a resource&amp;rsquo;s &lt;code>pin&lt;/code> by name from the platform in your &lt;code>elaborate&lt;/code> function.Such a &lt;code>pin&lt;/code> has several &lt;code>signal&lt;/code> associated with it, such as &lt;code>i&lt;/code> for input and &lt;code>o&lt;/code> for output, which you can then use in your module.&lt;/li>
&lt;/ul>
&lt;p>For example, by including this &lt;code>Resource&lt;/code> into the platform&amp;rsquo;s &lt;code>resource&lt;/code> list:&lt;/p>
&lt;pre>&lt;code>Resource(&amp;quot;abc&amp;quot;, 0, Pins(&amp;quot;J3&amp;quot;, dir=&amp;quot;i&amp;quot;))
&lt;/code>&lt;/pre>&lt;p>Then pin &lt;code>J3&lt;/code> on the device will be configured as an input, and you can request the &lt;code>abc&lt;/code> resource&amp;rsquo;s input &lt;code>Signal&lt;/code> like this&lt;/p>
&lt;pre>&lt;code>platform.request(&amp;quot;abc&amp;quot;).i
&lt;/code>&lt;/pre>&lt;h2 id="resource-configuration-items">Resource configuration items&lt;/h2>
&lt;ul>
&lt;li>&lt;code>Pins&lt;/code>: specifies the space-separated pin names associated with resource, their direction type, and whether the signal should be automativally inverted when crossing the pin(for, e.g., active low signals). Direction types are:&lt;/li>
&lt;/ul>
&lt;blockquote>
&lt;ul>
&lt;li>&lt;code>i&lt;/code>: input only. Signal for the pin is &lt;code>.i&lt;/code>&lt;/li>
&lt;li>&lt;code>o&lt;/code>: output only. Signal for the pin is &lt;code>.o&lt;/code>&lt;/li>
&lt;li>&lt;code>io&lt;/code>: bidirectional. Signals for the pin are &lt;code>.o&lt;/code> for the output, and &lt;code>.oe&lt;/code> is the direction for the pin: 0 for input, 1 for output.&lt;/li>
&lt;li>&lt;code>oe&lt;/code>: tristate. Signals for the pin &lt;code>.o&lt;/code> for the output, and &lt;code>.oe&lt;/code> to enable output: 0 for disable, 1 for enable.&lt;/li>
&lt;/ul>
&lt;/blockquote>
&lt;ul>
&lt;li>&lt;code>PinsN&lt;/code>: shorthand for &lt;code>Pins&lt;/code>, where all pins are active low.&lt;/li>
&lt;li>&lt;code>DiffPairs&lt;/code>: specifies the space-separated pin names for one or more differential pairs (positive and negative pins)&lt;/li>
&lt;li>&lt;code>Clock&lt;/code>: specifies that the resource is a clock with the given frequency in Hz.&lt;/li>
&lt;li>&lt;code>Attrs&lt;/code>: platform-specific attributes such as voltage standard to select.&lt;/li>
&lt;/ul>
&lt;p>A full resource specification for a clock pin used on a Lattice ICE40 board could be as follows:&lt;/p>
&lt;pre>&lt;code>Resource(&amp;quot;clk&amp;quot;, 0, Pins(&amp;quot;J3&amp;quot;,dir=&amp;quot;i&amp;quot;), Clock(12e6),Attrs(GLOBAL=True, IO_STANDARD=&amp;quot;SB_LVCMOS&amp;quot;))
&lt;/code>&lt;/pre>&lt;p>This example says that the &lt;code>clk&lt;/code> resource is at pin &lt;code>J3&lt;/code> on the FPGA. &lt;code>J3&lt;/code> is defined by vender of your FPGA. For example, KC705 pin map can be found at &lt;a href="https://www.xilinx.com/support/documentation/boards_and_kits/kc705/ug810_KC705_Eval_Bd.pdf">here&lt;/a>. &lt;code>clk&lt;/code> has a frequency of 12MHz, is a &amp;ldquo;global&amp;rdquo; signal, and uses the LVCMOS voltage standard. Without knowing about the toolchain for the platform, you will not know what attributes are required.&lt;/p>
&lt;h2 id="example-for-the-xilinx-kc705">Example for the Xilinx-KC705.&lt;/h2>
&lt;pre>&lt;code>import os
import subprocess
from nmigen.build import *
from nmigen.vendor.xilinx_7series import *
from .resources import *
__all__ = [&amp;quot;KC705Platform&amp;quot;]
class KC705Platform(Xilinx7SeriesPlatform):
device = &amp;quot;xc7k325t&amp;quot;
package = &amp;quot;ffg900&amp;quot;
speed = &amp;quot;2&amp;quot;
default_clk = &amp;quot;clk156&amp;quot;
resources = [
Resource(&amp;quot;clk156&amp;quot;, 0, DiffPairs(&amp;quot;K28&amp;quot;, &amp;quot;K29&amp;quot;, dir=&amp;quot;i&amp;quot;),
Clock(156e6), Attrs(IOSTANDARD=&amp;quot;LVDS_25&amp;quot;)),
*LEDResources(pins=&amp;quot;AB8 AA8 AC9 AB9 AE26 G19 E18 F16&amp;quot;,
attrs=Attrs(IOSTANDARD=&amp;quot;LVCMOS15&amp;quot;)),
UARTResource(0,
rx=&amp;quot;M19&amp;quot;, tx=&amp;quot;K24&amp;quot;,
attrs=Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)
),
]
connectors = []
def toolchain_program(self, products, name):
openocd = os.environ.get(&amp;quot;OPENOCD&amp;quot;, &amp;quot;openocd&amp;quot;)
with products.extract(&amp;quot;{}.bit&amp;quot;.format(name)) as bitstream_filename:
subprocess.check_call([openocd,
&amp;quot;-c&amp;quot;, &amp;quot;source [find board/kc705.cfg]; init; pld load 0 {}; exit&amp;quot;
.format(bitstream_filename)
])
if __name__ == &amp;quot;__main__&amp;quot;:
from .test.blinky import *
KC705Platform().build(Blinky(), do_program=True)
&lt;/code>&lt;/pre>&lt;p>You can see that it is not well define yet. Let&amp;rsquo;s take a look into arty-a7 board.&lt;/p>
&lt;pre>&lt;code>import os
import subprocess
from nmigen.build import *
from nmigen.vendor.xilinx_7series import *
from .resources import *
__all__ = [&amp;quot;ArtyA7Platform&amp;quot;]
class ArtyA7Platform(Xilinx7SeriesPlatform):
device = &amp;quot;xc7a35ti&amp;quot;
package = &amp;quot;csg324&amp;quot;
speed = &amp;quot;1L&amp;quot;
default_clk = &amp;quot;clk100&amp;quot;
resources = [
Resource(&amp;quot;clk100&amp;quot;, 0, Pins(&amp;quot;E3&amp;quot;, dir=&amp;quot;i&amp;quot;),
Clock(100e6), Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)),
*LEDResources(pins=&amp;quot;H5 J5 T9 T10&amp;quot;, attrs=Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)),
RGBLEDResource(0, r=&amp;quot;G6&amp;quot;, g=&amp;quot;F6&amp;quot;, b=&amp;quot;E1&amp;quot;, attrs=Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)),
RGBLEDResource(1, r=&amp;quot;G3&amp;quot;, g=&amp;quot;J4&amp;quot;, b=&amp;quot;G4&amp;quot;, attrs=Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)),
RGBLEDResource(2, r=&amp;quot;J3&amp;quot;, g=&amp;quot;J2&amp;quot;, b=&amp;quot;H4&amp;quot;, attrs=Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)),
RGBLEDResource(3, r=&amp;quot;K1&amp;quot;, g=&amp;quot;H6&amp;quot;, b=&amp;quot;K2&amp;quot;, attrs=Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)),
*ButtonResources(pins=&amp;quot;D9 C9 B9 B8 &amp;quot;, attrs=Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)),
*SwitchResources(pins=&amp;quot;A8 C11 C10 A10&amp;quot;, attrs=Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)),
UARTResource(0,
rx=&amp;quot;A9&amp;quot;, tx=&amp;quot;D10&amp;quot;,
attrs=Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)
),
Resource(&amp;quot;cpu_reset&amp;quot;, 0, Pins(&amp;quot;C2&amp;quot;, dir=&amp;quot;o&amp;quot;), Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)),
SPIResource(0,
cs=&amp;quot;C1&amp;quot;, clk=&amp;quot;F1&amp;quot;, mosi=&amp;quot;H1&amp;quot;, miso=&amp;quot;G1&amp;quot;,
attrs=Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)
),
Resource(&amp;quot;i2c&amp;quot;, 0,
Subsignal(&amp;quot;scl&amp;quot;, Pins(&amp;quot;L18&amp;quot;, dir=&amp;quot;io&amp;quot;)),
Subsignal(&amp;quot;sda&amp;quot;, Pins(&amp;quot;M18&amp;quot;, dir=&amp;quot;io&amp;quot;)),
Subsignal(&amp;quot;scl_pullup&amp;quot;, Pins(&amp;quot;A14&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;sda_pullup&amp;quot;, Pins(&amp;quot;A13&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)
),
*SPIFlashResources(0,
cs=&amp;quot;L13&amp;quot;, clk=&amp;quot;L16&amp;quot;, mosi=&amp;quot;K17&amp;quot;, miso=&amp;quot;K18&amp;quot;, wp=&amp;quot;L14&amp;quot;, hold=&amp;quot;M14&amp;quot;,
attrs=Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)
),
Resource(&amp;quot;ddr3&amp;quot;, 0,
Subsignal(&amp;quot;rst&amp;quot;, PinsN(&amp;quot;K6&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;clk&amp;quot;, DiffPairs(&amp;quot;U9&amp;quot;, &amp;quot;V9&amp;quot;, dir=&amp;quot;o&amp;quot;), Attrs(IOSTANDARD=&amp;quot;DIFF_SSTL135&amp;quot;)),
Subsignal(&amp;quot;clk_en&amp;quot;, Pins(&amp;quot;N5&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;cs&amp;quot;, PinsN(&amp;quot;U8&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;we&amp;quot;, PinsN(&amp;quot;P5&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;ras&amp;quot;, PinsN(&amp;quot;P3&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;cas&amp;quot;, PinsN(&amp;quot;M4&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;a&amp;quot;, Pins(&amp;quot;R2 M6 N4 T1 N6 R7 V6 U7 R8 V7 R6 U6 T6 T8&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;ba&amp;quot;, Pins(&amp;quot;R1 P4 P2&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;dqs&amp;quot;, DiffPairs(&amp;quot;N2 U2&amp;quot;, &amp;quot;N1 V2&amp;quot;, dir=&amp;quot;io&amp;quot;),
Attrs(IOSTANDARD=&amp;quot;DIFF_SSTL135&amp;quot;)),
Subsignal(&amp;quot;dq&amp;quot;, Pins(&amp;quot;K5 L3 K3 L6 M3 M1 L4 M2 V4 T5 U4 V5 V1 T3 U3 R3&amp;quot;, dir=&amp;quot;io&amp;quot;),
Attrs(IN_TERM=&amp;quot;UNTUNED_SPLIT_40&amp;quot;)),
Subsignal(&amp;quot;dm&amp;quot;, Pins(&amp;quot;L1 U1&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;odt&amp;quot;, Pins(&amp;quot;R5&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Attrs(IOSTANDARD=&amp;quot;SSTL135&amp;quot;, SLEW=&amp;quot;FAST&amp;quot;),
),
Resource(&amp;quot;eth_clk25&amp;quot;, 0, Pins(&amp;quot;G18&amp;quot;, dir=&amp;quot;o&amp;quot;),
Clock(25e6), Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)),
Resource(&amp;quot;eth_clk50&amp;quot;, 0, Pins(&amp;quot;G18&amp;quot;, dir=&amp;quot;o&amp;quot;),
Clock(50e6), Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)),
Resource(&amp;quot;eth_mii&amp;quot;, 0,
Subsignal(&amp;quot;rst&amp;quot;, PinsN(&amp;quot;C16&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;mdio&amp;quot;, Pins(&amp;quot;K13&amp;quot;, dir=&amp;quot;io&amp;quot;)),
Subsignal(&amp;quot;mdc&amp;quot;, Pins(&amp;quot;F16&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;tx_clk&amp;quot;, Pins(&amp;quot;H16&amp;quot;, dir=&amp;quot;i&amp;quot;)),
Subsignal(&amp;quot;tx_en&amp;quot;, Pins(&amp;quot;H15&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;tx_data&amp;quot;, Pins(&amp;quot;H14 J14 J13 H17&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;rx_clk&amp;quot;, Pins(&amp;quot;F15&amp;quot;, dir=&amp;quot;i&amp;quot;)),
Subsignal(&amp;quot;rx_dv&amp;quot;, Pins(&amp;quot;G16&amp;quot;, dir=&amp;quot;i&amp;quot;), Attrs(PULLDOWN=&amp;quot;TRUE&amp;quot;)), # strap to select MII
Subsignal(&amp;quot;rx_er&amp;quot;, Pins(&amp;quot;C17&amp;quot;, dir=&amp;quot;i&amp;quot;)),
Subsignal(&amp;quot;rx_data&amp;quot;, Pins(&amp;quot;D18 E17 E18 G17&amp;quot;, dir=&amp;quot;i&amp;quot;)),
Subsignal(&amp;quot;col&amp;quot;, Pins(&amp;quot;D17&amp;quot;, dir=&amp;quot;i&amp;quot;)),
Subsignal(&amp;quot;crs&amp;quot;, Pins(&amp;quot;G14&amp;quot;, dir=&amp;quot;i&amp;quot;)),
Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)
),
Resource(&amp;quot;eth_rmii&amp;quot;, 0,
Subsignal(&amp;quot;rst&amp;quot;, PinsN(&amp;quot;C16&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;mdio&amp;quot;, Pins(&amp;quot;K13&amp;quot;, dir=&amp;quot;io&amp;quot;)),
Subsignal(&amp;quot;mdc&amp;quot;, Pins(&amp;quot;F16&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;tx_en&amp;quot;, Pins(&amp;quot;H15&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;tx_data&amp;quot;, Pins(&amp;quot;H14 J14&amp;quot;, dir=&amp;quot;o&amp;quot;)),
Subsignal(&amp;quot;rx_crs_dv&amp;quot;, Pins(&amp;quot;G14&amp;quot;, dir=&amp;quot;i&amp;quot;)),
Subsignal(&amp;quot;rx_dv&amp;quot;, Pins(&amp;quot;G16&amp;quot;, dir=&amp;quot;i&amp;quot;), Attrs(PULLUP=&amp;quot;TRUE&amp;quot;)), # strap to select RMII
Subsignal(&amp;quot;rx_er&amp;quot;, Pins(&amp;quot;C17&amp;quot;, dir=&amp;quot;i&amp;quot;)),
Subsignal(&amp;quot;rx_data&amp;quot;, Pins(&amp;quot;D18 E17&amp;quot;, dir=&amp;quot;i&amp;quot;)),
Attrs(IOSTANDARD=&amp;quot;LVCMOS33&amp;quot;)
)
]
connectors = [
Connector(&amp;quot;pmod&amp;quot;, 0, &amp;quot;G13 B11 A11 D12 - - D13 B18 A18 K16 - -&amp;quot;), # JA
Connector(&amp;quot;pmod&amp;quot;, 1, &amp;quot;E15 E16 D15 C15 - - J17 J18 K15 J15 - -&amp;quot;), # JB
Connector(&amp;quot;pmod&amp;quot;, 2, &amp;quot;U12 V12 V10 V11 - - U14 V14 T13 U13 - -&amp;quot;), # JC
Connector(&amp;quot;pmod&amp;quot;, 3, &amp;quot; D4 D3 F4 F3 - - E2 D2 H2 G2 - -&amp;quot;), # JD
Connector(&amp;quot;ck_io&amp;quot;, 0, {
# Outer Digital Header
&amp;quot;io0&amp;quot;: &amp;quot;V15&amp;quot;,
&amp;quot;io1&amp;quot;: &amp;quot;U16&amp;quot;,
&amp;quot;io2&amp;quot;: &amp;quot;P14&amp;quot;,
&amp;quot;io3&amp;quot;: &amp;quot;T11&amp;quot;,
&amp;quot;io4&amp;quot;: &amp;quot;R12&amp;quot;,
&amp;quot;io5&amp;quot;: &amp;quot;T14&amp;quot;,
&amp;quot;io6&amp;quot;: &amp;quot;T15&amp;quot;,
&amp;quot;io7&amp;quot;: &amp;quot;T16&amp;quot;,
&amp;quot;io8&amp;quot;: &amp;quot;N15&amp;quot;,
&amp;quot;io9&amp;quot;: &amp;quot;M16&amp;quot;,
&amp;quot;io10&amp;quot;: &amp;quot;V17&amp;quot;,
&amp;quot;io11&amp;quot;: &amp;quot;U18&amp;quot;,
&amp;quot;io12&amp;quot;: &amp;quot;R17&amp;quot;,
&amp;quot;io13&amp;quot;: &amp;quot;P17&amp;quot;,
# Inner Digital Header
&amp;quot;io26&amp;quot;: &amp;quot;U11&amp;quot;,
&amp;quot;io27&amp;quot;: &amp;quot;V16&amp;quot;,
&amp;quot;io28&amp;quot;: &amp;quot;M13&amp;quot;,
&amp;quot;io29&amp;quot;: &amp;quot;R10&amp;quot;,
&amp;quot;io30&amp;quot;: &amp;quot;R11&amp;quot;,
&amp;quot;io31&amp;quot;: &amp;quot;R13&amp;quot;,
&amp;quot;io32&amp;quot;: &amp;quot;R15&amp;quot;,
&amp;quot;io33&amp;quot;: &amp;quot;P15&amp;quot;,
&amp;quot;io34&amp;quot;: &amp;quot;R16&amp;quot;,
&amp;quot;io35&amp;quot;: &amp;quot;N16&amp;quot;,
&amp;quot;io36&amp;quot;: &amp;quot;N14&amp;quot;,
&amp;quot;io37&amp;quot;: &amp;quot;U17&amp;quot;,
&amp;quot;io38&amp;quot;: &amp;quot;T18&amp;quot;,
&amp;quot;io39&amp;quot;: &amp;quot;R18&amp;quot;,
&amp;quot;io40&amp;quot;: &amp;quot;P18&amp;quot;,
&amp;quot;io41&amp;quot;: &amp;quot;N17&amp;quot;,
# Outer Analog Header as Digital IO
&amp;quot;a0&amp;quot;: &amp;quot;F5&amp;quot;,
&amp;quot;a1&amp;quot;: &amp;quot;D8&amp;quot;,
&amp;quot;a2&amp;quot;: &amp;quot;C7&amp;quot;,
&amp;quot;a3&amp;quot;: &amp;quot;E7&amp;quot;,
&amp;quot;a4&amp;quot;: &amp;quot;D7&amp;quot;,
&amp;quot;a5&amp;quot;: &amp;quot;D5&amp;quot;,
# Inner Analog Header as Digital IO
&amp;quot;io20&amp;quot;: &amp;quot;B7&amp;quot;,
&amp;quot;io21&amp;quot;: &amp;quot;B6&amp;quot;,
&amp;quot;io22&amp;quot;: &amp;quot;E6&amp;quot;,
&amp;quot;io23&amp;quot;: &amp;quot;E5&amp;quot;,
&amp;quot;io24&amp;quot;: &amp;quot;A4&amp;quot;,
&amp;quot;io25&amp;quot;: &amp;quot;A3&amp;quot;
}),
Connector(&amp;quot;xadc&amp;quot;, 0, {
# Outer Analog Header
&amp;quot;vaux4_n&amp;quot;: &amp;quot;C5&amp;quot;,
&amp;quot;vaux4_p&amp;quot;: &amp;quot;C6&amp;quot;,
&amp;quot;vaux5_n&amp;quot;: &amp;quot;A5&amp;quot;,
&amp;quot;vaux5_p&amp;quot;: &amp;quot;A6&amp;quot;,
&amp;quot;vaux6_n&amp;quot;: &amp;quot;B4&amp;quot;,
&amp;quot;vaux6_p&amp;quot;: &amp;quot;C4&amp;quot;,
&amp;quot;vaux7_n&amp;quot;: &amp;quot;A1&amp;quot;,
&amp;quot;vaux7_p&amp;quot;: &amp;quot;B1&amp;quot;,
&amp;quot;vaux15_n&amp;quot;: &amp;quot;B2&amp;quot;,
&amp;quot;vaux15_p&amp;quot;: &amp;quot;B3&amp;quot;,
&amp;quot;vaux0_n&amp;quot;: &amp;quot;C14&amp;quot;,
&amp;quot;vaux0_p&amp;quot;: &amp;quot;D14&amp;quot;,
# Inner Analog Header
&amp;quot;vaux12_n&amp;quot;: &amp;quot;B7&amp;quot;,
&amp;quot;vaux12_p&amp;quot;: &amp;quot;B6&amp;quot;,
&amp;quot;vaux13_n&amp;quot;: &amp;quot;E6&amp;quot;,
&amp;quot;vaux13_p&amp;quot;: &amp;quot;E5&amp;quot;,
&amp;quot;vaux14_n&amp;quot;: &amp;quot;A4&amp;quot;,
&amp;quot;vaux14_p&amp;quot;: &amp;quot;A3&amp;quot;,
# Power Measurements
&amp;quot;vsnsuv_n&amp;quot;: &amp;quot;B17&amp;quot;,
&amp;quot;vsnsuv_p&amp;quot;: &amp;quot;B16&amp;quot;,
&amp;quot;vsns5v0_n&amp;quot;: &amp;quot;B12&amp;quot;,
&amp;quot;vsns5v0_p&amp;quot;: &amp;quot;C12&amp;quot;,
&amp;quot;isns5v0_n&amp;quot;: &amp;quot;F14&amp;quot;,
&amp;quot;isns5v0_n&amp;quot;: &amp;quot;F13&amp;quot;,
&amp;quot;isns0v95_n&amp;quot;: &amp;quot;A16&amp;quot;,
&amp;quot;isns0v95_n&amp;quot;: &amp;quot;A15&amp;quot;,
})
]
def toolchain_prepare(self, fragment, name, **kwargs):
overrides = {
&amp;quot;script_before_bitstream&amp;quot;:
&amp;quot;set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]&amp;quot;,
&amp;quot;script_after_bitstream&amp;quot;:
&amp;quot;write_cfgmem -force -format bin -interface spix4 -size 16 &amp;quot;
&amp;quot;-loadbit \&amp;quot;up 0x0 {name}.bit\&amp;quot; -file {name}.bin&amp;quot;.format(name=name),
&amp;quot;add_constraints&amp;quot;:
&amp;quot;set_property INTERNAL_VREF 0.675 [get_iobanks 34]&amp;quot;
}
return super().toolchain_prepare(fragment, name, **overrides, **kwargs)
def toolchain_program(self, products, name):
xc3sprog = os.environ.get(&amp;quot;XC3SPROG&amp;quot;, &amp;quot;xc3sprog&amp;quot;)
with products.extract(&amp;quot;{}.bit&amp;quot;.format(name)) as bitstream_filename:
subprocess.run([xc3sprog, &amp;quot;-c&amp;quot;, &amp;quot;nexys4&amp;quot;, bitstream_filename], check=True)
if __name__ == &amp;quot;__main__&amp;quot;:
from .test.blinky import *
ArtyA7Platform().build(Blinky(), do_program=True)
{&amp;quot;mode&amp;quot;:&amp;quot;full&amp;quot;,&amp;quot;isActive&amp;quot;:false}
&lt;/code>&lt;/pre>&lt;h1 id="building">Building&lt;/h1>
&lt;pre>&lt;code>python3 file.py
&lt;/code>&lt;/pre>&lt;p>This will result in a directory, &lt;code>build&lt;/code>, containing the output files:&lt;/p>
&lt;ul>
&lt;li>&lt;code>top.il&lt;/code>: The ilang output for yosys.&lt;/li>
&lt;li>&lt;code>top.bin&lt;/code>: The bitstream to send to the device (e.g. via iceprog)&lt;/li>
&lt;li>&lt;code>top.rpt&lt;/code>: Statistics from nextpnr. The most useful is the cell and LUT&lt;/li>
&lt;li>&lt;code>top.tim&lt;/code>: Timing analysis. Shows how fast you can go. Probably.&lt;/li>
&lt;/ul></content></entry><entry><title type="text">[Day06] Formal_verification</title><link rel="alternate" type="text/html" href="https://waxpple.github.io/posts/day06/"/><id>https://waxpple.github.io/posts/day06/</id><updated>2021-07-21T07:17:42+00:00</updated><published>2021-07-18T09:50:15+08:00</published><author><name>Waxapple</name><uri>https://waxpple.github.io/</uri><email>a0910618112@gmail.com</email></author><rights>[CC BY-NC-SA 4.0](https://creativecommons.org/licenses/by-nc-sa/4.0/deed.en)</rights><summary type="html">Assert, Assume, and Cover for fun and profit. from nmigen.asserts import Assert, Assume, Cover from nmigen.cli import main_parser, main_runner from somewhere import Adder if __name__ == &amp;quot;__main__&amp;quot;: parser = main_parser() args = parser.parse_args() m = Module() m.submodules.adder = adder = Adder() m.d.comb += Assert(adder.</summary><content type="html">&lt;h1 id="assert-assume-and-cover-for-fun-and-profit">Assert, Assume, and Cover for fun and profit.&lt;/h1>
&lt;pre>&lt;code>from nmigen.asserts import Assert, Assume, Cover
from nmigen.cli import main_parser, main_runner
from somewhere import Adder
if __name__ == &amp;quot;__main__&amp;quot;:
parser = main_parser()
args = parser.parse_args()
m = Module()
m.submodules.adder = adder = Adder()
m.d.comb += Assert(adder.out == (adder.x + adder.y)[:8])
with m.If(adder.x == (adder.y &amp;lt;&amp;lt; 1)):
m.d.comb += Cover((adder.out &amp;gt; 0x00) &amp;amp; (adder.out &amp;lt; 0x40))
main_runner(parser, args, m, ports=[] + adder.ports())
&lt;/code>&lt;/pre>&lt;h1 id="past-rose-fell-stable">Past, Rose, Fell, Stable&lt;/h1>
&lt;pre>&lt;code>from nmigen.asserts import Assert, Assume, Cover
from nmigen.asserts import Past, Rose, Fell, Stable
&lt;/code>&lt;/pre>&lt;h1 id="not-ready-yet">Not ready yet.&lt;/h1></content></entry><entry><title type="text">[Day05] Simulations</title><link rel="alternate" type="text/html" href="https://waxpple.github.io/posts/day05/"/><id>https://waxpple.github.io/posts/day05/</id><updated>2021-07-21T07:17:42+00:00</updated><published>2021-07-14T15:28:58+08:00</published><author><name>Waxapple</name><uri>https://waxpple.github.io/</uri><email>a0910618112@gmail.com</email></author><rights>[CC BY-NC-SA 4.0](https://creativecommons.org/licenses/by-nc-sa/4.0/deed.en)</rights><summary type="html">Simulating The best way to simulate a module is through nMigen&amp;rsquo;s Simulator.
Define you ports Define a ports function in your module which returns an array of your module&amp;rsquo;s ports:
class YourModule(Elaboratable): ... def ports(self): return [self.youmodule.p1, self.yourmodule.p2, ...] Create a top-level module Create a top-level module for your simulation:</summary><content type="html">&lt;h1 id="simulating">Simulating&lt;/h1>
&lt;p>The best way to simulate a module is through nMigen&amp;rsquo;s &lt;code>Simulator&lt;/code>.&lt;/p>
&lt;h2 id="define-you-ports">Define you ports&lt;/h2>
&lt;p>Define a &lt;code>ports&lt;/code> function in your module which returns an array of your module&amp;rsquo;s ports:&lt;/p>
&lt;pre>&lt;code>class YourModule(Elaboratable):
...
def ports(self):
return [self.youmodule.p1, self.yourmodule.p2, ...]
&lt;/code>&lt;/pre>&lt;h2 id="create-a-top-level-module">Create a top-level module&lt;/h2>
&lt;p>Create a top-level module for your simulation:&lt;/p>
&lt;pre>&lt;code>from nmigen import *
from nmigen.back.pysim import Simulator, Delay, Settle
from somewhere import YourModule
if __name__ == &amp;quot;__main__&amp;quot;:
m = Module()
m.submodules.yourmodule = yourmodule = YourModule()
sim = Simulator(m)
def process():
# To be defined
sim.add_process(process) # or sim.add_sync_process(process), see below
with sim.write_vcd(&amp;quot;test.vcd&amp;quot;, &amp;quot;test.gtkw&amp;quot;, traces=yourmodule.ports()):
sim.run()
&lt;/code>&lt;/pre>&lt;blockquote>
&lt;p>There is currently a bug in nMigen where inputs to your module are not output to the trace file. To get around this, for each such input, place this in your &lt;code>main&lt;/code> before the &lt;code>Simulator&lt;/code> construction:&lt;/p>
&lt;pre>&lt;code>input1 = Signal()
m.d.comb += yourmodule.input1.eq(input1)
...
sim = Simulator(m)
&lt;/code>&lt;/pre>&lt;p>Inside your &lt;code>process&lt;/code>, refer to this input as &lt;code>input1&lt;/code>, not &lt;code>yourmodule.input1&lt;/code>. This will force nMigen to include &lt;code>input1&lt;/code> in the trace file.&lt;/p>
&lt;/blockquote>
&lt;h2 id="define-your-clocks-if-any">Define your clocks, if any&lt;/h2>
&lt;p>If you have clocks, add each clock after the &lt;code>Simulator&lt;/code> constrction, giving the clock period in seconds. For example, a 100MHz clock for clock domain &lt;code>fast_clock&lt;/code> and a nearly 166MHz clock for &lt;code>faster clock&lt;/code>.&lt;/p>
&lt;pre>&lt;code>...
sim = Simulator()
sim.add_clock(1e-8,domain=&amp;quot;fast_clock&amp;quot;)
sim.add_clock(6e-9,domain=&amp;quot;faster_clock&amp;quot;)
&lt;/code>&lt;/pre>&lt;p>Leaving out &lt;code>domain&lt;/code> will cause the clock period to be assigned to the default clock domain, &lt;code>sync&lt;/code>.&lt;/p>
&lt;h2 id="the-process-function">The process function&lt;/h2>
&lt;p>The &lt;code>process&lt;/code> function is a Python generator that nMigen calls to see what to do next in the simulation. Since it is a generator, process must &lt;code>yield&lt;/code> a statement to perform. For example:&lt;/p>
&lt;pre>&lt;code>def process():
yield x.eq(0)
yield y.eq(0xFF)
&lt;/code>&lt;/pre>&lt;p>The above would set &lt;code>x&lt;/code> to 0 and &lt;code>y&lt;/code> to 0xFF, with effectively no delay between them.
You can yield nMigen &lt;code>Value&lt;/code>, which you can then use to do various comparisons.&lt;/p>
&lt;pre>&lt;code>def process():
yield x.eq(0)
yield Delay(1e-8) # delay 10 nano seconds
yie y.eq(0xFF)
yield Settle() # force all combinational computation to happen.
got = yield yourmodule.sum
want = yield (x+y)[:8]
if got != want:
print(f&amp;quot;Error, result={got:02x},golden={want:02x})
&lt;/code>&lt;/pre>&lt;p>In the above example, &lt;code>x&lt;/code> will be set to 0, then there will be 10 ns delay, then &lt;code>y&lt;/code> will be set to 0xFF, all combinational logic will be given a chance to settle, and finally &lt;code>yourmodule.sum&lt;/code> and &lt;code>(x+y)[:8]&lt;/code> will be evaluated, and if they are not equal, a diagnostic message is sent to the terminal output.&lt;/p>
&lt;p>You can even have more that one process running parallel.&lt;/p>
&lt;pre>&lt;code>def x_process():
yield Delay(1e-6)
yield x.eq(0)
yield Settle()
def y_process():
yield Delay(1.2e-6)
yield y.eq(0xFF)
yield Settle()
sim.add_process(x_process)
sim.add_process(y_process)
&lt;/code>&lt;/pre>&lt;p>In the above example, &lt;code>x&lt;/code> will be set to 0 at time 1 us, and &lt;code>y&lt;/code> will be set to 0xFF at time 1.2 us.&lt;/p>
&lt;p>&lt;strong>Warning&lt;/strong>: driving the same signal from more than one process can lead to undefined behavior if both processes assign to the signal simultaneously.&lt;/p>
&lt;h2 id="non-synchronous-processes">Non-synchronous processes&lt;/h2>
&lt;p>If you want to specify exactly when signals change based on time, then you can create a non-synchronous &lt;code>process&lt;/code>. You must add such a process to the simulator via &lt;code>add_process&lt;/code>:&lt;/p>
&lt;pre>&lt;code>sim.add_process(process)
&lt;/code>&lt;/pre>&lt;h2 id="synchronous-process">Synchronous process&lt;/h2>
&lt;p>If you want to specify when signals change base on clock edges, then you can create a synchronous &lt;code>process&lt;/code>. You can add such a process to the simulator via &lt;code>add_sync_process&lt;/code>, specifying the clock domain it should be clocked from:&lt;/p>
&lt;pre>&lt;code>sim.add_sync_process(process1, domain= &amp;quot;name1&amp;quot;)
sim.add_sync_process(process2, domain= &amp;quot;name2&amp;quot;)
&lt;/code>&lt;/pre>&lt;p>If you &lt;code>yield&lt;/code> with no value from a synchronous process, then the process will wait for the next clock edge. Note that for synchronous processes, one clock edge will occur before the process starts, so take that into account when you look at your traces.
It is also important to understand when statements are executed in relation to clock edges. They are always executed infinitesimally after the previous clock edge. Thus, in this example.&lt;/p>
&lt;pre>&lt;code>def process():
yield x.eq(0) #step1
yield #step2
yield x.eq(1) #step3
yield #step4
&lt;/code>&lt;/pre>&lt;p>There will be one clock edge that always takes place before the process runs. Then &lt;code>x&lt;/code> is set to 0 (step 1). Then another clock edge happens(step 2). &lt;code>x&lt;/code> is set to 1 infinitesimally after that clock edge (step 3). Then another clock signals that appear to change coincident with a clock edge actuvally change just after that clock edge. Outputs that change like that can be consider to have been &amp;ldquo;driven&amp;rdquo; by the clock edge.&lt;/p>
&lt;h2 id="passive-and-active-processes">Passive and active processes&lt;/h2>
&lt;p>Processed may be passive or active. When an active process runs out of things to tell the simulator to do, it asks the simulator to finish. In effect, it controls the endpoint of the simulator. The simulation ends when all active processes are done. A &lt;em>passive&lt;/em> process, on the other hand, doesn&amp;rsquo;t ask the simulator to finish.&lt;/p>
&lt;p>By default, processes added with &lt;code>add_process&lt;/code> and &lt;code>add_sync_process&lt;/code> are active. A process can change its mode using &lt;code>yield Active()&lt;/code> or &lt;code>yield Passive()&lt;/code>.&lt;/p>
&lt;h2 id="ending-the-simulation">Ending the simulation&lt;/h2>
&lt;p>As mentioned above, the simulation ends when all active processes are done. This is how &lt;code>sim.run()&lt;/code> works.&lt;/p>
&lt;p>However, you can instead use &lt;code>sim.run_until()&lt;/code>, which lets you end the simulation at a particular time. The &lt;code>run_passive&lt;/code> key is &lt;code>False&lt;/code> by default, meaning that the simulation will also end if all active processes are done. This behavior can be changed by setting &lt;code>run_passive&lt;/code> to &lt;code>True&lt;/code>, in which case the simulation will only end once the specified time is reached. For example, the following will run the simulation for 100 microseconds and then stop, regardless of whether the active processes are done.&lt;/p>
&lt;pre>&lt;code>with sim.write_vcd(&amp;quot;test.vcd&amp;quot;, &amp;quot;test.gtkw&amp;quot;, traces=yourmodule.ports()):
sim.run_until(100e-6, run_passive=True)
&lt;/code>&lt;/pre>&lt;h2 id="running-the-simulation-and-viewing-the-output">Running the simulation and viewing the output&lt;/h2>
&lt;p>The simulation is run simply by running the main module:&lt;/p>
&lt;pre>&lt;code>python3 main_module.py
&lt;/code>&lt;/pre>&lt;p>The output should be a &lt;code>test.vcd&lt;/code> file and a &lt;code>test.gtkw&lt;/code> file. Running &lt;code>gtkwave&lt;/code> will allow you to view the output. Running it on &lt;code>test.vcd&lt;/code> will make you select the signals you want to see when &lt;code>gtkwave&lt;/code> opens, while running it on &lt;code>test.gtkw&lt;/code> will open &lt;code>gtkwave&lt;/code> showing the signals in the &lt;code>traces&lt;/code> key that you you gave in the call to &lt;code>sim.write_vcd()&lt;/code>.&lt;/p>
&lt;pre>&lt;code>gtkwave test.vcd
gtkwave test.gtkw
&lt;/code>&lt;/pre></content></entry><entry><title type="text">[Day04] Bit selection</title><link rel="alternate" type="text/html" href="https://waxpple.github.io/posts/day04/"/><id>https://waxpple.github.io/posts/day04/</id><updated>2021-07-21T07:17:42+00:00</updated><published>2021-07-13T09:48:38+08:00</published><author><name>Waxapple</name><uri>https://waxpple.github.io/</uri><email>a0910618112@gmail.com</email></author><rights>[CC BY-NC-SA 4.0](https://creativecommons.org/licenses/by-nc-sa/4.0/deed.en)</rights><summary type="html">Spliting and combining signals Slicing signals We can get the least significant bit by x[0] or the most significant bit by x[15].
&amp;gt;&amp;gt;&amp;gt; from nmigen import * &amp;gt;&amp;gt;&amp;gt; x = Signal(16) &amp;gt;&amp;gt;&amp;gt; x (sig x) &amp;gt;&amp;gt;&amp;gt; x.shape() Shape(width=16, signed=False) &amp;gt;&amp;gt;&amp;gt; x[15] (slice (sig x) 15:16) &amp;gt;&amp;gt;&amp;gt; x[15].</summary><content type="html">&lt;h1 id="spliting-and-combining-signals">Spliting and combining signals&lt;/h1>
&lt;h2 id="slicing-signals">Slicing signals&lt;/h2>
&lt;p>We can get the least significant bit by &lt;code>x[0]&lt;/code> or the most significant bit by &lt;code>x[15]&lt;/code>.&lt;/p>
&lt;pre>&lt;code>&amp;gt;&amp;gt;&amp;gt; from nmigen import *
&amp;gt;&amp;gt;&amp;gt; x = Signal(16)
&amp;gt;&amp;gt;&amp;gt; x
(sig x)
&amp;gt;&amp;gt;&amp;gt; x.shape()
Shape(width=16, signed=False)
&amp;gt;&amp;gt;&amp;gt; x[15]
(slice (sig x) 15:16)
&amp;gt;&amp;gt;&amp;gt; x[15].shape()
Shape(width=1, signed=False)
&lt;/code>&lt;/pre>&lt;p>While &lt;code>x[7:0]&lt;/code> is the way to extract the eight least significant bits in verilog.But in nMigen we use &lt;code>x[0:8]&lt;/code> or &lt;code>x[:8]&lt;/code>. It will be &lt;code>Signal_name[start_bit:bits]&lt;/code>.&lt;/p>
&lt;pre>&lt;code>&amp;gt;&amp;gt;&amp;gt; x[7:0]
Traceback (most recent call last):
File &amp;quot;&amp;lt;stdin&amp;gt;&amp;quot;, line 1, in &amp;lt;module&amp;gt;
File &amp;quot;/home/waxapple/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py&amp;quot;, line 238, in __getitem__
return Slice(self, start, stop)
File &amp;quot;/home/waxapple/.local/lib/python3.8/site-packages/nmigen/hdl/ast.py&amp;quot;, line 659, in __init__
raise IndexError(&amp;quot;Slice start {} must be less than slice stop {}&amp;quot;.format(start, stop))
IndexError: Slice start 7 must be less than slice stop 0
&amp;gt;&amp;gt;&amp;gt; x[0:8]
(slice (sig x) 0:8)
&amp;gt;&amp;gt;&amp;gt; x[0:8].shape()
Shape(width=8, signed=False)
&lt;/code>&lt;/pre>&lt;p>Remember that since this is Python, negative indices are offsets from the end, so a way of getting the most significant bit is &lt;code>x[-1]&lt;/code>.&lt;/p>
&lt;pre>&lt;code>&amp;gt;&amp;gt;&amp;gt; x[-1]
(slice (sig x) 15:16)
&lt;/code>&lt;/pre>&lt;p>You can use strides: &lt;code>x[0:8:2]&lt;/code> which is &lt;code>signal_name[start_bit:bits:strides]&lt;/code>.&lt;/p>
&lt;pre>&lt;code>&amp;gt;&amp;gt;&amp;gt; x[0:8:2]
(cat (slice (sig x) 0:1) (slice (sig x) 2:3) (slice (sig x) 4:5) (slice (sig x) 6:7))
&lt;/code>&lt;/pre>&lt;p>Note that taking bits range selection will always result in unsigned signal.&lt;br>
You can even assign to a piece of a signal:&lt;/p>
&lt;pre>&lt;code>m.d.comb += x[:8].eq(y)
# same as the x[7:0] = {y[7:0]}; in verilog
&lt;/code>&lt;/pre>&lt;h1 id="tip-using-a-slice-when-comparing">Tip: Using a slice when comparing&lt;/h1>
&lt;p>In a situation like this:&lt;/p>
&lt;pre>&lt;code>a = Signal(unsigned(16))
b = Signal(unsigned(16))
c = Signal(unsigned(16))
m.d.comb += c.eq(a+b)
&lt;/code>&lt;/pre>&lt;p>We expect that if &lt;code>a+b&lt;/code> overflows, &lt;code>c&lt;/code> will just be the lower 16 bits of the result.&lt;/p>
&lt;pre>&lt;code>a = Signal(unsigned(16))
b = Signal(unsigned(16))
z = Signal()
m.d.comb += z.eq((a+b)== 0)
&lt;/code>&lt;/pre>&lt;p>However, z will be a 17-bit signal. So a 16-bit overflow is not a 17-bit overflow, and this will result in comparison failure. Such as &lt;code>a = 0xffff&lt;/code> and &lt;code>b = 0x0001&lt;/code>, the addition will be &lt;code>z = 0x10000&lt;/code>, which obviously not zero as we expected.&lt;br>
Therefore, be careful to slice the result&lt;/p>
&lt;pre>&lt;code>m.d.comb += z.eq((a+b)[:16] == 0)
&lt;/code>&lt;/pre>&lt;p>Alternatively, just use an intermediate signal (not recommanded):&lt;/p>
&lt;pre>&lt;code>tmp = Signal(unsigned(16))
m.d.comb += tmp.eq(a+b)
m.d.comb += z.eq(tmp == 0)
&lt;/code>&lt;/pre>&lt;p>This becomes especially insidious when combining unsigned and signed signals:&lt;/p>
&lt;pre>&lt;code>ptr = Signal(unsigned(16))
addr = Signal(unsigned(16))
offset = Signal(signed(5))
m.d.comb += ptr.eq(addr + offset)
&lt;/code>&lt;/pre>&lt;p>we expect &lt;code>ptr&lt;/code> to be a 16-bit value, since that is what we set it to be. However, what happens here?
Suppose &lt;code>addr&lt;/code> is 0 and &lt;code>offset&lt;/code> is -1. Will this comparison work? No, sorry my dear. It wouldn&amp;rsquo;t work.
Consider that &lt;code>adder&lt;/code> range from &lt;code>0x7FFF to 0xFFFF&lt;/code> and &lt;code>offset&lt;/code> range from &lt;code>0x7 to 0xF&lt;/code>, which is max((+32767 ~ -32768) + (+7 ~ -8) )= &lt;code>0x8006&lt;/code>&lt;/p>
&lt;pre>&lt;code>y = Signal()
m.d.comb += y.eq((addr + offset) == 0xFFFF )
&lt;/code>&lt;/pre>&lt;p>So the result of &lt;code>addr+offset&lt;/code> in this is -1, which 2&amp;rsquo;s complement 18-bit is &lt;code>0x3FFFF&lt;/code>. If we slice it, it will be &lt;code>0xFFFF&lt;/code>.&lt;/p>
&lt;h1 id="concatenating-signals">Concatenating signals&lt;/h1>
&lt;p>You can create a new signal out of other signals using &lt;code>Cat&lt;/code>:&lt;/p>
&lt;pre>&lt;code>m.d.comb += x.eq(Cat(a, b, ...))
&lt;/code>&lt;/pre>&lt;p>This concatenates the given signals &lt;em>first element last&lt;/em> This is important that a in the example above ends up as the least significant bits of x. That is, the concatenation of &lt;code>a&lt;/code> and &lt;code>b&lt;/code> is not &lt;code>ab&lt;/code> but &lt;code>ba&lt;/code>.&lt;br>
It is now easy to swap the bytes of a 16-bit signal:&lt;/p>
&lt;pre>&lt;code>m.d.sync += x.eq(Cat(x[8:], x[:8]))
&lt;/code>&lt;/pre>&lt;p>You can also assign to a &lt;code>Cat&lt;/code>, so swapping the bytes can be accomplished in this way also:&lt;/p>
&lt;pre>&lt;code>m.d.sync += Cat(x[8:], x[:8]).eq(x)
&lt;/code>&lt;/pre>&lt;h1 id="replicating-signals">Replicating signals&lt;/h1>
&lt;p>You can replicate a signal by concatenating it to itself via &lt;code>Cat(x,x)&lt;/code>. But you can also replicate the signal via &lt;code>Repl(x,2)&lt;/code>
&lt;code>Repl&lt;/code> with &lt;code>Cat&lt;/code> can be used together to, for example, signed-extend a value:&lt;/p>
&lt;pre>&lt;code>uint16 = Signal(unsigned(16))
int32 = Signal(signed(32))
m.d.comb += int32.eq(Cat(uint16, Repl(uint16[15],16)))
&lt;/code>&lt;/pre>&lt;p>Of course, the same can be done by simply using the right signal types:&lt;/p>
&lt;pre>&lt;code>uint16 = Signal(unsigned(16))
int32 = Signal(signed(32))
m.d.comb += int32.eq(uint16)
&lt;/code>&lt;/pre>&lt;p>The generated cide will do the right thing.&lt;/p>
&lt;h1 id="arrays">Arrays&lt;/h1>
&lt;p>You can create an array of signals like this:&lt;/p>
&lt;pre>&lt;code># All of these create an array of 3 16-bit elements:
# Creates an array from a, b, c:
a = Signal(unsigned(16))
b = Signal(unsigned(16))
c = Signal(unsigned(16))
abc = Array([a, b, c])
# Creates an array of 16-bit signals:
x = Array([Signal(unsigned(16)), Signal(unsigned(16)), Signal(unsigned(16)) ])
# Also creates an array of 16-bit signals, taking
y = Array([Signal(unsigned(16)) for_ in range(3)])
&lt;/code>&lt;/pre>&lt;p>You can even create multidimensional arrays:&lt;/p>
&lt;pre>&lt;code># Creates a 3 by 5 array of 16-bit signals:
yy = Array([Array[Signal(unsigned(16)) for _ in range(5)] for _ in range(3) ])
&lt;/code>&lt;/pre>&lt;p>You can index into the array with a constant:&lt;/p>
&lt;pre>&lt;code>z = y[2]
&lt;/code>&lt;/pre>&lt;p>This will result in an &amp;ldquo;elaborate time&amp;rdquo; error if the index is out of bounds.
However, you can also index with another signal:&lt;/p>
&lt;pre>&lt;code>i = Signal(unsigned(16))
z = y[i]
&lt;/code>&lt;/pre>&lt;p>Of course, during elaboration this will not result in any error. The actual result depends on runtime. It is best to ensure as much as possible that your access is not invalid. One way is to declare the index to only have a valid range.&lt;/p>
&lt;pre>&lt;code>y = Array([Signal(unsigned(16)) for _ in range(5)])
i = Signal.range(5)
z = y[i]
&lt;/code>&lt;/pre>&lt;p>Of course, there is nothing to prevent &lt;code>i&lt;/code> from being 5, 6, or 7, since it is a 3-bit signal.
Another way is to simply deal with invalid values:&lt;/p>
&lt;pre>&lt;code>y = Array([Signal(unsigned(16)) for _ in range(5)])
i = Signal.range(5)
z = y[i % 4]
&lt;/code>&lt;/pre>&lt;p>Note here, it will still result in unexpected result.
In the end, you will have to &lt;code>formally verify&lt;/code> that i will only contain valid values.&lt;/p>
&lt;h1 id="records">Records&lt;/h1>
&lt;p>A &lt;code>Record&lt;/code> is a bundle of signals. To define a &lt;code>Record&lt;/code>, we first must define a &lt;code>Layout&lt;/code>.&lt;/p>
&lt;h2 id="layouts">Layouts&lt;/h2>
&lt;pre>&lt;code>from nmigen.hdl.rec import *
class MyLayout(Layout):
def __init__(self):
super().__init__([
(&amp;lt;signal_name&amp;gt;, &amp;lt;shape|layout&amp;gt; [, &amp;lt;direction&amp;gt;]),
(&amp;lt;signal_name&amp;gt;, &amp;lt;shape|layout&amp;gt; [, &amp;lt;direction&amp;gt;]),
])
&lt;/code>&lt;/pre>&lt;p>Here is an example of a bus with 8-bit data, 16-bit address line, and some control signals:&lt;/p>
&lt;pre>&lt;code>class BusLayout(Layout):
def __init__(self):
super().__init__([
(&amp;quot;data&amp;quot;, unsigned(8)),
(&amp;quot;addr&amp;quot;, unsigned(16)),
(&amp;quot;wr&amp;quot;,1),
(&amp;quot;en&amp;quot;,1),
])
&lt;/code>&lt;/pre>&lt;p>If your bus is very complex and easy to reuse another bus, you can define a bus by another bus.&lt;/p>
&lt;pre>&lt;code>class DataBusLayout(Layout):
def __init__(self):
super().__init__([
(&amp;quot;data&amp;quot;,unsigned(8))
])
class AddrBusLayout(Layout):
def __init__(self):
super().__init__([
(&amp;quot;addr&amp;quot;,unsigned(16))
])
class AllBusLayout(Layout):
def __init__(self):
super().__init__([
(&amp;quot;addr_bus&amp;quot;,AddrBusLayout()),
(&amp;quot;data_bus&amp;quot;,DataBusLayout()),
])
&lt;/code>&lt;/pre>&lt;h2 id="laying-out-a-record-with-a-layout">Laying out a record with a layout&lt;/h2>
&lt;p>Once a &lt;code>Layout&lt;/code> is defined, you can define a &lt;code>Record&lt;/code> using that &lt;code>Layout&lt;/code>, and use it as a signal:&lt;/p>
&lt;pre>&lt;code>class Bus(Record):
def __init__(self):
super().__init__(BusLayout())
...
# Later in a module:
self.bus = Bus()
m.d.comb += self.bus.data.eq(0xFF)
m.d.sync += self.bus.wr.eq(0)
# Can assign a bus by a bus
self.bus2 = Bus()
m.d.comb += self.bus2.eq(self.bus)
&lt;/code>&lt;/pre>&lt;h1 id="directions-and-connecting-records">Directions and connecting records&lt;/h1>
&lt;p>It is often advantageous to define signals so that the zero value means either invalid or inactive. That way, you can have many of those signals and logical-or them together. For example, you might have three modules, each of which output a one-bit write signal, but only one module will write at a time. Then if your write signal is active high( zeros means no write), you can simply logical-or the write signal from each module together to get a master write signal.
&lt;img src="https://github.com/Waxpple/waxpple.github.io/blob/main/images/Bus_01.png" alt="2">&lt;/p>
&lt;pre>&lt;code>self.master_record = Bus()
m.d.comb += self.master_record.connect(bus1, bus2, bus3, ...)
&lt;/code>&lt;/pre>&lt;p>The &lt;code>connect&lt;/code> method on a record returns an array of statement which logical-ors each signal together.
The exactly same thing could be accomplished &amp;ldquo;manually&amp;rdquo;.&lt;/p>
&lt;pre>&lt;code>self.master_record = Bus()
m.d.comb += self.master_record.eq(bus1 | bus2 | bus3 |...)
&lt;/code>&lt;/pre>&lt;p>The disadvantage is that &lt;code>connect&lt;/code> can connect &lt;em>parts&lt;/em> of records, if the field names matched. In this sense, the &amp;ldquo;subordinate&amp;rdquo; records must have every signal that the &amp;ldquo;master&amp;rdquo; record has. That is, the &amp;ldquo;subordinate&amp;rdquo; records can have extra signals, but the &amp;ldquo;master&amp;rdquo; record must not.&lt;br>
Fan-out is where each subordinate record gets a copy of the master record. If the direction of each signal in the layout of record is &lt;code>DIR_FANOUT&lt;/code>, then you can connect several records to a &amp;ldquo;master&amp;rdquo; record like this:&lt;/p>
&lt;pre>&lt;code>self.master_record = Bus()
m.d.comb += self.master_record.connect(bus1, bus2, bus3, ...)
&lt;/code>&lt;/pre>&lt;p>The syntax is exactly the same, but the direction is different, from master record to each subordinate record. Again, you could do this &amp;ldquo;manually&amp;rdquo;:&lt;/p>
&lt;pre>&lt;code>self.master_record = Bus()
m.d.comb += [
bus1.eq(self.master_record),
bus2.eq(self.master_record),
bus3.eq(self.master_record),
...
]
&lt;/code>&lt;/pre>&lt;p>But this is longer, and also doesn&amp;rsquo;t handle when the master record has extra signals that not in the subordinate records.&lt;/p></content></entry><entry><title type="text">[Day03] Branching</title><link rel="alternate" type="text/html" href="https://waxpple.github.io/posts/day03/"/><id>https://waxpple.github.io/posts/day03/</id><updated>2021-07-21T07:17:42+00:00</updated><published>2021-07-12T14:38:07+08:00</published><author><name>Waxapple</name><uri>https://waxpple.github.io/</uri><email>a0910618112@gmail.com</email></author><rights>[CC BY-NC-SA 4.0](https://creativecommons.org/licenses/by-nc-sa/4.0/deed.en)</rights><summary type="html">If-Elif-Else you cannot use the standard python if-elif-else statements to create statements. Instead, using nMigen branching.
with m.If(condition1): m.d.comb += statements1 with m.Elif(condition2): m.d.comb += statements2 with m.Else(): m.d.comb += statements3 If you use regular Python if-elif-else, then those will be evaluated during generation of the logic, not the logic itself.</summary><content type="html">&lt;h1 id="if-elif-else">If-Elif-Else&lt;/h1>
&lt;p>you cannot use the standard python &lt;code>if-elif-else&lt;/code> statements to create statements. Instead, using nMigen branching.&lt;/p>
&lt;pre>&lt;code>with m.If(condition1):
m.d.comb += statements1
with m.Elif(condition2):
m.d.comb += statements2
with m.Else():
m.d.comb += statements3
&lt;/code>&lt;/pre>&lt;p>If you use regular Python &lt;code>if-elif-else&lt;/code>, then those will be evaluated during &lt;em>generation&lt;/em> of the logic, not the logic itself. This can be useful if you want a flag to cause different logic implement to be generated, and this is a good use of platform string pass to elaborate().&lt;/p>
&lt;pre>&lt;code>if (platform== &amp;quot;KC705&amp;quot;)
m.d.comb += statement1
else:
m.d.comb += statement2
&lt;/code>&lt;/pre>&lt;p>If &lt;code>platform&lt;/code> is &lt;code>&amp;quot;KC705&amp;quot;&lt;/code> then statement1 will be implement in generated hardware, otherwise only statement2 will be implement in the design.&lt;/p>
&lt;h1 id="conditions">Conditions&lt;/h1>
&lt;p>The conditions in &lt;code>If-Elif-Else&lt;/code> are cimparisons, for example &lt;code>a == 1&lt;/code> or &lt;code>(a &amp;gt;= b) &amp;amp; (a &amp;lt;= c)&lt;/code>. Note that each comparison will be one-bit comparison.&lt;br>
If you have a signal with more than one bit and use it as the condition, use &lt;code>with m.If(a):&lt;/code>, then the condition will be true if any bit in a is 1.&lt;/p>
&lt;h1 id="switch-case-default">Switch-Case-Default&lt;/h1>
&lt;p>You can use &lt;code>Switch-Case-Default&lt;/code> just as in standard HDLs using the following &lt;code>with&lt;/code> constructs:&lt;/p>
&lt;pre>&lt;code>with m.Switch(expression):
with m.Case(value1):
statements1
with m.Case(value2):
statements2
with m.Default():
statements3
&lt;/code>&lt;/pre>&lt;p>Although it is suggested that using &lt;code>full-case&lt;/code> switch that we used to do in verilog. You can use multiple values in one case statement.&lt;/p>
&lt;pre>&lt;code>with m.Switch(expression):
with m.Case(value1,value2):
statements1
with m.Default():
statements3
&lt;/code>&lt;/pre>&lt;p>You can leave out the &lt;code>Defalt()&lt;/code>, but not suggest you to do that.&lt;/p>
&lt;pre>&lt;code>m.d.comb += x.eq(1)
with m.Switch (y):
with m.Case(0,1,2):
m.d.comb += x.eq(2)
&lt;/code>&lt;/pre>&lt;p>In this example, if &lt;code>y is in [0, 1, 2]&lt;/code> then &lt;code>x&lt;/code> is assigned 2. Otherwise &lt;code>x&lt;/code> retains its value of 1.&lt;/p>
&lt;ul>
&lt;li>Recall the section on overriding statements. One signal can only assigned in only one clock domain.&lt;/li>
&lt;/ul>
&lt;h1 id="specify-a-bit-patterns">Specify a bit patterns&lt;/h1>
&lt;p>The way to specify a matching pattern in a &lt;code>Case&lt;/code> is with a Python string of binary digits. For example, &lt;code>&amp;quot;0011101011&amp;quot;&lt;/code>. A don&amp;rsquo;t-care bit is specified using a dash &lt;code>-&lt;/code>, so for example &lt;code>&amp;quot;00111-----&amp;quot;&lt;/code>. The number of bits in the string must exactly the same as the number of bits in the expression it is being compared to.&lt;/p>
&lt;pre>&lt;code>with m.If(a.matches(&amp;quot;11---&amp;quot;,3,b)):
statement1
&lt;/code>&lt;/pre>&lt;p>Is equivelent to&lt;/p>
&lt;pre>&lt;code>with m.Switch(a):
with m.Case(&amp;quot;11---&amp;quot;,3,b):
statement1
&lt;/code>&lt;/pre></content></entry><entry><title type="text">[Day02] Basic terminology</title><link rel="alternate" type="text/html" href="https://waxpple.github.io/posts/day02/"/><id>https://waxpple.github.io/posts/day02/</id><updated>2021-07-21T07:17:42+00:00</updated><published>2021-07-12T10:01:41+08:00</published><author><name>Waxapple</name><uri>https://waxpple.github.io/</uri><email>a0910618112@gmail.com</email></author><rights>[CC BY-NC-SA 4.0](https://creativecommons.org/licenses/by-nc-sa/4.0/deed.en)</rights><summary type="html">Domains A domain in its basic definition, is a grouping of logic cells. If consider a module as a blackbox. With its inputs and outputs, any given output is generated within one and only one domain.
Modules come with two domain built in: a combinational domain and a sequential(synchronous) domain.</summary><content type="html">&lt;h1 id="domains">Domains&lt;/h1>
&lt;p>A &lt;em>domain&lt;/em> in its basic definition, is a grouping of logic cells. If consider a module as a blackbox. With its inputs and outputs, any given output is generated within one and only one domain.&lt;br>
&lt;code>Modules&lt;/code> come with two domain built in: a combinational domain and a sequential(synchronous) domain.&lt;/p>
&lt;h1 id="combinational">Combinational&lt;/h1>
&lt;p>Logic that contains no clocked elements is called combinational logic. This is one of the domain that a &lt;code>Module&lt;/code> contains. It is always named &lt;code>comb&lt;/code>, and it can be accessed via m.d.comb.&lt;br>
m means &lt;code>Module&lt;/code> and d means &lt;code>domain&lt;/code>.&lt;/p>
&lt;h1 id="synchronous">Synchronous&lt;/h1>
&lt;p>Logic that contains clocked elements is called synchronous (a.k.a sequential circuit) because all the FFs are triggered by particular clock domain. Each clock domain also has a reset signal which can reset all FFs to a given state. Finally, the domain specifies the edge of its clock on which all the FFs change: &lt;code>posedge&lt;/code> or &lt;code>negedge&lt;/code>.&lt;br>
Unless otherwise specified, there is one synchronous domain in a &lt;code>Module&lt;/code> called sync. It can be accessed via &lt;code>m.d.sync&lt;/code>.&lt;/p>
&lt;h1 id="creating-more-domains">Creating more domains&lt;/h1>
&lt;p>There is no reason to create combinational domains. As mentioned above, modules already contain one combinational domain, comb.&lt;br>
You can create a synchronous clock domain using &lt;code>ClockDomain(&amp;quot;&amp;lt;domain-name&amp;gt;&amp;quot;, clk_edge=&amp;quot;pos|neg&amp;quot;)&lt;/code>. This gives you both the clock and the reset signal for the domain. By default, the domain name is &lt;code>sync&lt;/code> and the clock edge is &lt;code>pos&lt;/code>.&lt;/p>
&lt;pre>&lt;code>m = Module()
mydomain = ClockDomain(&amp;quot;clk&amp;quot;)
m.domains += mydomain
m.d.mydomain += ... # logic to add in the &amp;quot;mydomain&amp;quot; clock domain.
&lt;/code>&lt;/pre>&lt;p>You can access a domain within a module by its name. So a domain created via ClockDomain(&amp;ldquo;my clock&amp;rdquo;) is accessed via &lt;code>m.d.myclock&lt;/code> or &lt;code>m.d[&amp;quot;myclk&amp;quot;]&lt;/code>. \&lt;/p>
&lt;ul>
&lt;li>&lt;code>ClockSignal(domain=&amp;quot;&amp;lt;domain&amp;gt;&amp;quot;)&lt;/code> gives you the clock signal for the given domain.&lt;/li>
&lt;li>&lt;code>ResetSignal(domain=&amp;quot;&amp;lt;domain&amp;gt;&amp;quot;)&lt;/code> gives you the reset signal for the given domain.&lt;/li>
&lt;/ul>
&lt;h1 id="tips-clock-domains-with-the-same-clock-but-different-edges">Tips: Clock domains with the same clock but different edges.&lt;/h1>
&lt;p>This can be done simply by creating one &lt;code>clockdomain&lt;/code>&lt;/p>
&lt;pre>&lt;code>pos = ClockDomain(&amp;quot;pos&amp;quot;)
neg = ClockDomain(&amp;quot;neg&amp;quot;, clk_edge=&amp;quot;neg&amp;quot;)
&lt;/code>&lt;/pre>&lt;p>Next, assign them with same clock driven&lt;/p>
&lt;pre>&lt;code>neg.clk = pos.clk
neg.rst = pos.rst
&lt;/code>&lt;/pre>&lt;p>And then you can add these to the module. We can add more than domain to a module with the same statement.&lt;/p>
&lt;pre>&lt;code>m.domains += [pos, neg]
&lt;/code>&lt;/pre>&lt;h1 id="access-to-domains">Access to domains&lt;/h1>
&lt;p>A module can access its domains via its &lt;code>d&lt;/code> attribute. By default, if a synchronous domain is added to a module&amp;rsquo;s &lt;code>domain&lt;/code>, then all modules everywhere will also have access to that domain via their d attribute, even if that module is not a submodule of the module where the domain was added.&lt;/p>
&lt;pre>&lt;code>m = Module()
m2 = Module()
m.domains += ClockDomain(&amp;quot;thing&amp;quot;)
m.d.thing += # logic
# This is implicity
m2.d.thing += #logic
&lt;/code>&lt;/pre>&lt;p>If you want to explicitly inhibit this global propagation by setting the &lt;code>local&lt;/code> named parameter of the &lt;code>ClockDomain&lt;/code> to &lt;code>True&lt;/code>.&lt;/p>
&lt;pre>&lt;code>m = Module()
m2 = Module()
m.domains += ClockDomain(&amp;quot;thing&amp;quot;, local=True)
m.d.thing += # logic
# Error will occur here.
m2.d.thing += # logic
&lt;/code>&lt;/pre>&lt;h1 id="ports">Ports&lt;/h1>
&lt;p>The equivalent of ports in a module is public attributes. In the following example, &lt;code>a&lt;/code> and &lt;code>data&lt;/code> are publicly available to other modules, while &lt;code>b&lt;/code> is not, just as &lt;code>a&lt;/code> and &lt;code>data&lt;/code> are publicly available to other python classes, and &lt;code>b&lt;/code> is not.&lt;/p>
&lt;pre>&lt;code>class ThingBlock(Elaboratable):
def __init__(self):
# Public accessible
self.a = Signal()
self.data = Signal(8)
def elaborate(self, platform: str):
m = Module()
# Internal use reg/wire.
b = Signal()
return m
&lt;/code>&lt;/pre>&lt;h1 id="resetdefault-values-for-signals">Reset/default values for signals&lt;/h1>
&lt;p>If a &lt;code>Signal&lt;/code> is set in the &lt;em>combinational&lt;/em> or &lt;em>synchronous&lt;/em> domain, then you can specify the default value of the signal if it is not set. By default value of the signal if it is not set. By default, it is zero, but for a non-zero value, you can specify the default value for a signal when constructing the signal by setting the &lt;code>reset&lt;/code> named parameter in the constructor. For example, this create a 16-bit signed signal, self.x, which initial value set to 0xFFFF.&lt;/p>
&lt;pre>&lt;code>self.x = Signal(signed(16), reset=0xFFFF) # initial value &amp;quot;0xFFFF&amp;quot;
&lt;/code>&lt;/pre>&lt;h1 id="explicitly-not-resetting">Explicitly not resetting&lt;/h1>
&lt;p>For synchronous signals(that is, a signal set in a synchronous domain), you can specify that it is not reset on the reset signal, instead only getting an initial balue on power-up. This is done by setting the &lt;code>reset_less&lt;/code> named parameter in the constructor to &lt;code>True&lt;/code>&lt;/p>
&lt;pre>&lt;code>self.x = Signal(signed(16),reset= 0xFFFF, reset_less = True)
&lt;/code>&lt;/pre>&lt;p>This is especially useful during simulation or formal verification where you want to activate the reset, but keep some signals &amp;ldquo;outside&amp;rdquo; the reset. For example, a cycle counter that maintains its count across resets.&lt;/p>
&lt;h1 id="basic-operations">Basic operations&lt;/h1>
&lt;h2 id="statements">Statements&lt;/h2>
&lt;p>nMigen doesn&amp;rsquo;t convert Python to hardware. In essence, what you are writing using nMigen is a &lt;em>generator&lt;/em> of logic, not the logic itself. So if you want to assign one &lt;code>Value&lt;/code> to take the value of another, you don&amp;rsquo;t write &lt;code>a = b&lt;/code>, but instead you call the method of &lt;code>a&lt;/code> that generates the equality: &lt;code>a.eq(b)&lt;/code>. This is known as a &lt;em>statement&lt;/em>.&lt;br>
However, many math operators are overridable in Python, since these translate to calls to Python functions. So for example, you can write &lt;code>a.eq(b+1)&lt;/code> instead of something like a.eq(b.plus(1)) because Python addition can be overrideen to a function callm and nMigen&amp;rsquo;s Signal class does that for all such operators (&lt;code>=&lt;/code> is still not overrided).&lt;/p>
&lt;h2 id="list-of-directly-translatable-python-operators">List of directly translatable Python operators&lt;/h2>
&lt;table>
&lt;thead>
&lt;tr>
&lt;th>Operator&lt;/th>
&lt;th style="text-align:center">Operation&lt;/th>
&lt;th>Notes&lt;/th>
&lt;/tr>
&lt;/thead>
&lt;tbody>
&lt;tr>
&lt;td>&lt;code>~&lt;/code>&lt;/td>
&lt;td style="text-align:center">inversion&lt;/td>
&lt;td>&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>&lt;code>-&lt;/code>&lt;/td>
&lt;td style="text-align:center">arithmetic negation&lt;/td>
&lt;td>&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>&lt;code>+&lt;/code>&lt;/td>
&lt;td style="text-align:center">addition&lt;/td>
&lt;td>&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>&lt;code>*&lt;/code>&lt;/td>
&lt;td style="text-align:center">multiplication&lt;/td>
&lt;td>&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>&lt;code>%&lt;/code>&lt;/td>
&lt;td style="text-align:center">modulus&lt;/td>
&lt;td>&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>&lt;code>//&lt;/code>&lt;/td>
&lt;td style="text-align:center">division&lt;/td>
&lt;td>integer division, rounding down&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>&lt;code>&amp;lt;&amp;lt;&lt;/code>&lt;/td>
&lt;td style="text-align:center">shift left&lt;/td>
&lt;td>&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>&lt;code>&amp;gt;&amp;gt;&lt;/code>&lt;/td>
&lt;td style="text-align:center">shift right&lt;/td>
&lt;td>Effectively arithmetic, see below.&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>&lt;code>&amp;amp;&lt;/code>&lt;/td>
&lt;td style="text-align:center">bitwise and&lt;/td>
&lt;td>&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>`&lt;/td>
&lt;td style="text-align:center">`&lt;/td>
&lt;td>bitwise or&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>&lt;code>^&lt;/code>&lt;/td>
&lt;td style="text-align:center">bitwise xor&lt;/td>
&lt;td>&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>&lt;code>==&lt;/code>&lt;/td>
&lt;td style="text-align:center">equality&lt;/td>
&lt;td>&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>&lt;code>!=&lt;/code>&lt;/td>
&lt;td style="text-align:center">inequality&lt;/td>
&lt;td>&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>&lt;code>&amp;gt;&lt;/code>&lt;/td>
&lt;td style="text-align:center">greater than&lt;/td>
&lt;td>&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>&lt;code>&amp;gt;=&lt;/code>&lt;/td>
&lt;td style="text-align:center">greater than or equal to&lt;/td>
&lt;td>&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>&lt;code>&amp;lt;&lt;/code>&lt;/td>
&lt;td style="text-align:center">less than&lt;/td>
&lt;td>&lt;/td>
&lt;/tr>
&lt;tr>
&lt;td>&lt;code>&amp;lt;=&lt;/code>&lt;/td>
&lt;td style="text-align:center">less than equal to&lt;/td>
&lt;td>&lt;/td>
&lt;/tr>
&lt;/tbody>
&lt;/table>
&lt;blockquote>
&lt;p>Note that there are no translatable Python logical operators (&lt;code>and&lt;/code>,&lt;code>or&lt;/code>). The logical reduction functions &lt;code>any&lt;/code> and &lt;code>all&lt;/code> are not avaliable in nMigen expressions.&lt;br>
Attemped to convert nMigen value to boolean error will occur.&lt;/p>
&lt;/blockquote>
&lt;blockquote>
&lt;p>Shift right is effectively arithmetic, where the sign bit is present for signed values or zero for unsigned Values.&lt;/p>
&lt;/blockquote>
&lt;h1 id="effects-of-operations-on-result-width">Effects of operations on result width&lt;/h1>
&lt;p>Two unsigned/signed 4-bit signals addition will result in unsigned/signed 5-bit result.&lt;/p>
&lt;pre>&lt;code>&amp;gt;&amp;gt;&amp;gt; s1 = Signal(signed(4))
&amp;gt;&amp;gt;&amp;gt; s2 = Signal(signed(4))
&amp;gt;&amp;gt;&amp;gt; v2 = s1 + s2
&amp;gt;&amp;gt;&amp;gt; v2.shape()
Shape(width=5, signed=True)
&lt;/code>&lt;/pre>&lt;h1 id="multiplexing-signals">Multiplexing signals&lt;/h1>
&lt;p>&lt;code>Mux()&lt;/code> returns one signal if the condition is true, the other signal otherwise:&lt;/p>
&lt;pre>&lt;code>y.eq(Mux(cond,x1,x2))
&lt;/code>&lt;/pre>&lt;p>In this case, if &lt;code>cond&lt;/code> is true then &lt;code>y&lt;/code> is set to x1, otherwise x2. It is the same as &lt;code>y = cond?x1:x2;&lt;/code>.&lt;br>
&lt;code>Mux&lt;/code> cannot be used on the left-hand side of any assignment.&lt;/p>
&lt;h1 id="placing-statements-in-domains">Placing statements in domains&lt;/h1>
&lt;p>Statements are written in the combinational domain of a module as we used to in verilog. Ofcourse, can be used in sequential circuits.&lt;/p>
&lt;pre>&lt;code># Combinational circuit
m.d.comb += x.eq(y+1)
# Sequential circuit
m.d.sync += x.eq(y+1)
&lt;/code>&lt;/pre>&lt;p>For example, y is &lt;code>IDLE&lt;/code> and x is next_state.&lt;/p>
&lt;h1 id="adding-multiple-statements">Adding multiple statements&lt;/h1>
&lt;p>The &lt;code>+=&lt;/code> operator for a domain can take one statement, or a list of statements, which is pretty ease to use.&lt;/p>
&lt;pre>&lt;code>m.d.comb += [
x.eq(y+1),
z.eq(w+2)
]
&lt;/code>&lt;/pre>&lt;h1 id="conflict-statements-will-be-override">Conflict statements will be override&lt;/h1>
&lt;p>If a statement sets the same signal that previous statement set, the the second set takes precedence.&lt;/p>
&lt;pre>&lt;code>m.d.comb += x.eq(y+1)
m.d.comb += x.eq(y+2)
&lt;/code>&lt;/pre>&lt;p>In this case, x will get y+2 not y+1.
Remember that one signal can only be assigned to one domains, otherwise, it will result in a driver-driver conflict.&lt;/p>
&lt;pre>&lt;code># Wrong code
m.d.comb += x.eq(y+1)
m.d.sync += x.eq(y+1)
&lt;/code>&lt;/pre></content></entry><entry><title type="text">[Day01] Basic nMigen</title><link rel="alternate" type="text/html" href="https://waxpple.github.io/posts/day01/"/><id>https://waxpple.github.io/posts/day01/</id><updated>2021-07-21T07:17:42+00:00</updated><published>2021-07-10T10:50:02+08:00</published><author><name>Waxapple</name><uri>https://waxpple.github.io/</uri><email>a0910618112@gmail.com</email></author><rights>[CC BY-NC-SA 4.0](https://creativecommons.org/licenses/by-nc-sa/4.0/deed.en)</rights><summary type="html">Basic structure of modules The tutorial is followed by https://github.com/RobertBaruch/nmigen-tutorial/ Thumbs up for his contributions.
from nmigen import * from nmigen.build import Platform class ThingBlock(Elaboratable): def __init__(self): pass def elaborate(self, platform: Platform) -&amp;gt; Module: m = Module() return m Elaborating a module from nmigen.</summary><content type="html">&lt;h1 id="basic-structure-of-modules">Basic structure of modules&lt;/h1>
&lt;p>The tutorial is followed by &lt;a href="https://github.com/RobertBaruch/nmigen-tutorial/">https://github.com/RobertBaruch/nmigen-tutorial/&lt;/a>
Thumbs up for his contributions.&lt;/p>
&lt;pre>&lt;code>from nmigen import *
from nmigen.build import Platform
class ThingBlock(Elaboratable):
def __init__(self):
pass
def elaborate(self, platform: Platform) -&amp;gt; Module:
m = Module()
return m
&lt;/code>&lt;/pre>&lt;h1 id="elaborating-a-module">Elaborating a module&lt;/h1>
&lt;pre>&lt;code>from nmigen.cli import main
if __name__== &amp;quot;__main__&amp;quot;:
sync = ClockDomain()
block = ThingBlock()
m = Module()
m.domains += sync
m.submodules += block
main(m, ports=[sync.clk,sync.rst])
&lt;/code>&lt;/pre>&lt;ul>
&lt;li>main(module, ports=[&lt;ports>], platform=&amp;quot;&lt;platform>&amp;quot;) translate the given module into verilog. This is call &lt;em>elaboration&lt;/em>. All elaborate() medthod will have its platform argument set to the given platform like particular chips or evaluation boards.&lt;/li>
&lt;/ul>
&lt;pre>&lt;code>python3 thing.py generate -t [v|il] &amp;gt; thing.[v|il]
&lt;/code>&lt;/pre>&lt;blockquote>
&lt;p>If you encounter any error message, Back to day00 and install the pre-requisties.&lt;/p>
&lt;/blockquote>
&lt;ul>
&lt;li>Choose RTLIL if using yosys.&lt;/li>
&lt;/ul></content></entry><entry><title type="text">[Day00] nMigen </title><link rel="alternate" type="text/html" href="https://waxpple.github.io/posts/day00/"/><id>https://waxpple.github.io/posts/day00/</id><updated>2021-07-21T07:17:42+00:00</updated><published>2021-07-09T14:33:00+08:00</published><author><name>Waxapple</name><uri>https://waxpple.github.io/</uri><email>a0910618112@gmail.com</email></author><rights>[CC BY-NC-SA 4.0](https://creativecommons.org/licenses/by-nc-sa/4.0/deed.en)</rights><summary type="html">nMigen, nMigen! Prerequisites sudo apt-get install build-essential clang bison flex libreadline-dev \ gawk tcl-dev libffi-dev git mercurial graphviz \ xdot pkg-config python python3 libftdi-dev gperf \ libboost-program-options-dev autoconf libgmp-dev \ cmake   https://symbiyosys.readthedocs.io/en/latest/install.html
nMigen pip install git+https://github.com/m-labs/nmigen.git pip install git+https://github.com/m-labs/nmigen-boards.git nMigen</summary><content type="html">&lt;h1 id="nmigen-nmigen">nMigen, nMigen!&lt;/h1>
&lt;p>&lt;img src="https://m-labs.hk/images/migen@2x.png?h=43d4e86170d805ce58f90901ae31a64141ea32606f7cefcb4b2b165e362c2b9a" alt="1">&lt;/p>
&lt;h1 id="prerequisites">Prerequisites&lt;/h1>
&lt;pre>&lt;code>sudo apt-get install build-essential clang bison flex libreadline-dev \
gawk tcl-dev libffi-dev git mercurial graphviz \
xdot pkg-config python python3 libftdi-dev gperf \
libboost-program-options-dev autoconf libgmp-dev \
cmake
&lt;/code>&lt;/pre>&lt;h1 id="">&lt;/h1>
&lt;p> &lt;a href="https://symbiyosys.readthedocs.io/en/latest/install.html">https://symbiyosys.readthedocs.io/en/latest/install.html&lt;/a>&lt;/p>
&lt;h1 id="nmigen">nMigen&lt;/h1>
&lt;pre>&lt;code>pip install git+https://github.com/m-labs/nmigen.git
pip install git+https://github.com/m-labs/nmigen-boards.git
&lt;/code>&lt;/pre>&lt;p>nMigen&lt;/p>
&lt;h1 id="value-in-migen">Value in migen&lt;/h1>
&lt;h2 id="const-">Const &lt;/h2>
&lt;pre>&lt;code>from nmigen import *
a = Const(10)
a.shape()
&amp;gt;&amp;gt; Shape(width=4, signed=False)
a = Const(10)
a.shape()
&amp;gt;&amp;gt; Shape(width=5, signed=True)
x = Const(3,range(-5,11))
x.shape()
&amp;gt;&amp;gt; Shape(width=5, signed=True)
&lt;/code>&lt;/pre>&lt;h2 id="enum-">Enum &lt;/h2>
&lt;pre>&lt;code>from enum import Enum, unique
@unique
class Func(Enum):
NONE = 0
ADD = 1
SUB = 2
MUL = 3
DIV = 4
...
&amp;gt;&amp;gt;&amp;gt; x = Const(2, Func)
&amp;gt;&amp;gt;&amp;gt; x.shape()
unsigned(3)
&amp;gt;&amp;gt;&amp;gt; x = Value.cast(Func.NONE)
&amp;gt;&amp;gt;&amp;gt; x
const 3'd0
&lt;/code>&lt;/pre>&lt;h2 id="signal--wirereg">Signal  Wirereg&lt;/h2>
&lt;pre>&lt;code>&amp;gt;&amp;gt;&amp;gt; from nmigen import *
&amp;gt;&amp;gt;&amp;gt; A = Signal(signed(8))
&amp;gt;&amp;gt;&amp;gt; A.shape()
Shape(width=8, signed=True)
&lt;/code>&lt;/pre>&lt;pre>&lt;code>&amp;gt;&amp;gt;&amp;gt; x = Signal(range(-5,11))
&amp;gt;&amp;gt;&amp;gt; x.shape()
Shape(width=5, signed=True)
&lt;/code>&lt;/pre>&lt;pre>&lt;code>&amp;gt;&amp;gt;&amp;gt; x = Signal(Func)
&amp;gt;&amp;gt;&amp;gt; x
(sig x)
&amp;gt;&amp;gt;&amp;gt; x = Signal(unsigned(16),name=&amp;quot;dout&amp;quot;)
&amp;gt;&amp;gt;&amp;gt; x.name
'dout'
&lt;/code>&lt;/pre>&lt;hr>
&lt;blockquote>
&lt;p>Miniconda WSLssl&lt;/p>
&lt;h1 id="miniconda">Miniconda&lt;/h1>
&lt;p>WSLGUIminiconda&lt;/p>
&lt;pre>&lt;code>wget https://repo.anaconda.com/miniconda/Miniconda3-py39_4.9.2-Linux-x86_64.sh
chmod +x Miniconda3-py39_4.9.2-Linux-x86_64.sh
./Miniconda3-py39_4.9.2-Linux-x86_64.sh
&lt;/code>&lt;/pre>&lt;/blockquote></content></entry></feed>