// Seed: 4117638456
module module_0 ();
  always
    for (id_1 = 1; 1; id_1 = !1) begin
      id_1 = #1 1;
      id_1 <= 1;
      if (1) begin
        id_1 <= id_1;
      end else begin : id_2
        id_2 = id_1;
        id_2 = 1 >= 1;
      end
    end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(id_3) id_2 <= 1;
  module_0();
endmodule
