

================================================================
== Vitis HLS Report for 'compute_attention_coefficients_sum'
================================================================
* Date:           Sat Dec 11 19:30:57 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.754 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                         |                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                 Instance                                |                            Module                            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3_fu_103  |compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_108_1_VITIS_LOOP_109_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     3|        -|        -|    -|
|Expression           |        -|     -|        0|      121|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        4|    20|     2165|     1390|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       86|    -|
|Register             |        -|     -|      146|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        4|    23|     2311|     1597|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |                                 Instance                                |                            Module                            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |grp_compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3_fu_103  |compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3  |        4|  20|  2165|  1390|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                    |                                                              |        4|  20|  2165|  1390|    0|
    +-------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    +--------------------------------------+--------------------------------+--------------+
    |               Instance               |             Module             |  Expression  |
    +--------------------------------------+--------------------------------+--------------+
    |mac_muladd_3ns_8ns_10ns_12_4_1_U1048  |mac_muladd_3ns_8ns_10ns_12_4_1  |  i0 * i1 + i2|
    |mul_mul_10ns_8ns_16_4_1_U1050         |mul_mul_10ns_8ns_16_4_1         |       i0 * i1|
    |mul_mul_12ns_8ns_18_4_1_U1049         |mul_mul_12ns_8ns_18_4_1         |       i0 * i1|
    +--------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln108_1_fu_168_p2     |         +|   0|  0|  41|          34|           1|
    |add_ln108_fu_177_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln109_fu_203_p2       |         +|   0|  0|  17|          10|           1|
    |icmp_ln108_fu_163_p2      |      icmp|   0|  0|  20|          34|          34|
    |icmp_ln109_fu_158_p2      |      icmp|   0|  0|  20|          32|          32|
    |select_ln108_1_fu_191_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln108_fu_183_p3    |    select|   0|  0|  10|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 121|         115|          73|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  59|         11|    1|         11|
    |indvar_flatten_fu_72  |   9|          2|   34|         68|
    |n1_fu_64              |   9|          2|   10|         20|
    |nh_fu_68              |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  86|         17|   48|        105|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln116_reg_326                                                                     |  12|   0|   12|          0|
    |ap_CS_fsm                                                                             |  10|   0|   10|          0|
    |grp_compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3_fu_103_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_72                                                                  |  34|   0|   34|          0|
    |mul_ln109_reg_341                                                                     |  16|   0|   16|          0|
    |mul_ln119_reg_336                                                                     |  18|   0|   18|          0|
    |n1_fu_64                                                                              |  10|   0|   10|          0|
    |nh_fu_68                                                                              |   3|   0|    3|          0|
    |select_ln108_reg_305                                                                  |  10|   0|   10|          0|
    |tmp_reg_297                                                                           |  32|   0|   34|          2|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 146|   0|  148|          2|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  compute_attention_coefficients_sum|  return value|
|num_of_nodes                           |   in|   32|     ap_none|                        num_of_nodes|        scalar|
|all_scores_V_address0                  |  out|   18|   ap_memory|                        all_scores_V|         array|
|all_scores_V_ce0                       |  out|    1|   ap_memory|                        all_scores_V|         array|
|all_scores_V_q0                        |   in|   28|   ap_memory|                        all_scores_V|         array|
|all_scores_V_address1                  |  out|   18|   ap_memory|                        all_scores_V|         array|
|all_scores_V_ce1                       |  out|    1|   ap_memory|                        all_scores_V|         array|
|all_scores_V_we1                       |  out|    1|   ap_memory|                        all_scores_V|         array|
|all_scores_V_d1                        |  out|   28|   ap_memory|                        all_scores_V|         array|
|connectivity_mask_final_address0       |  out|   16|   ap_memory|             connectivity_mask_final|         array|
|connectivity_mask_final_ce0            |  out|    1|   ap_memory|             connectivity_mask_final|         array|
|connectivity_mask_final_q0             |   in|   32|   ap_memory|             connectivity_mask_final|         array|
|attention_coefficients_sum_V_address1  |  out|   10|   ap_memory|        attention_coefficients_sum_V|         array|
|attention_coefficients_sum_V_ce1       |  out|    1|   ap_memory|        attention_coefficients_sum_V|         array|
|attention_coefficients_sum_V_we1       |  out|    1|   ap_memory|        attention_coefficients_sum_V|         array|
|attention_coefficients_sum_V_d1        |  out|   28|   ap_memory|        attention_coefficients_sum_V|         array|
+---------------------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%n1 = alloca i32 1"   --->   Operation 11 'alloca' 'n1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%nh = alloca i32 1"   --->   Operation 12 'alloca' 'nh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes"   --->   Operation 14 'read' 'num_of_nodes_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sum_V_loc = alloca i64 1"   --->   Operation 15 'alloca' 'sum_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %attention_coefficients_sum_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i28 %all_scores_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %connectivity_mask_final, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %num_of_nodes_read, i2 0"   --->   Operation 19 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln108 = store i34 0, i34 %indvar_flatten" [GAT_compute.cpp:108]   --->   Operation 20 'store' 'store_ln108' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln108 = store i3 0, i3 %nh" [GAT_compute.cpp:108]   --->   Operation 21 'store' 'store_ln108' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln108 = store i10 0, i10 %n1" [GAT_compute.cpp:108]   --->   Operation 22 'store' 'store_ln108' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln108 = br void %.lr.ph" [GAT_compute.cpp:108]   --->   Operation 23 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%n1_1 = load i10 %n1" [GAT_compute.cpp:109]   --->   Operation 24 'load' 'n1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i34 %indvar_flatten" [GAT_compute.cpp:108]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln109 = zext i10 %n1_1" [GAT_compute.cpp:109]   --->   Operation 26 'zext' 'zext_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln109 = icmp_eq  i32 %zext_ln109, i32 %num_of_nodes_read" [GAT_compute.cpp:109]   --->   Operation 27 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.90ns)   --->   "%icmp_ln108 = icmp_eq  i34 %indvar_flatten_load, i34 %tmp" [GAT_compute.cpp:108]   --->   Operation 28 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.90ns)   --->   "%add_ln108_1 = add i34 %indvar_flatten_load, i34 1" [GAT_compute.cpp:108]   --->   Operation 29 'add' 'add_ln108_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %._crit_edge81.loopexit, void" [GAT_compute.cpp:108]   --->   Operation 30 'br' 'br_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%nh_load = load i3 %nh" [GAT_compute.cpp:108]   --->   Operation 31 'load' 'nh_load' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.57ns)   --->   "%add_ln108 = add i3 %nh_load, i3 1" [GAT_compute.cpp:108]   --->   Operation 32 'add' 'add_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.30ns)   --->   "%select_ln108 = select i1 %icmp_ln109, i10 0, i10 %n1_1" [GAT_compute.cpp:108]   --->   Operation 33 'select' 'select_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.27ns)   --->   "%select_ln108_1 = select i1 %icmp_ln109, i3 %add_ln108, i3 %nh_load" [GAT_compute.cpp:108]   --->   Operation 34 'select' 'select_ln108_1' <Predicate = (!icmp_ln108)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i3 %select_ln108_1" [GAT_compute.cpp:116]   --->   Operation 35 'zext' 'zext_ln116' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_2 : Operation 36 [3/3] (0.99ns) (grouped into DSP with root node add_ln116)   --->   "%mul_ln116 = mul i11 %zext_ln116, i11 200" [GAT_compute.cpp:116]   --->   Operation 36 'mul' 'mul_ln116' <Predicate = (!icmp_ln108)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (0.72ns)   --->   "%add_ln109 = add i10 %select_ln108, i10 1" [GAT_compute.cpp:109]   --->   Operation 37 'add' 'add_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln108 = store i34 %add_ln108_1, i34 %indvar_flatten" [GAT_compute.cpp:108]   --->   Operation 38 'store' 'store_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln108 = store i3 %select_ln108_1, i3 %nh" [GAT_compute.cpp:108]   --->   Operation 39 'store' 'store_ln108' <Predicate = (!icmp_ln108)> <Delay = 0.38>
ST_2 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln109 = store i10 %add_ln109, i10 %n1" [GAT_compute.cpp:109]   --->   Operation 40 'store' 'store_ln109' <Predicate = (!icmp_ln108)> <Delay = 0.38>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln122 = ret" [GAT_compute.cpp:122]   --->   Operation 41 'ret' 'ret_ln122' <Predicate = (icmp_ln108)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 42 [2/3] (0.99ns) (grouped into DSP with root node add_ln116)   --->   "%mul_ln116 = mul i11 %zext_ln116, i11 200" [GAT_compute.cpp:116]   --->   Operation 42 'mul' 'mul_ln116' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 43 [1/3] (0.00ns) (grouped into DSP with root node add_ln116)   --->   "%mul_ln116 = mul i11 %zext_ln116, i11 200" [GAT_compute.cpp:116]   --->   Operation 43 'mul' 'mul_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into DSP with root node add_ln116)   --->   "%zext_ln109_1 = zext i11 %mul_ln116" [GAT_compute.cpp:109]   --->   Operation 44 'zext' 'zext_ln109_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i10 %select_ln108" [GAT_compute.cpp:116]   --->   Operation 45 'zext' 'zext_ln116_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln116 = add i12 %zext_ln109_1, i12 %zext_ln116_1" [GAT_compute.cpp:116]   --->   Operation 46 'add' 'add_ln116' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.18>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln109_2 = zext i10 %select_ln108" [GAT_compute.cpp:109]   --->   Operation 47 'zext' 'zext_ln109_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln116 = add i12 %zext_ln109_1, i12 %zext_ln116_1" [GAT_compute.cpp:116]   --->   Operation 48 'add' 'add_ln116' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i12 %add_ln116" [GAT_compute.cpp:119]   --->   Operation 49 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln119 = mul i18 %zext_ln119, i18 200" [GAT_compute.cpp:119]   --->   Operation 50 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 51 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln109 = mul i16 %zext_ln109_2, i16 200" [GAT_compute.cpp:109]   --->   Operation 51 'mul' 'mul_ln109' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 52 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln119 = mul i18 %zext_ln119, i18 200" [GAT_compute.cpp:119]   --->   Operation 52 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 53 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln109 = mul i16 %zext_ln109_2, i16 200" [GAT_compute.cpp:109]   --->   Operation 53 'mul' 'mul_ln109' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.53>
ST_7 : Operation 54 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln119 = mul i18 %zext_ln119, i18 200" [GAT_compute.cpp:119]   --->   Operation 54 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 55 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln109 = mul i16 %zext_ln109_2, i16 200" [GAT_compute.cpp:109]   --->   Operation 55 'mul' 'mul_ln109' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.03>
ST_8 : Operation 56 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln119 = mul i18 %zext_ln119, i18 200" [GAT_compute.cpp:119]   --->   Operation 56 'mul' 'mul_ln119' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 57 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln109 = mul i16 %zext_ln109_2, i16 200" [GAT_compute.cpp:109]   --->   Operation 57 'mul' 'mul_ln109' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 58 [2/2] (2.03ns)   --->   "%call_ln119 = call void @compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3, i32 %num_of_nodes_read, i18 %mul_ln119, i16 %mul_ln109, i28 %sum_V_loc, i28 %all_scores_V, i32 %connectivity_mask_final, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [GAT_compute.cpp:119]   --->   Operation 58 'call' 'call_ln119' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln119 = call void @compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3, i32 %num_of_nodes_read, i18 %mul_ln119, i16 %mul_ln109, i28 %sum_V_loc, i28 %all_scores_V, i32 %connectivity_mask_final, i6 %f_x_msb_4_h_table_V, i7 %f_x_msb_4_l_table_V, i32 %f_x_msb_3_table_V, i46 %f_x_msb_2_table_V, i50 %exp_x_msb_1_table_V" [GAT_compute.cpp:119]   --->   Operation 59 'call' 'call_ln119' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.20>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_108_1_VITIS_LOOP_109_2_str"   --->   Operation 60 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln116_2 = zext i12 %add_ln116" [GAT_compute.cpp:116]   --->   Operation 61 'zext' 'zext_ln116_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%attention_coefficients_sum_V_addr = getelementptr i28 %attention_coefficients_sum_V, i64 0, i64 %zext_ln116_2" [GAT_compute.cpp:119]   --->   Operation 62 'getelementptr' 'attention_coefficients_sum_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [GAT_compute.cpp:109]   --->   Operation 63 'specloopname' 'specloopname_ln109' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%sum_V_loc_load = load i28 %sum_V_loc"   --->   Operation 64 'load' 'sum_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (1.20ns)   --->   "%store_ln119 = store i28 %sum_V_loc_load, i10 %attention_coefficients_sum_V_addr" [GAT_compute.cpp:119]   --->   Operation 65 'store' 'store_ln119' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 28> <Depth = 800> <RAM>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_of_nodes]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ all_scores_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ connectivity_mask_final]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_h_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_l_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ attention_coefficients_sum_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n1                                (alloca        ) [ 01111111111]
nh                                (alloca        ) [ 01111111111]
indvar_flatten                    (alloca        ) [ 01111111111]
num_of_nodes_read                 (read          ) [ 00111111111]
sum_V_loc                         (alloca        ) [ 00111111111]
specmemcore_ln0                   (specmemcore   ) [ 00000000000]
specmemcore_ln0                   (specmemcore   ) [ 00000000000]
specmemcore_ln0                   (specmemcore   ) [ 00000000000]
tmp                               (bitconcatenate) [ 00111111111]
store_ln108                       (store         ) [ 00000000000]
store_ln108                       (store         ) [ 00000000000]
store_ln108                       (store         ) [ 00000000000]
br_ln108                          (br            ) [ 00000000000]
n1_1                              (load          ) [ 00000000000]
indvar_flatten_load               (load          ) [ 00000000000]
zext_ln109                        (zext          ) [ 00000000000]
icmp_ln109                        (icmp          ) [ 00000000000]
icmp_ln108                        (icmp          ) [ 00111111111]
add_ln108_1                       (add           ) [ 00000000000]
br_ln108                          (br            ) [ 00000000000]
nh_load                           (load          ) [ 00000000000]
add_ln108                         (add           ) [ 00000000000]
select_ln108                      (select        ) [ 00011100000]
select_ln108_1                    (select        ) [ 00000000000]
zext_ln116                        (zext          ) [ 00011000000]
add_ln109                         (add           ) [ 00000000000]
store_ln108                       (store         ) [ 00000000000]
store_ln108                       (store         ) [ 00000000000]
store_ln109                       (store         ) [ 00000000000]
ret_ln122                         (ret           ) [ 00000000000]
mul_ln116                         (mul           ) [ 00000000000]
zext_ln109_1                      (zext          ) [ 00000100000]
zext_ln116_1                      (zext          ) [ 00000100000]
zext_ln109_2                      (zext          ) [ 00000011100]
add_ln116                         (add           ) [ 00000011111]
zext_ln119                        (zext          ) [ 00000011100]
mul_ln119                         (mul           ) [ 00000000010]
mul_ln109                         (mul           ) [ 00000000010]
call_ln119                        (call          ) [ 00000000000]
specloopname_ln0                  (specloopname  ) [ 00000000000]
zext_ln116_2                      (zext          ) [ 00000000000]
attention_coefficients_sum_V_addr (getelementptr ) [ 00000000000]
specloopname_ln109                (specloopname  ) [ 00000000000]
sum_V_loc_load                    (load          ) [ 00000000000]
store_ln119                       (store         ) [ 00000000000]
br_ln0                            (br            ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_of_nodes">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_of_nodes"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="all_scores_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="all_scores_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="connectivity_mask_final">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="connectivity_mask_final"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="f_x_msb_4_h_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_h_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_x_msb_4_l_table_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_l_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="attention_coefficients_sum_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attention_coefficients_sum_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_108_1_VITIS_LOOP_109_2_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="n1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="nh_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nh/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sum_V_loc_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="28" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_V_loc/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="num_of_nodes_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_of_nodes_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="attention_coefficients_sum_V_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="28" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="12" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attention_coefficients_sum_V_addr/10 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln119_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="95" dir="0" index="1" bw="28" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="98" dir="0" index="4" bw="10" slack="0"/>
<pin id="99" dir="0" index="5" bw="28" slack="2147483647"/>
<pin id="100" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="28" slack="2147483647"/>
<pin id="101" dir="1" index="7" bw="28" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/10 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="7"/>
<pin id="106" dir="0" index="2" bw="18" slack="0"/>
<pin id="107" dir="0" index="3" bw="16" slack="0"/>
<pin id="108" dir="0" index="4" bw="28" slack="7"/>
<pin id="109" dir="0" index="5" bw="28" slack="0"/>
<pin id="110" dir="0" index="6" bw="32" slack="0"/>
<pin id="111" dir="0" index="7" bw="6" slack="0"/>
<pin id="112" dir="0" index="8" bw="7" slack="0"/>
<pin id="113" dir="0" index="9" bw="32" slack="0"/>
<pin id="114" dir="0" index="10" bw="46" slack="0"/>
<pin id="115" dir="0" index="11" bw="50" slack="0"/>
<pin id="116" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln119/8 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="34" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="34" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln108_store_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="0"/>
<pin id="135" dir="0" index="1" bw="34" slack="0"/>
<pin id="136" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln108_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln108_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="10" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="n1_1_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="1"/>
<pin id="150" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n1_1/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="34" slack="1"/>
<pin id="153" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln109_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln109_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln109/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln108_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="34" slack="0"/>
<pin id="165" dir="0" index="1" bw="34" slack="1"/>
<pin id="166" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln108_1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="34" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="nh_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="1"/>
<pin id="176" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nh_load/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln108_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="select_ln108_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="10" slack="0"/>
<pin id="186" dir="0" index="2" bw="10" slack="0"/>
<pin id="187" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln108_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="0" index="2" bw="3" slack="0"/>
<pin id="195" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln116_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln109_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln108_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="34" slack="0"/>
<pin id="211" dir="0" index="1" bw="34" slack="1"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln108_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="1"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln109_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="0" index="1" bw="10" slack="1"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln109/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln116_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="2"/>
<pin id="226" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_1/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln109_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="3"/>
<pin id="229" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln109_2/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln119_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln116_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="12" slack="5"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln116_2/10 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sum_V_loc_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="28" slack="9"/>
<pin id="239" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V_loc_load/10 "/>
</bind>
</comp>

<comp id="241" class="1007" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="0" index="2" bw="10" slack="0"/>
<pin id="245" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln116/2 zext_ln109_1/4 add_ln116/4 "/>
</bind>
</comp>

<comp id="250" class="1007" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="12" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln119/5 "/>
</bind>
</comp>

<comp id="257" class="1007" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="0"/>
<pin id="260" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln109/5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="n1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="n1 "/>
</bind>
</comp>

<comp id="271" class="1005" name="nh_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="3" slack="0"/>
<pin id="273" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="nh "/>
</bind>
</comp>

<comp id="278" class="1005" name="indvar_flatten_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="34" slack="0"/>
<pin id="280" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="285" class="1005" name="num_of_nodes_read_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="num_of_nodes_read "/>
</bind>
</comp>

<comp id="291" class="1005" name="sum_V_loc_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="28" slack="7"/>
<pin id="293" dir="1" index="1" bw="28" slack="7"/>
</pin_list>
<bind>
<opset="sum_V_loc "/>
</bind>
</comp>

<comp id="297" class="1005" name="tmp_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="34" slack="1"/>
<pin id="299" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="305" class="1005" name="select_ln108_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="2"/>
<pin id="307" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="select_ln108 "/>
</bind>
</comp>

<comp id="311" class="1005" name="zext_ln116_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="1"/>
<pin id="313" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln116 "/>
</bind>
</comp>

<comp id="316" class="1005" name="zext_ln116_1_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="12" slack="1"/>
<pin id="318" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln116_1 "/>
</bind>
</comp>

<comp id="321" class="1005" name="zext_ln109_2_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="1"/>
<pin id="323" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln109_2 "/>
</bind>
</comp>

<comp id="326" class="1005" name="add_ln116_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="12" slack="5"/>
<pin id="328" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="add_ln116 "/>
</bind>
</comp>

<comp id="331" class="1005" name="zext_ln119_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="18" slack="1"/>
<pin id="333" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln119 "/>
</bind>
</comp>

<comp id="336" class="1005" name="mul_ln119_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="18" slack="1"/>
<pin id="338" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln119 "/>
</bind>
</comp>

<comp id="341" class="1005" name="mul_ln109_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="1"/>
<pin id="343" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln109 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="60" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="102"><net_src comp="86" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="117"><net_src comp="54" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="103" pin=5"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="103" pin=6"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="103" pin=7"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="103" pin=8"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="103" pin=9"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="103" pin=10"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="103" pin=11"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="80" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="157"><net_src comp="148" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="151" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="151" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="181"><net_src comp="174" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="158" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="148" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="196"><net_src comp="158" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="177" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="174" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="183" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="168" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="191" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="203" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="240"><net_src comp="237" pin="1"/><net_sink comp="93" pin=4"/></net>

<net id="246"><net_src comp="199" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="224" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="249"><net_src comp="241" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="254"><net_src comp="230" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="50" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="256"><net_src comp="250" pin="2"/><net_sink comp="103" pin=2"/></net>

<net id="261"><net_src comp="227" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="52" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="263"><net_src comp="257" pin="2"/><net_sink comp="103" pin=3"/></net>

<net id="267"><net_src comp="64" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="274"><net_src comp="68" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="281"><net_src comp="72" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="288"><net_src comp="80" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="290"><net_src comp="285" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="294"><net_src comp="76" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="300"><net_src comp="125" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="308"><net_src comp="183" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="314"><net_src comp="199" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="319"><net_src comp="224" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="324"><net_src comp="227" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="329"><net_src comp="241" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="334"><net_src comp="230" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="339"><net_src comp="250" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="344"><net_src comp="257" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="103" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: all_scores_V | {8 9 }
	Port: connectivity_mask_final | {}
	Port: f_x_msb_4_h_table_V | {}
	Port: f_x_msb_4_l_table_V | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
	Port: attention_coefficients_sum_V | {10 }
 - Input state : 
	Port: compute_attention_coefficients_sum : num_of_nodes | {1 }
	Port: compute_attention_coefficients_sum : all_scores_V | {8 9 }
	Port: compute_attention_coefficients_sum : connectivity_mask_final | {8 9 }
	Port: compute_attention_coefficients_sum : f_x_msb_4_h_table_V | {8 9 }
	Port: compute_attention_coefficients_sum : f_x_msb_4_l_table_V | {8 9 }
	Port: compute_attention_coefficients_sum : f_x_msb_3_table_V | {8 9 }
	Port: compute_attention_coefficients_sum : f_x_msb_2_table_V | {8 9 }
	Port: compute_attention_coefficients_sum : exp_x_msb_1_table_V | {8 9 }
	Port: compute_attention_coefficients_sum : attention_coefficients_sum_V | {}
  - Chain level:
	State 1
		store_ln108 : 1
		store_ln108 : 1
		store_ln108 : 1
	State 2
		zext_ln109 : 1
		icmp_ln109 : 2
		icmp_ln108 : 1
		add_ln108_1 : 1
		br_ln108 : 2
		add_ln108 : 1
		select_ln108 : 3
		select_ln108_1 : 3
		zext_ln116 : 4
		mul_ln116 : 5
		add_ln109 : 4
		store_ln108 : 2
		store_ln108 : 4
		store_ln109 : 5
	State 3
	State 4
		zext_ln109_1 : 1
		add_ln116 : 2
	State 5
		zext_ln119 : 1
		mul_ln119 : 2
		mul_ln109 : 1
	State 6
	State 7
	State 8
		call_ln119 : 1
	State 9
	State 10
		attention_coefficients_sum_V_addr : 1
		store_ln119 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                             Functional Unit                             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3_fu_103 |    20   |  5.031  |   1861  |   1032  |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            add_ln108_1_fu_168                           |    0    |    0    |    0    |    41   |
|    add   |                             add_ln108_fu_177                            |    0    |    0    |    0    |    10   |
|          |                             add_ln109_fu_203                            |    0    |    0    |    0    |    17   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                            icmp_ln109_fu_158                            |    0    |    0    |    0    |    20   |
|          |                            icmp_ln108_fu_163                            |    0    |    0    |    0    |    20   |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                           select_ln108_fu_183                           |    0    |    0    |    0    |    10   |
|          |                          select_ln108_1_fu_191                          |    0    |    0    |    0    |    3    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                grp_fu_250                               |    1    |    0    |    0    |    0    |
|          |                                grp_fu_257                               |    1    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|  muladd  |                                grp_fu_241                               |    1    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                       num_of_nodes_read_read_fu_80                      |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                                tmp_fu_125                               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                            zext_ln109_fu_154                            |    0    |    0    |    0    |    0    |
|          |                            zext_ln116_fu_199                            |    0    |    0    |    0    |    0    |
|   zext   |                           zext_ln116_1_fu_224                           |    0    |    0    |    0    |    0    |
|          |                           zext_ln109_2_fu_227                           |    0    |    0    |    0    |    0    |
|          |                            zext_ln119_fu_230                            |    0    |    0    |    0    |    0    |
|          |                           zext_ln116_2_fu_233                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                         |    23   |  5.031  |   1861  |   1153  |
|----------|-------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln116_reg_326    |   12   |
|  indvar_flatten_reg_278 |   34   |
|    mul_ln109_reg_341    |   16   |
|    mul_ln119_reg_336    |   18   |
|        n1_reg_264       |   10   |
|        nh_reg_271       |    3   |
|num_of_nodes_read_reg_285|   32   |
|   select_ln108_reg_305  |   10   |
|    sum_V_loc_reg_291    |   28   |
|       tmp_reg_297       |   34   |
|   zext_ln109_2_reg_321  |   16   |
|   zext_ln116_1_reg_316  |   12   |
|    zext_ln116_reg_311   |   11   |
|    zext_ln119_reg_331   |   18   |
+-------------------------+--------+
|          Total          |   254  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Comp                                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3_fu_103 |  p2  |   2  |  18  |   36   ||    9    |
| grp_compute_attention_coefficients_sum_Pipeline_VITIS_LOOP_111_3_fu_103 |  p3  |   2  |  16  |   32   ||    9    |
|                                grp_fu_241                               |  p0  |   2  |   3  |    6   ||    9    |
|                                grp_fu_241                               |  p1  |   2  |   8  |   16   ||    9    |
|                                grp_fu_250                               |  p0  |   2  |  12  |   24   ||    9    |
|                                grp_fu_257                               |  p0  |   2  |  10  |   20   ||    9    |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                  Total                                  |      |      |      |   134  ||  2.322  ||    54   |
|-------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   23   |    5   |  1861  |  1153  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   254  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   23   |    7   |  2115  |  1207  |
+-----------+--------+--------+--------+--------+
