// Seed: 3175142698
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output tri id_2
    , id_9,
    input tri1 id_3,
    input wand id_4,
    output wand id_5,
    input uwire id_6,
    output supply0 id_7
    , id_10
);
  for (id_11 = 1; 1; id_9 = id_6 * (id_3) - id_0) begin
    assign id_2 = 1 ? 1'd0 : id_4;
  end
  wire id_12;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output logic id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri id_7,
    output supply1 id_8
    , id_13,
    input logic id_9,
    output supply0 id_10,
    input supply0 id_11
);
  assign id_10 = 1;
  always @(1'd0) begin
    id_2 <= id_9;
  end
  module_0(
      id_11, id_5, id_8, id_5, id_11, id_8, id_7, id_10
  );
  assign id_8 = 1;
endmodule
