module testbench();

timeunit 10ns;	// Half clock cycle at 50 MHz
			// This is the amount of time represented by #1 
timeprecision 1ns;

logic Clk = 0;
logic Reset, CS;
logic [23:0] freq;
logic [15:0] out;

wavetable_synthesizer synth(.*);


always begin : CLOCK_GENERATION
#1 Clk = ~Clk;
end

initial begin: CLOCK_INITIALIZATION
    Clk = 0;
end 

initial begin: TEST_VECTORS
Reset = 0;
CS = 0;
freq = 24'h04E1CA;


#2 Reset = 1;
#6 Reset = 0;

#2 CS = 1


end
endmodule
