// Seed: 800864491
module module_0 (
    input  tri0  id_0
    , id_19,
    input  tri1  id_1,
    output wire  id_2,
    output wire  id_3,
    output tri   id_4,
    output tri0  id_5,
    output tri   id_6,
    input  uwire id_7,
    input  wand  id_8,
    output tri   id_9,
    output tri   id_10,
    output wire  id_11,
    input  uwire id_12,
    output wor   id_13,
    input  wor   id_14,
    input  tri   id_15,
    output uwire id_16,
    input  tri0  id_17
);
endmodule
module module_1 (
    output wand id_0
    , id_5,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3
);
  always id_5 = id_1;
  module_0(
      id_5,
      id_2,
      id_5,
      id_3,
      id_3,
      id_3,
      id_0,
      id_5,
      id_1,
      id_5,
      id_5,
      id_5,
      id_5,
      id_0,
      id_1,
      id_5,
      id_3,
      id_2
  );
endmodule
