# Reading D:/Programs/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do garland_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Programs/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/Code/Quartus/garland/garland_logic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:41 on Feb 21,2022
# vcom -reportprogress 300 -93 -work work D:/Code/Quartus/garland/garland_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity garland_logic
# -- Compiling architecture garland_logic_architecture of garland_logic
# End time: 15:32:41 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Code/Quartus/garland/RGB_LED.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:41 on Feb 21,2022
# vcom -reportprogress 300 -93 -work work D:/Code/Quartus/garland/RGB_LED.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RGB_LED
# -- Compiling architecture RGB_LED_architecture of RGB_LED
# End time: 15:32:42 on Feb 21,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/Code/Quartus/garland/RGB_logic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:32:42 on Feb 21,2022
# vcom -reportprogress 300 -93 -work work D:/Code/Quartus/garland/RGB_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RGB_logic
# -- Compiling architecture RGB_logic_architecture of RGB_logic
# End time: 15:32:42 on Feb 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.rgb_logic
# vsim work.rgb_logic 
# Start time: 15:32:48 on Feb 21,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.rgb_logic(rgb_logic_architecture)
add wave -position insertpoint  \
sim:/rgb_logic/bit_counter_max \
sim:/rgb_logic/delay_max \
sim:/rgb_logic/number_of_LEDs \
sim:/rgb_logic/i_clk \
sim:/rgb_logic/button_0 \
sim:/rgb_logic/button_1 \
sim:/rgb_logic/sw \
sim:/rgb_logic/feedback_ready \
sim:/rgb_logic/led_data \
sim:/rgb_logic/st \
sim:/rgb_logic/GRB \
sim:/rgb_logic/i \
sim:/rgb_logic/green \
sim:/rgb_logic/red \
sim:/rgb_logic/blue \
sim:/rgb_logic/menu \
sim:/rgb_logic/count_for_st_1and2 \
sim:/rgb_logic/button_buff \
sim:/rgb_logic/button_buff_2 \
sim:/rgb_logic/delay
force -freeze sim:/rgb_logic/i_clk 1 0, 0 {10 ps} -r 20
force -freeze sim:/rgb_logic/feedback_ready 1 0
run
run
run
run
run
run
run -all
# End time: 15:51:13 on Feb 21,2022, Elapsed time: 0:18:25
# Errors: 0, Warnings: 0
