#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 25 21:38:41 2019
# Process ID: 12355
# Current directory: /home/user/Lab-5/Lab-5.runs/lab_5_top_controls_0_0_synth_1
# Command line: vivado -log lab_5_top_controls_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab_5_top_controls_0_0.tcl
# Log file: /home/user/Lab-5/Lab-5.runs/lab_5_top_controls_0_0_synth_1/lab_5_top_controls_0_0.vds
# Journal file: /home/user/Lab-5/Lab-5.runs/lab_5_top_controls_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source lab_5_top_controls_0_0.tcl -notrace
Command: synth_design -top lab_5_top_controls_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12754 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1288.902 ; gain = 87.891 ; free physical = 8589 ; free virtual = 26287
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab_5_top_controls_0_0' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_controls_0_0/synth/lab_5_top_controls_0_0.vhd:92]
INFO: [Synth 8-3491] module 'controls' declared at '/home/user/Lab-5/Lab-5.srcs/sources_1/new/controls.vhd:13' bound to instance 'U0' of component 'controls' [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_controls_0_0/synth/lab_5_top_controls_0_0.vhd:145]
INFO: [Synth 8-638] synthesizing module 'controls' [/home/user/Lab-5/Lab-5.srcs/sources_1/new/controls.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'controls' (1#1) [/home/user/Lab-5/Lab-5.srcs/sources_1/new/controls.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'lab_5_top_controls_0_0' (2#1) [/home/user/Lab-5/Lab-5.srcs/sources_1/bd/lab_5_top/ip/lab_5_top_controls_0_0/synth/lab_5_top_controls_0_0.vhd:92]
WARNING: [Synth 8-3331] design controls has unconnected port en
WARNING: [Synth 8-3331] design controls has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1333.527 ; gain = 132.516 ; free physical = 8577 ; free virtual = 26276
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1333.527 ; gain = 132.516 ; free physical = 8499 ; free virtual = 26197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1333.527 ; gain = 132.516 ; free physical = 8499 ; free virtual = 26197
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1674.172 ; gain = 2.000 ; free physical = 7271 ; free virtual = 24984
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 7278 ; free virtual = 25002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 7278 ; free virtual = 25002
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 7278 ; free virtual = 25001
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sum_for_lw_reg' and it is trimmed from '16' to '15' bits. [/home/user/Lab-5/Lab-5.srcs/sources_1/new/controls.vhd:166]
INFO: [Synth 8-802] inferred FSM for state register 'curr_reg' in module 'controls'
INFO: [Synth 8-5546] ROM "wr_enR1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pc_signal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "irAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regwD1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "instruction" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "opcode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "immediate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regwD2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fbAddr1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fbDout1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sendUART" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dAddr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dOut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fbRST" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "curr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   fetch |                            00000 |                            00000
                  decode |                            00001 |                            00010
              waitdecode |                            00010 |                            00011
                    rops |                            00011 |                            00100
                ropswait |                            00100 |                            00101
                      jr |                            00101 |                            01101
                    recv |                            00110 |                            01110
                    rpix |                            00111 |                            01111
                rpixwait |                            01000 |                            10000
                    wpix |                            01001 |                            10001
                wpixwait |                            01010 |                            10010
                    send |                            01011 |                            10011
                    calc |                            01100 |                            01001
                calcwait |                            01101 |                            01010
                    iops |                            01110 |                            00110
                iopswait |                            01111 |                            00111
                  equals |                            10000 |                            10100
                  nequal |                            10001 |                            10101
                     ori |                            10010 |                            10110
                      lw |                            10011 |                            10111
                  lwwait |                            10100 |                            11000
                   store |                            10101 |                            01011
               storewait |                            10110 |                            01100
                      sw |                            10111 |                            11001
                  swwait |                            11000 |                            11010
                    jops |                            11001 |                            01000
                     jmp |                            11010 |                            11011
                     jal |                            11011 |                            11100
                  clrscr |                            11100 |                            11101
                  finish |                            11101 |                            11110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_reg' using encoding 'sequential' in module 'controls'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:43 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 7206 ; free virtual = 24929
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  30 Input     16 Bit        Muxes := 4     
	  30 Input     12 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  30 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module controls 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  30 Input     16 Bit        Muxes := 4     
	  30 Input     12 Bit        Muxes := 1     
	  30 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	  30 Input      1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design lab_5_top_controls_0_0 has unconnected port en
WARNING: [Synth 8-3331] design lab_5_top_controls_0_0 has unconnected port rst
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/sendUART_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/fbRST_reg )
INFO: [Synth 8-3332] Sequential element (U0/instruction_reg[0]) is unused and will be removed from module lab_5_top_controls_0_0.
INFO: [Synth 8-3332] Sequential element (U0/fbRST_reg) is unused and will be removed from module lab_5_top_controls_0_0.
INFO: [Synth 8-3332] Sequential element (U0/sendUART_reg) is unused and will be removed from module lab_5_top_controls_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 7146 ; free virtual = 24869
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 6494 ; free virtual = 24218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 6538 ; free virtual = 24262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 6552 ; free virtual = 24277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 7716 ; free virtual = 25445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 7721 ; free virtual = 25449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 7726 ; free virtual = 25455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 7726 ; free virtual = 25455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 7879 ; free virtual = 25608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 7969 ; free virtual = 25698
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    12|
|2     |LUT2   |    27|
|3     |LUT3   |    63|
|4     |LUT4   |     3|
|5     |LUT5   |    37|
|6     |LUT6   |    68|
|7     |MUXF7  |    18|
|8     |FDRE   |   304|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   532|
|2     |  U0     |controls |   532|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 8027 ; free virtual = 25755
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1674.172 ; gain = 132.516 ; free physical = 8287 ; free virtual = 26016
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:58 . Memory (MB): peak = 1674.172 ; gain = 473.160 ; free physical = 8292 ; free virtual = 26021
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:01 . Memory (MB): peak = 1682.180 ; gain = 493.730 ; free physical = 9207 ; free virtual = 26935
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/user/Lab-5/Lab-5.runs/lab_5_top_controls_0_0_synth_1/lab_5_top_controls_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/user/Lab-5/Lab-5.runs/lab_5_top_controls_0_0_synth_1/lab_5_top_controls_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab_5_top_controls_0_0_utilization_synth.rpt -pb lab_5_top_controls_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1706.191 ; gain = 0.000 ; free physical = 9742 ; free virtual = 27471
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 21:39:59 2019...
