# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do ECE3544project3a_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/GitHub/ECE3544/Project03A/P3A_0 {D:/GitHub/ECE3544/Project03A/P3A_0/hc85.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:46 on Nov 04,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub/ECE3544/Project03A/P3A_0" D:/GitHub/ECE3544/Project03A/P3A_0/hc85.v 
# -- Compiling module hc85
# 
# Top level modules:
# 	hc85
# End time: 21:15:47 on Nov 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub/ECE3544/Project03A/P3A_0 {D:/GitHub/ECE3544/Project03A/P3A_0/proc7segdecoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:47 on Nov 04,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub/ECE3544/Project03A/P3A_0" D:/GitHub/ECE3544/Project03A/P3A_0/proc7segdecoder.v 
# -- Compiling module proc7segdecoder
# 
# Top level modules:
# 	proc7segdecoder
# End time: 21:15:47 on Nov 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub/ECE3544/Project03A/P3A_0 {D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:47 on Nov 04,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub/ECE3544/Project03A/P3A_0" D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v 
# -- Compiling module ECE3544project3a
# 
# Top level modules:
# 	ECE3544project3a
# End time: 21:15:47 on Nov 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/GitHub/ECE3544/Project03A/P3A_0 {D:/GitHub/ECE3544/Project03A/P3A_0/tb_project3a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:47 on Nov 04,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub/ECE3544/Project03A/P3A_0" D:/GitHub/ECE3544/Project03A/P3A_0/tb_project3a.v 
# -- Compiling module tb_project3a
# 
# Top level modules:
# 	tb_project3a
# End time: 21:15:47 on Nov 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub/ECE3544/Project03A/P3A_0 {D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:15:47 on Nov 04,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub/ECE3544/Project03A/P3A_0" D:/GitHub/ECE3544/Project03A/P3A_0/ECE3544project3a.v 
# -- Compiling module ECE3544project3a
# 
# Top level modules:
# 	ECE3544project3a
# End time: 21:15:47 on Nov 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_project3a
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_project3a 
# Start time: 21:15:48 on Nov 04,2018
# Loading work.tb_project3a
# Loading work.ECE3544project3a
# Loading work.hc85
# Loading work.proc7segdecoder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 21:18:26 on Nov 04,2018, Elapsed time: 0:02:38
# Errors: 0, Warnings: 0
