{
    "name": "marlin-verilog-macro",
    "vers": "0.1.0",
    "deps": [
        {
            "name": "marlin-verilator",
            "req": "^0.1.0",
            "features": [],
            "optional": false,
            "default_features": true,
            "target": null,
            "kind": "normal"
        },
        {
            "name": "marlin-verilog-macro-builder",
            "req": "^0.1.0",
            "features": [],
            "optional": false,
            "default_features": true,
            "target": null,
            "kind": "normal"
        },
        {
            "name": "quote",
            "req": "^1.0.38",
            "features": [],
            "optional": false,
            "default_features": true,
            "target": null,
            "kind": "normal"
        },
        {
            "name": "sv-parser",
            "req": "^0.13.3",
            "features": [],
            "optional": false,
            "default_features": true,
            "target": null,
            "kind": "normal"
        },
        {
            "name": "syn",
            "req": "^2.0.96",
            "features": [
                "full"
            ],
            "optional": false,
            "default_features": true,
            "target": null,
            "kind": "normal"
        }
    ],
    "cksum": "1100dbbf5f192d6943a472181ef4afcd5f99d7cfd0e2dfa9a0f70705077683e4",
    "features": {},
    "yanked": false,
    "rust_version": "1.83"
}