 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : tpu_top
Version: G-2012.06-SP5
Date   : Thu Jan  4 21:02:04 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: srstn (input port clocked by clk)
  Endpoint: systolic/clk_gate_matrix_mul_2D_reg_6__11_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  tpu_top            540000                saed32hvt_ss0p95v125c
  systolic_ARRAY_SIZE16_SRAM_DATA_WIDTH32_DATA_WIDTH8
                     280000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  input external delay                                  5.0000     5.0000 r
  srstn (in)                                            0.0000     5.0000 r
  systolic/srstn (systolic_ARRAY_SIZE16_SRAM_DATA_WIDTH32_DATA_WIDTH8)
                                                        0.0000     5.0000 r
  systolic/U7181/Y (INVX32_HVT)                         0.0109     5.0109 f
  systolic/U7182/Y (INVX8_HVT)                          0.0108     5.0217 r
  systolic/U7216/Y (NBUFFX8_HVT)                        0.0511     5.0728 r
  systolic/U7198/Y (INVX8_HVT)                          0.0318     5.1046 f
  systolic/U22147/Y (OR2X1_HVT)                         0.0886     5.1932 f
  systolic/U18784/Y (OA221X2_HVT)                       0.1606     5.3538 f
  systolic/U18785/Y (AO21X2_HVT)                        0.1425     5.4964 f
  systolic/U14305/Y (INVX2_HVT)                         0.0359     5.5322 r
  systolic/U7152/Y (NAND2X0_HVT)                        0.0671     5.5994 f
  systolic/U7151/Y (DELLN1X2_HVT)                       0.3540     5.9534 f
  systolic/U15152/Y (OR2X2_HVT)                         0.1356     6.0890 f
  systolic/clk_gate_matrix_mul_2D_reg_6__11_/EN (SNPS_CLOCK_GATE_HIGH_systolic_ARRAY_SIZE16_SRAM_DATA_WIDTH32_DATA_WIDTH8_mydesign_447)
                                                        0.0000     6.0890 f
  systolic/clk_gate_matrix_mul_2D_reg_6__11_/latch/D (LATCHX1_HVT)
                                                        0.0000     6.0890 f
  data arrival time                                                6.0890

  clock clk' (rise edge)                                5.0000     5.0000
  clock network delay (ideal)                           0.0000     5.0000
  systolic/clk_gate_matrix_mul_2D_reg_6__11_/latch/CLK (LATCHX1_HVT)
                                                        0.0000     5.0000 r
  time borrowed from endpoint                           1.0890     6.0890
  data required time                                               6.0890
  --------------------------------------------------------------------------
  data required time                                               6.0890
  data arrival time                                               -6.0890
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0000

  Time Borrowing Information
  --------------------------------------------------------------
  clk' pulse width                                      5.0000   
  library setup time                                   -0.1072   
  --------------------------------------------------------------
  max time borrow                                       4.8928   
  actual time borrow                                    1.0890   
  --------------------------------------------------------------


1
