;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 6/5/2020 12:32:27
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x000000040F30  	GOTO	_main
0x0004	0x000000  	0
0x0006	0x000000  	0
0x0008	0x000000  	0
0x000A	0x000000  	0
0x000C	0x000000  	0
0x000E	0x000000  	0
0x0010	0x000000  	0
0x0012	0x000000  	0
0x0014	0x000000  	0
0x0016	0x000000  	0
0x0018	0x000000  	0
0x001A	0x000E0C  	3596
0x001C	0x000000  	0
0x001E	0x000000  	0
0x0020	0x000000  	0
0x0022	0x000000  	0
0x0024	0x000000  	0
0x0026	0x000000  	0
0x0028	0x000000  	0
0x002A	0x00105E  	4190
0x002C	0x000000  	0
0x002E	0x000000  	0
0x0030	0x000000  	0
0x0032	0x000000  	0
0x0034	0x000000  	0
0x0036	0x000000  	0
0x0038	0x000000  	0
0x003A	0x000000  	0
0x003C	0x000DA8  	3496
0x003E	0x000000  	0
0x0040	0x000000  	0
0x0042	0x000000  	0
0x0044	0x000000  	0
0x0046	0x000000  	0
0x0048	0x000000  	0
0x004A	0x000000  	0
0x004C	0x000000  	0
0x004E	0x000000  	0
0x0050	0x000000  	0
0x0052	0x000000  	0
0x0054	0x000000  	0
0x0056	0x000000  	0
0x0058	0x000000  	0
0x005A	0x000000  	0
0x005C	0x000000  	0
0x005E	0x000000  	0
0x0060	0x000000  	0
0x0062	0x000000  	0
0x0064	0x000000  	0
0x0066	0x000000  	0
0x0068	0x000000  	0
0x006A	0x000000  	0
0x006C	0x000000  	0
0x006E	0x000000  	0
0x0070	0x000000  	0
0x0072	0x000000  	0
0x0074	0x000000  	0
0x0076	0x000000  	0
0x0078	0x000000  	0
0x007A	0x000000  	0
0x007C	0x000000  	0
0x007E	0x000000  	0
0x0080	0x000000  	0
0x0082	0x000000  	0
0x0084	0x000000  	0
0x0086	0x000000  	0
0x0088	0x000000  	0
0x008A	0x000000  	0
0x008C	0x000000  	0
0x008E	0x000000  	0
0x0090	0x000000  	0
0x0092	0x000000  	0
0x0094	0x000000  	0
0x0096	0x000000  	0
0x0098	0x000000  	0
0x009A	0x000000  	0
0x009C	0x000000  	0
0x009E	0x000000  	0
0x00A0	0x000000  	0
0x00A2	0x000000  	0
0x00A4	0x000000  	0
0x00A6	0x000000  	0
0x00A8	0x000000  	0
0x00AA	0x000000  	0
0x00AC	0x000000  	0
0x00AE	0x000000  	0
0x00B0	0x000000  	0
0x00B2	0x000000  	0
0x00B4	0x000000  	0
0x00B6	0x000000  	0
0x00B8	0x000000  	0
0x00BA	0x000000  	0
0x00BC	0x000000  	0
0x00BE	0x000000  	0
0x00C0	0x000000  	0
0x00C2	0x000000  	0
0x00C4	0x000000  	0
0x00C6	0x000000  	0
0x00C8	0x000000  	0
0x00CA	0x000000  	0
0x00CC	0x000000  	0
0x00CE	0x000000  	0
0x00D0	0x000000  	0
0x00D2	0x000000  	0
0x00D4	0x000000  	0
0x00D6	0x000000  	0
0x00D8	0x000000  	0
0x00DA	0x000000  	0
0x00DC	0x000000  	0
0x00DE	0x000000  	0
0x00E0	0x000000  	0
0x00E2	0x000000  	0
0x00E4	0x000000  	0
0x00E6	0x000000  	0
0x00E8	0x000000  	0
0x00EA	0x000000  	0
0x00EC	0x000000  	0
0x00EE	0x000000  	0
0x00F0	0x000000  	0
0x00F2	0x000000  	0
0x00F4	0x000000  	0
0x00F6	0x000000  	0
0x00F8	0x000000  	0
0x00FA	0x000000  	0
0x00FC	0x000000  	0
0x00FE	0x000000  	0
0x0100	0x000000  	0
0x0102	0x000000  	0
0x0104	0x000000  	0
0x0106	0x000000  	0
0x0108	0x000000  	0
0x010A	0x000000  	0
0x010C	0x000000  	0
0x010E	0x000000  	0
0x0110	0x000000  	0
0x0112	0x000000  	0
0x0114	0x000000  	0
0x0116	0x000000  	0
0x0118	0x000000  	0
0x011A	0x000000  	0
0x011C	0x000000  	0
0x011E	0x000000  	0
0x0120	0x000000  	0
0x0122	0x000000  	0
0x0124	0x000000  	0
0x0126	0x000000  	0
0x0128	0x000000  	0
0x012A	0x000000  	0
0x012C	0x000000  	0
0x012E	0x000000  	0
0x0130	0x000000  	0
0x0132	0x000000  	0
0x0134	0x000000  	0
0x0136	0x000000  	0
0x0138	0x000000  	0
0x013A	0x000000  	0
0x013C	0x000000  	0
0x013E	0x000000  	0
0x0140	0x000000  	0
0x0142	0x000000  	0
0x0144	0x000000  	0
0x0146	0x000000  	0
0x0148	0x000000  	0
0x014A	0x000000  	0
0x014C	0x000000  	0
0x014E	0x000000  	0
0x0150	0x000000  	0
0x0152	0x000000  	0
0x0154	0x000000  	0
0x0156	0x000000  	0
0x0158	0x000000  	0
0x015A	0x000000  	0
0x015C	0x000000  	0
0x015E	0x000000  	0
0x0160	0x000000  	0
0x0162	0x000000  	0
0x0164	0x000000  	0
0x0166	0x000000  	0
0x0168	0x000000  	0
0x016A	0x000000  	0
0x016C	0x000000  	0
0x016E	0x000000  	0
0x0170	0x000000  	0
0x0172	0x000000  	0
0x0174	0x000000  	0
0x0176	0x000000  	0
0x0178	0x000000  	0
0x017A	0x000000  	0
0x017C	0x000000  	0
0x017E	0x000000  	0
0x0180	0x000000  	0
0x0182	0x000000  	0
0x0184	0x000000  	0
0x0186	0x000000  	0
0x0188	0x000000  	0
0x018A	0x000000  	0
0x018C	0x000000  	0
0x018E	0x000000  	0
0x0190	0x000000  	0
0x0192	0x000000  	0
0x0194	0x000000  	0
0x0196	0x000000  	0
0x0198	0x000000  	0
0x019A	0x000000  	0
0x019C	0x000000  	0
0x019E	0x000000  	0
0x01A0	0x000000  	0
0x01A2	0x000000  	0
0x01A4	0x000000  	0
0x01A6	0x000000  	0
0x01A8	0x000000  	0
0x01AA	0x000000  	0
0x01AC	0x000000  	0
0x01AE	0x000000  	0
0x01B0	0x000000  	0
0x01B2	0x000000  	0
0x01B4	0x000000  	0
0x01B6	0x000000  	0
0x01B8	0x000000  	0
0x01BA	0x000000  	0
0x01BC	0x000000  	0
0x01BE	0x000000  	0
0x01C0	0x000000  	0
0x01C2	0x000000  	0
0x01C4	0x000000  	0
0x01C6	0x000000  	0
0x01C8	0x000000  	0
0x01CA	0x000000  	0
0x01CC	0x000000  	0
0x01CE	0x000000  	0
0x01D0	0x000000  	0
0x01D2	0x000000  	0
0x01D4	0x000000  	0
0x01D6	0x000000  	0
0x01D8	0x000000  	0
0x01DA	0x000000  	0
0x01DC	0x000000  	0
0x01DE	0x000000  	0
0x01E0	0x000000  	0
0x01E2	0x000000  	0
0x01E4	0x000000  	0
0x01E6	0x000000  	0
0x01E8	0x000000  	0
0x01EA	0x000000  	0
0x01EC	0x000000  	0
0x01EE	0x000000  	0
0x01F0	0x000000  	0
0x01F2	0x000000  	0
0x01F4	0x000000  	0
0x01F6	0x000000  	0
0x01F8	0x000000  	0
0x01FA	0x000000  	0
0x01FC	0x000000  	0
0x01FE	0x000000  	0
_main:
0x0F30	0x226E6F  	MOV	#9958, W15
0x0F32	0x27FFF0  	MOV	#32767, W0
0x0F34	0xB7A020  	MOV	WREG, SPLIM
0x0F36	0x202010  	MOV	#513, W0
0x0F38	0xB7A032  	MOV	WREG, DSRPAG
0x0F3A	0x200040  	MOV	#4, W0
0x0F3C	0xB72044  	IOR	CORCON
0x0F3E	0x000000021162  	CALL	4450
;NodoAcelerometro.c,91 :: 		void main() {
;NodoAcelerometro.c,93 :: 		ConfiguracionPrincipal();
0x0F42	0x781F8A  	PUSH	W10
0x0F44	0x07FE18  	RCALL	_ConfiguracionPrincipal
;NodoAcelerometro.c,95 :: 		tasaMuestreo = 1;                                                          //1=250Hz, 2=125Hz, 4=62.5Hz, 8=31.25Hz
0x0F46	0x226CB1  	MOV	#lo_addr(_tasaMuestreo), W1
0x0F48	0xB3C010  	MOV.B	#1, W0
0x0F4A	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,96 :: 		ADXL355_init(tasaMuestreo);                                                //Inicializa el modulo ADXL con la tasa de muestreo requerida:
0x0F4C	0xB3C01A  	MOV.B	#1, W10
0x0F4E	0x07FDE2  	RCALL	_ADXL355_init
;NodoAcelerometro.c,97 :: 		numTMR1 = (tasaMuestreo*10)-1;                                             //Calcula el numero de veces que tienen que desbordarse el TMR1 para cada tasa de muestreo
0x0F50	0x226CB0  	MOV	#lo_addr(_tasaMuestreo), W0
0x0F52	0xFB0090  	SE	[W0], W1
0x0F54	0x2000A0  	MOV	#10, W0
0x0F56	0xB80900  	MUL.UU	W1, W0, W2
0x0F58	0x226D00  	MOV	#lo_addr(_numTMR1), W0
0x0F5A	0x514861  	SUB.B	W2, #1, [W0]
;NodoAcelerometro.c,99 :: 		banUTI = 0;
0x0F5C	0x226D41  	MOV	#lo_addr(_banUTI), W1
0x0F5E	0xEF2000  	CLR	W0
0x0F60	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,100 :: 		banUTC = 0;
0x0F62	0x226D51  	MOV	#lo_addr(_banUTC), W1
0x0F64	0xEF2000  	CLR	W0
0x0F66	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,102 :: 		banLec = 0;
0x0F68	0x226D61  	MOV	#lo_addr(_banLec), W1
0x0F6A	0xEF2000  	CLR	W0
0x0F6C	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,103 :: 		banEsc = 0;
0x0F6E	0x226D11  	MOV	#lo_addr(_banEsc), W1
0x0F70	0xEF2000  	CLR	W0
0x0F72	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,104 :: 		banCiclo = 0;
0x0F74	0x226D21  	MOV	#lo_addr(_banCiclo), W1
0x0F76	0xEF2000  	CLR	W0
0x0F78	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,105 :: 		banSetReloj = 0;
0x0F7A	0x226D31  	MOV	#lo_addr(_banSetReloj), W1
0x0F7C	0xEF2000  	CLR	W0
0x0F7E	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,106 :: 		banSetGPS = 0;
0x0F80	0x226C01  	MOV	#lo_addr(_banSetGPS), W1
0x0F82	0xEF2000  	CLR	W0
0x0F84	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,107 :: 		banTIGPS = 0;
0x0F86	0x226C11  	MOV	#lo_addr(_banTIGPS), W1
0x0F88	0xEF2000  	CLR	W0
0x0F8A	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,108 :: 		banTFGPS = 0;
0x0F8C	0x226C21  	MOV	#lo_addr(_banTFGPS), W1
0x0F8E	0xEF2000  	CLR	W0
0x0F90	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,109 :: 		banTCGPS = 0;
0x0F92	0x226BD1  	MOV	#lo_addr(_banTCGPS), W1
0x0F94	0xEF2000  	CLR	W0
0x0F96	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,111 :: 		banMuestrear = 0;                                                          //Inicia el programa con esta bandera en bajo para permitir que la RPi envie la peticion de inicio de muestreo
0x0F98	0x226BE1  	MOV	#lo_addr(_banMuestrear), W1
0x0F9A	0xEF2000  	CLR	W0
0x0F9C	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,112 :: 		banInicio = 0;                                                             //Bandera de inicio de muestreo
0x0F9E	0x226BF1  	MOV	#lo_addr(_banInicio), W1
0x0FA0	0xEF2000  	CLR	W0
0x0FA2	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,113 :: 		banLeer = 0;
0x0FA4	0x226C31  	MOV	#lo_addr(_banLeer), W1
0x0FA6	0xEF2000  	CLR	W0
0x0FA8	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,114 :: 		banConf = 0;
0x0FAA	0x226CA1  	MOV	#lo_addr(_banConf), W1
0x0FAC	0xEF2000  	CLR	W0
0x0FAE	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,116 :: 		i = 0;
0x0FB0	0xEF2000  	CLR	W0
0x0FB2	0x893660  	MOV	W0, _i
;NodoAcelerometro.c,117 :: 		x = 0;
0x0FB4	0xEF2000  	CLR	W0
0x0FB6	0x893670  	MOV	W0, _x
;NodoAcelerometro.c,118 :: 		y = 0;
0x0FB8	0xEF2000  	CLR	W0
0x0FBA	0x893620  	MOV	W0, _y
;NodoAcelerometro.c,119 :: 		i_gps = 0;
0x0FBC	0xEF2000  	CLR	W0
0x0FBE	0x893630  	MOV	W0, _i_gps
;NodoAcelerometro.c,120 :: 		i_uart = 0;
0x0FC0	0xEF2000  	CLR	W0
0x0FC2	0x893640  	MOV	W0, _i_uart
;NodoAcelerometro.c,121 :: 		horaSistema = 0;
0x0FC4	0xEF2000  	CLR	W0
0x0FC6	0xEF2002  	CLR	W1
0x0FC8	0x8936C0  	MOV	W0, _horaSistema
0x0FCA	0x8936D1  	MOV	W1, _horaSistema+2
;NodoAcelerometro.c,122 :: 		numDatosPyload = 0;
0x0FCC	0xEF2000  	CLR	W0
0x0FCE	0x893700  	MOV	W0, _numDatosPyload
;NodoAcelerometro.c,124 :: 		contMuestras = 0;
0x0FD0	0x226E21  	MOV	#lo_addr(_contMuestras), W1
0x0FD2	0xEF2000  	CLR	W0
0x0FD4	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,125 :: 		contCiclos = 0;
0x0FD6	0x226E31  	MOV	#lo_addr(_contCiclos), W1
0x0FD8	0xEF2000  	CLR	W0
0x0FDA	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,126 :: 		contFIFO = 0;
0x0FDC	0xEF2000  	CLR	W0
0x0FDE	0x8936E0  	MOV	W0, _contFIFO
;NodoAcelerometro.c,127 :: 		numFIFO = 0;
0x0FE0	0x226DE1  	MOV	#lo_addr(_numFIFO), W1
0x0FE2	0xEF2000  	CLR	W0
0x0FE4	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,128 :: 		numSetsFIFO = 0;
0x0FE6	0x226DF1  	MOV	#lo_addr(_numSetsFIFO), W1
0x0FE8	0xEF2000  	CLR	W0
0x0FEA	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,129 :: 		contTimer1 = 0;
0x0FEC	0x226E41  	MOV	#lo_addr(_contTimer1), W1
0x0FEE	0xEF2000  	CLR	W0
0x0FF0	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,131 :: 		byteUART = 0;
0x0FF2	0x226E51  	MOV	#lo_addr(_byteUART), W1
0x0FF4	0xEF2000  	CLR	W0
0x0FF6	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,133 :: 		MSRS485 = 0;                                                               //Estabkece el Max485 en modo lectura
0x0FF8	0xA98E15  	BCLR	LATB12_bit, BitPos(LATB12_bit+0)
;NodoAcelerometro.c,135 :: 		TEST = 0;
0x0FFA	0xA94E04  	BCLR	LATA2_bit, BitPos(LATA2_bit+0)
;NodoAcelerometro.c,137 :: 		SPI1BUF = 0x00;
0x0FFC	0xEF2248  	CLR	SPI1BUF
;NodoAcelerometro.c,140 :: 		while (1) {
L_main30:
;NodoAcelerometro.c,141 :: 		if (SD_Detect() == DETECTED) {
0x0FFE	0x07FE62  	RCALL	_SD_Detect
0x1000	0xB3CDE1  	MOV.B	#222, W1
0x1002	0xE10401  	CP.B	W0, W1
0x1004	0x3A0003  	BRA NZ	L_main32
L__main158:
;NodoAcelerometro.c,143 :: 		sdflags.detected = true;
0x1006	0x226D70  	MOV	#lo_addr(_sdflags), W0
0x1008	0xA01410  	BSET.B	[W0], #1
;NodoAcelerometro.c,145 :: 		break;
0x100A	0x37000B  	BRA	L_main31
;NodoAcelerometro.c,146 :: 		} else {
L_main32:
;NodoAcelerometro.c,148 :: 		sdflags.detected = false;
0x100C	0x226D70  	MOV	#lo_addr(_sdflags), W0
0x100E	0xA11410  	BCLR.B	[W0], #1
;NodoAcelerometro.c,149 :: 		sdflags.init_ok = false;
0x1010	0x226D70  	MOV	#lo_addr(_sdflags), W0
0x1012	0xA10410  	BCLR.B	[W0], #0
;NodoAcelerometro.c,152 :: 		Delay_ms(100);
0x1014	0x2000D8  	MOV	#13, W8
0x1016	0x235077  	MOV	#13575, W7
L_main34:
0x1018	0xED200E  	DEC	W7
0x101A	0x3AFFFE  	BRA NZ	L_main34
0x101C	0xED2010  	DEC	W8
0x101E	0x3AFFFC  	BRA NZ	L_main34
;NodoAcelerometro.c,153 :: 		}
0x1020	0x37FFEE  	BRA	L_main30
L_main31:
;NodoAcelerometro.c,156 :: 		if (sdflags.detected && !sdflags.init_ok) {
0x1022	0x226D70  	MOV	#lo_addr(_sdflags), W0
0x1024	0x784010  	MOV.B	[W0], W0
0x1026	0xAE2000  	BTSS.B	W0, #1
0x1028	0x370010  	BRA	L__main115
0x102A	0x226D70  	MOV	#lo_addr(_sdflags), W0
0x102C	0x784010  	MOV.B	[W0], W0
0x102E	0xAF0000  	BTSC.B	W0, #0
0x1030	0x37000C  	BRA	L__main114
L__main113:
;NodoAcelerometro.c,157 :: 		if (SD_Init_Try(10) == SUCCESSFUL_INIT) {
0x1032	0xB3C0AA  	MOV.B	#10, W10
0x1034	0x07FE4D  	RCALL	_SD_Init_Try
0x1036	0xB3CAA1  	MOV.B	#170, W1
0x1038	0xE10401  	CP.B	W0, W1
0x103A	0x3A0005  	BRA NZ	L_main39
L__main159:
;NodoAcelerometro.c,158 :: 		sdflags.init_ok = true;
0x103C	0x226D70  	MOV	#lo_addr(_sdflags), W0
0x103E	0xA00410  	BSET.B	[W0], #0
;NodoAcelerometro.c,159 :: 		TEST = 1;
0x1040	0xA84E04  	BSET	LATA2_bit, BitPos(LATA2_bit+0)
;NodoAcelerometro.c,160 :: 		INT1IE_bit = 1;                                                   //Habilita la interrupcion externa INT1
0x1042	0xA88822  	BSET	INT1IE_bit, BitPos(INT1IE_bit+0)
;NodoAcelerometro.c,162 :: 		} else {
0x1044	0x370002  	BRA	L_main40
L_main39:
;NodoAcelerometro.c,163 :: 		sdflags.init_ok = false;
0x1046	0x226D70  	MOV	#lo_addr(_sdflags), W0
0x1048	0xA10410  	BCLR.B	[W0], #0
;NodoAcelerometro.c,165 :: 		}
L_main40:
;NodoAcelerometro.c,156 :: 		if (sdflags.detected && !sdflags.init_ok) {
L__main115:
L__main114:
;NodoAcelerometro.c,167 :: 		Delay_ms(2000);
0x104A	0x200F58  	MOV	#245, W8
0x104C	0x224927  	MOV	#9362, W7
L_main41:
0x104E	0xED200E  	DEC	W7
0x1050	0x3AFFFE  	BRA NZ	L_main41
0x1052	0xED2010  	DEC	W8
0x1054	0x3AFFFC  	BRA NZ	L_main41
0x1056	0x000000  	NOP
;NodoAcelerometro.c,170 :: 		while(1){
L_main43:
;NodoAcelerometro.c,171 :: 		}
0x1058	0x37FFFF  	BRA	L_main43
;NodoAcelerometro.c,173 :: 		}
L_end_main:
0x105A	0x78054F  	POP	W10
L__main_end_loop:
0x105C	0x37FFFF  	BRA	L__main_end_loop
; end of _main
_ConfiguracionPrincipal:
;NodoAcelerometro.c,181 :: 		void ConfiguracionPrincipal(){
;NodoAcelerometro.c,184 :: 		CLKDIVbits.FRCDIV = 0;                                                     //FIN=FRC/1
0x0B76	0x781F8A  	PUSH	W10
0x0B78	0x781F8B  	PUSH	W11
0x0B7A	0x781F8C  	PUSH	W12
0x0B7C	0x781F8D  	PUSH	W13
0x0B7E	0x803A21  	MOV	CLKDIVbits, W1
0x0B80	0x2F8FF0  	MOV	#63743, W0
0x0B82	0x608000  	AND	W1, W0, W0
0x0B84	0xB7A744  	MOV	WREG, CLKDIVbits
;NodoAcelerometro.c,185 :: 		CLKDIVbits.PLLPOST = 0;                                                    //N2=2
0x0B86	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x0B88	0x784090  	MOV.B	[W0], W1
0x0B8A	0xB3C3F0  	MOV.B	#63, W0
0x0B8C	0x60C080  	AND.B	W1, W0, W1
0x0B8E	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x0B90	0x784801  	MOV.B	W1, [W0]
;NodoAcelerometro.c,186 :: 		CLKDIVbits.PLLPRE = 5;                                                     //N1=7
0x0B92	0xB3C050  	MOV.B	#5, W0
0x0B94	0x784080  	MOV.B	W0, W1
0x0B96	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x0B98	0x68C090  	XOR.B	W1, [W0], W1
0x0B9A	0x60C0FF  	AND.B	W1, #31, W1
0x0B9C	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x0B9E	0x68C090  	XOR.B	W1, [W0], W1
0x0BA0	0x207440  	MOV	#lo_addr(CLKDIVbits), W0
0x0BA2	0x784801  	MOV.B	W1, [W0]
;NodoAcelerometro.c,187 :: 		PLLFBDbits.PLLDIV = 150;                                                   //M=152
0x0BA4	0x200960  	MOV	#150, W0
0x0BA6	0x780080  	MOV	W0, W1
0x0BA8	0x207460  	MOV	#lo_addr(PLLFBDbits), W0
0x0BAA	0x688090  	XOR	W1, [W0], W1
0x0BAC	0x201FF0  	MOV	#511, W0
0x0BAE	0x608080  	AND	W1, W0, W1
0x0BB0	0x207460  	MOV	#lo_addr(PLLFBDbits), W0
0x0BB2	0x688090  	XOR	W1, [W0], W1
0x0BB4	0x883A31  	MOV	W1, PLLFBDbits
;NodoAcelerometro.c,190 :: 		ANSELA = 0;                                                                //Configura PORTA como digital     *
0x0BB6	0xEF2E0E  	CLR	ANSELA
;NodoAcelerometro.c,191 :: 		ANSELB = 0;                                                                //Configura PORTB como digital     *
0x0BB8	0xEF2E1E  	CLR	ANSELB
;NodoAcelerometro.c,192 :: 		TEST_Direction = 0;                                                        //TEST
0x0BBA	0xA94E00  	BCLR	TRISA2_bit, BitPos(TRISA2_bit+0)
;NodoAcelerometro.c,193 :: 		CsADXL_Direction = 0;                                                      //CS ADXL
0x0BBC	0xA96E00  	BCLR	TRISA3_bit, BitPos(TRISA3_bit+0)
;NodoAcelerometro.c,194 :: 		sd_CS_tris = 0;                                                            //CS SD
0x0BBE	0xA90E10  	BCLR	TRISB0_bit, BitPos(TRISB0_bit+0)
;NodoAcelerometro.c,195 :: 		TRISB12_bit = 0;                                                           //MAX485 MS
0x0BC0	0xA98E11  	BCLR	TRISB12_bit, BitPos(TRISB12_bit+0)
;NodoAcelerometro.c,196 :: 		sd_detect_tris = 1;                                                        //Pin detection SD
0x0BC2	0xA88E00  	BSET	TRISA4_bit, BitPos(TRISA4_bit+0)
;NodoAcelerometro.c,197 :: 		TRISB14_bit = 1;                                                           //Pin de interrupcion
0x0BC4	0xA8CE11  	BSET	TRISB14_bit, BitPos(TRISB14_bit+0)
;NodoAcelerometro.c,200 :: 		INTCON2.GIE = 1;                                                           //Habilita las interrupciones globales
0x0BC6	0xA8E8C3  	BSET	INTCON2, #15
;NodoAcelerometro.c,203 :: 		RPINR18bits.U1RXR = 0x2F;                                                  //Configura el pin RB15/RPI47 como Rx1
0x0BC8	0xB3C2F0  	MOV.B	#47, W0
0x0BCA	0x784080  	MOV.B	W0, W1
0x0BCC	0x206C40  	MOV	#lo_addr(RPINR18bits), W0
0x0BCE	0x68C090  	XOR.B	W1, [W0], W1
0x0BD0	0xB3C7F0  	MOV.B	#127, W0
0x0BD2	0x60C080  	AND.B	W1, W0, W1
0x0BD4	0x206C40  	MOV	#lo_addr(RPINR18bits), W0
0x0BD6	0x68C090  	XOR.B	W1, [W0], W1
0x0BD8	0x206C40  	MOV	#lo_addr(RPINR18bits), W0
0x0BDA	0x784801  	MOV.B	W1, [W0]
;NodoAcelerometro.c,204 :: 		RPOR1bits.RP36R = 0x01;                                                    //Configura el Tx1 en el pin RB4/RP36
0x0BDC	0xB3C010  	MOV.B	#1, W0
0x0BDE	0x784080  	MOV.B	W0, W1
0x0BE0	0x206820  	MOV	#lo_addr(RPOR1bits), W0
0x0BE2	0x68C090  	XOR.B	W1, [W0], W1
0x0BE4	0xB3C3F0  	MOV.B	#63, W0
0x0BE6	0x60C080  	AND.B	W1, W0, W1
0x0BE8	0x206820  	MOV	#lo_addr(RPOR1bits), W0
0x0BEA	0x68C090  	XOR.B	W1, [W0], W1
0x0BEC	0x206820  	MOV	#lo_addr(RPOR1bits), W0
0x0BEE	0x784801  	MOV.B	W1, [W0]
;NodoAcelerometro.c,205 :: 		UART1_Init_Advanced(2000000, 2, 1, 1);                                     //Inicializa el UART1 con una velocidad de 2Mbps
0x0BF0	0x20001D  	MOV	#1, W13
0x0BF2	0x20002C  	MOV	#2, W12
0x0BF4	0x28480A  	MOV	#33920, W10
0x0BF6	0x2001EB  	MOV	#30, W11
0x0BF8	0x200010  	MOV	#1, W0
0x0BFA	0x781F80  	PUSH	W0
0x0BFC	0x07FCBB  	RCALL	_UART1_Init_Advanced
0x0BFE	0xB1002F  	SUB	#2, W15
;NodoAcelerometro.c,206 :: 		U1RXIF_bit = 0;                                                            //Limpia la bandera de interrupcion por UART1 RX
0x0C00	0xA96801  	BCLR	U1RXIF_bit, BitPos(U1RXIF_bit+0)
;NodoAcelerometro.c,207 :: 		IPC2bits.U1RXIP = 0x04;                                                    //Prioridad de la interrupcion UART1 RX
0x0C02	0x240000  	MOV	#16384, W0
0x0C04	0x780080  	MOV	W0, W1
0x0C06	0x208440  	MOV	#lo_addr(IPC2bits), W0
0x0C08	0x688090  	XOR	W1, [W0], W1
0x0C0A	0x270000  	MOV	#28672, W0
0x0C0C	0x608080  	AND	W1, W0, W1
0x0C0E	0x208440  	MOV	#lo_addr(IPC2bits), W0
0x0C10	0x688090  	XOR	W1, [W0], W1
0x0C12	0x884221  	MOV	W1, IPC2bits
;NodoAcelerometro.c,208 :: 		U1STAbits.URXISEL = 0x00;
0x0C14	0x202220  	MOV	#lo_addr(U1STAbits), W0
0x0C16	0x784090  	MOV.B	[W0], W1
0x0C18	0xB3C3F0  	MOV.B	#63, W0
0x0C1A	0x60C080  	AND.B	W1, W0, W1
0x0C1C	0x202220  	MOV	#lo_addr(U1STAbits), W0
0x0C1E	0x784801  	MOV.B	W1, [W0]
;NodoAcelerometro.c,211 :: 		RPINR22bits.SDI2R = 0x21;                                                  //Configura el pin RB1/RPI33 como SDI2 *
0x0C20	0xB3C210  	MOV.B	#33, W0
0x0C22	0x784080  	MOV.B	W0, W1
0x0C24	0x206CC0  	MOV	#lo_addr(RPINR22bits), W0
0x0C26	0x68C090  	XOR.B	W1, [W0], W1
0x0C28	0xB3C7F0  	MOV.B	#127, W0
0x0C2A	0x60C080  	AND.B	W1, W0, W1
0x0C2C	0x206CC0  	MOV	#lo_addr(RPINR22bits), W0
0x0C2E	0x68C090  	XOR.B	W1, [W0], W1
0x0C30	0x206CC0  	MOV	#lo_addr(RPINR22bits), W0
0x0C32	0x784801  	MOV.B	W1, [W0]
;NodoAcelerometro.c,212 :: 		RPOR2bits.RP38R = 0x08;                                                    //Configura el SDO2 en el pin RB6/RP38 *
0x0C34	0xB3C080  	MOV.B	#8, W0
0x0C36	0x784080  	MOV.B	W0, W1
0x0C38	0x206840  	MOV	#lo_addr(RPOR2bits), W0
0x0C3A	0x68C090  	XOR.B	W1, [W0], W1
0x0C3C	0xB3C3F0  	MOV.B	#63, W0
0x0C3E	0x60C080  	AND.B	W1, W0, W1
0x0C40	0x206840  	MOV	#lo_addr(RPOR2bits), W0
0x0C42	0x68C090  	XOR.B	W1, [W0], W1
0x0C44	0x206840  	MOV	#lo_addr(RPOR2bits), W0
0x0C46	0x784801  	MOV.B	W1, [W0]
;NodoAcelerometro.c,213 :: 		RPOR1bits.RP37R = 0x09;                                                    //Configura el SCK2 en el pin RB5/RP37 *
0x0C48	0x209000  	MOV	#2304, W0
0x0C4A	0x780080  	MOV	W0, W1
0x0C4C	0x206820  	MOV	#lo_addr(RPOR1bits), W0
0x0C4E	0x688090  	XOR	W1, [W0], W1
0x0C50	0x23F000  	MOV	#16128, W0
0x0C52	0x608080  	AND	W1, W0, W1
0x0C54	0x206820  	MOV	#lo_addr(RPOR1bits), W0
0x0C56	0x688090  	XOR	W1, [W0], W1
0x0C58	0x883411  	MOV	W1, RPOR1bits
;NodoAcelerometro.c,214 :: 		SPI2STAT.SPIEN = 1;                                                        //Habilita el SPI2 *
0x0C5A	0xA8E261  	BSET	SPI2STAT, #15
;NodoAcelerometro.c,215 :: 		SPI2_Init();                                                               //Inicializa el modulo SPI2
0x0C5C	0x07FD88  	RCALL	_SPI2_Init
;NodoAcelerometro.c,218 :: 		RPINR0 = 0x2E00;                                                           //Asigna INT1 al RB14/RPI46
0x0C5E	0x22E000  	MOV	#11776, W0
0x0C60	0xB7A6A0  	MOV	WREG, RPINR0
;NodoAcelerometro.c,219 :: 		INT1IF_bit = 0;                                                            //Limpia la bandera de interrupcion externa INT1
0x0C62	0xA98802  	BCLR	INT1IF_bit, BitPos(INT1IF_bit+0)
;NodoAcelerometro.c,220 :: 		IPC5bits.INT1IP = 0x01;                                                    //Prioridad en la interrupocion externa 1
0x0C64	0xB3C010  	MOV.B	#1, W0
0x0C66	0x784080  	MOV.B	W0, W1
0x0C68	0x2084A0  	MOV	#lo_addr(IPC5bits), W0
0x0C6A	0x68C090  	XOR.B	W1, [W0], W1
0x0C6C	0x60C0E7  	AND.B	W1, #7, W1
0x0C6E	0x2084A0  	MOV	#lo_addr(IPC5bits), W0
0x0C70	0x68C090  	XOR.B	W1, [W0], W1
0x0C72	0x2084A0  	MOV	#lo_addr(IPC5bits), W0
0x0C74	0x784801  	MOV.B	W1, [W0]
;NodoAcelerometro.c,223 :: 		T1CON = 0x0020;
0x0C76	0x200200  	MOV	#32, W0
0x0C78	0xB7A104  	MOV	WREG, T1CON
;NodoAcelerometro.c,224 :: 		T1CON.TON = 0;                                                             //Apaga el Timer1
0x0C7A	0xA9E105  	BCLR	T1CON, #15
;NodoAcelerometro.c,225 :: 		T1IF_bit = 0;                                                              //Limpia la bandera de interrupcion del TMR1
0x0C7C	0xA96800  	BCLR	T1IF_bit, BitPos(T1IF_bit+0)
;NodoAcelerometro.c,226 :: 		PR1 = 62500;                                                               //Car ga el preload para un tiempo de 100ms
0x0C7E	0x2F4240  	MOV	#62500, W0
0x0C80	0xB7A102  	MOV	WREG, PR1
;NodoAcelerometro.c,227 :: 		IPC0bits.T1IP = 0x02;                                                      //Prioridad de la interrupcion por desbordamiento del TMR1
0x0C82	0x220000  	MOV	#8192, W0
0x0C84	0x780080  	MOV	W0, W1
0x0C86	0x208400  	MOV	#lo_addr(IPC0bits), W0
0x0C88	0x688090  	XOR	W1, [W0], W1
0x0C8A	0x270000  	MOV	#28672, W0
0x0C8C	0x608080  	AND	W1, W0, W1
0x0C8E	0x208400  	MOV	#lo_addr(IPC0bits), W0
0x0C90	0x688090  	XOR	W1, [W0], W1
0x0C92	0x884201  	MOV	W1, IPC0bits
;NodoAcelerometro.c,230 :: 		U1RXIE_bit = 0;                                                            //Interrupcion por UART1 RX
0x0C94	0xA96821  	BCLR	U1RXIE_bit, BitPos(U1RXIE_bit+0)
;NodoAcelerometro.c,231 :: 		INT1IE_bit = 0;                                                            //Interrupcion externa INT1
0x0C96	0xA98822  	BCLR	INT1IE_bit, BitPos(INT1IE_bit+0)
;NodoAcelerometro.c,232 :: 		T1IE_bit = 1;                                                              //Interrupción de desbordamiento TMR1
0x0C98	0xA86820  	BSET	T1IE_bit, BitPos(T1IE_bit+0)
;NodoAcelerometro.c,235 :: 		ADXL355_write_byte(POWER_CTL, DRDY_OFF|STANDBY);                           //Coloco el ADXL en modo STANDBY para pausar las conversiones y limpiar el FIFO
0x0C9A	0xB3C05B  	MOV.B	#5, W11
0x0C9C	0xB3C2DA  	MOV.B	#45, W10
0x0C9E	0x07FD55  	RCALL	_ADXL355_write_byte
;NodoAcelerometro.c,238 :: 		sdflags.detected = false;
0x0CA0	0x226D70  	MOV	#lo_addr(_sdflags), W0
0x0CA2	0xA11410  	BCLR.B	[W0], #1
;NodoAcelerometro.c,239 :: 		sdflags.init_ok = false;
0x0CA4	0x226D70  	MOV	#lo_addr(_sdflags), W0
0x0CA6	0xA10410  	BCLR.B	[W0], #0
;NodoAcelerometro.c,240 :: 		sdflags.saving = false;
0x0CA8	0x226D70  	MOV	#lo_addr(_sdflags), W0
0x0CAA	0xA12410  	BCLR.B	[W0], #2
;NodoAcelerometro.c,242 :: 		Delay_ms(200);                                                             //Espera hasta que se estabilicen los cambios
0x0CAC	0x200198  	MOV	#25, W8
0x0CAE	0x26A0E7  	MOV	#27150, W7
L_ConfiguracionPrincipal45:
0x0CB0	0xED200E  	DEC	W7
0x0CB2	0x3AFFFE  	BRA NZ	L_ConfiguracionPrincipal45
0x0CB4	0xED2010  	DEC	W8
0x0CB6	0x3AFFFC  	BRA NZ	L_ConfiguracionPrincipal45
0x0CB8	0x000000  	NOP
;NodoAcelerometro.c,244 :: 		}
L_end_ConfiguracionPrincipal:
0x0CBA	0x7806CF  	POP	W13
0x0CBC	0x78064F  	POP	W12
0x0CBE	0x7805CF  	POP	W11
0x0CC0	0x78054F  	POP	W10
0x0CC2	0x060000  	RETURN
; end of _ConfiguracionPrincipal
_UART1_Init_Advanced:
0x0574	0xFA000C  	LNK	#12
;__Lib_UART_12_p24_p33.c,205 :: 		
; high_low_speed start address is: 2 (W1)
0x0576	0x97B8CE  	MOV	[W14-8], W1
;__Lib_UART_12_p24_p33.c,208 :: 		
0x0578	0x2073C0  	MOV	#lo_addr(_UART1_Write), W0
0x057A	0x8925D0  	MOV	W0, _UART_Wr_Ptr
;__Lib_UART_12_p24_p33.c,209 :: 		
0x057C	0x2FFFF0  	MOV	#lo_addr(_UART1_Read), W0
0x057E	0x8925A0  	MOV	W0, _UART_Rd_Ptr
;__Lib_UART_12_p24_p33.c,210 :: 		
0x0580	0x2FFFF0  	MOV	#lo_addr(_UART1_Data_Ready), W0
0x0582	0x8925B0  	MOV	W0, _UART_Rdy_Ptr
;__Lib_UART_12_p24_p33.c,211 :: 		
0x0584	0x205680  	MOV	#lo_addr(_UART1_Tx_Idle), W0
0x0586	0x8925C0  	MOV	W0, _UART_Tx_Idle_Ptr
;__Lib_UART_12_p24_p33.c,213 :: 		
0x0588	0xEF2220  	CLR	U1MODE
;__Lib_UART_12_p24_p33.c,214 :: 		
0x058A	0x280000  	MOV	#32768, W0
0x058C	0xB7A222  	MOV	WREG, U1STA
;__Lib_UART_12_p24_p33.c,216 :: 		
0x058E	0xE10860  	CP	W1, #0
0x0590	0x3A0030  	BRA NZ	L_UART1_Init_Advanced16
L__UART1_Init_Advanced91:
; high_low_speed end address is: 2 (W1)
;__Lib_UART_12_p24_p33.c,217 :: 		
0x0592	0xA96220  	BCLR	U1MODE, #3
;__Lib_UART_12_p24_p33.c,218 :: 		
0x0594	0x07FF7B  	RCALL	_Get_Fosc_kHz
;__Lib_UART_12_p24_p33.c,220 :: 		
0x0596	0x203E82  	MOV	#1000, W2
0x0598	0x200003  	MOV	#0, W3
0x059A	0x07FF6F  	RCALL	__Multiply_32x32
0x059C	0x980700  	MOV	W0, [W14+0]
0x059E	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,224 :: 		
0x05A0	0x07FF37  	RCALL	_Get_Fosc_Per_Cyc
0x05A2	0xDE0041  	LSR	W0, #1, W0
0x05A4	0x400064  	ADD	W0, #4, W0
0x05A6	0x780080  	MOV	W0, W1
0x05A8	0xBE010A  	MOV.D	W10, W2
L__UART1_Init_Advanced92:
0x05AA	0xE90081  	DEC	W1, W1
0x05AC	0x350003  	BRA LT	L__UART1_Init_Advanced93
0x05AE	0xD00102  	SL	W2, W2
0x05B0	0xD28183  	RLC	W3, W3
0x05B2	0x37FFFB  	BRA	L__UART1_Init_Advanced92
L__UART1_Init_Advanced93:
0x05B4	0x980722  	MOV	W2, [W14+4]
0x05B6	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_12_p24_p33.c,226 :: 		
0x05B8	0xBE9F8C  	PUSH.D	W12
0x05BA	0x90000E  	MOV	[W14+0], W0
0x05BC	0x90009E  	MOV	[W14+2], W1
0x05BE	0xEB0200  	CLR	W4
0x05C0	0x07FF29  	RCALL	__Modulus_32x32
0x05C2	0x980740  	MOV	W0, [W14+8]
0x05C4	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_12_p24_p33.c,227 :: 		
0x05C6	0x90012E  	MOV	[W14+4], W2
0x05C8	0x9001BE  	MOV	[W14+6], W3
0x05CA	0x90000E  	MOV	[W14+0], W0
0x05CC	0x90009E  	MOV	[W14+2], W1
0x05CE	0xEB0200  	CLR	W4
0x05D0	0x07FEF6  	RCALL	__Divide_32x32
0x05D2	0xBE064F  	POP.D	W12
0x05D4	0x980700  	MOV	W0, [W14+0]
0x05D6	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,229 :: 		
0x05D8	0x470064  	ADD	W14, #4, W0
0x05DA	0xD10150  	LSR	[++W0], W2
0x05DC	0xD380C0  	RRC	[--W0], W1
0x05DE	0x470068  	ADD	W14, #8, W0
0x05E0	0xE10830  	CP	W1, [W0++]
0x05E2	0xE19020  	CPB	W2, [W0--]
0x05E4	0x310005  	BRA GEU	L_UART1_Init_Advanced17
L__UART1_Init_Advanced94:
;__Lib_UART_12_p24_p33.c,230 :: 		
0x05E6	0x90008E  	MOV	[W14+0], W1
0x05E8	0x90011E  	MOV	[W14+2], W2
0x05EA	0x470060  	ADD	W14, #0, W0
0x05EC	0x409861  	ADD	W1, #1, [W0++]
0x05EE	0x491060  	ADDC	W2, #0, [W0--]
L_UART1_Init_Advanced17:
;__Lib_UART_12_p24_p33.c,232 :: 		
0x05F0	0x370096  	BRA	L_UART1_Init_Advanced18
L_UART1_Init_Advanced16:
;__Lib_UART_12_p24_p33.c,234 :: 		
; high_low_speed start address is: 2 (W1)
0x05F2	0xE10861  	CP	W1, #1
0x05F4	0x3A0030  	BRA NZ	L_UART1_Init_Advanced19
L__UART1_Init_Advanced95:
; high_low_speed end address is: 2 (W1)
;__Lib_UART_12_p24_p33.c,235 :: 		
0x05F6	0x07FF4A  	RCALL	_Get_Fosc_kHz
;__Lib_UART_12_p24_p33.c,237 :: 		
0x05F8	0x203E82  	MOV	#1000, W2
0x05FA	0x200003  	MOV	#0, W3
0x05FC	0x07FF3E  	RCALL	__Multiply_32x32
0x05FE	0x980700  	MOV	W0, [W14+0]
0x0600	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,241 :: 		
0x0602	0x07FF06  	RCALL	_Get_Fosc_Per_Cyc
0x0604	0xDE0041  	LSR	W0, #1, W0
0x0606	0xECA000  	INC2	W0
0x0608	0x780080  	MOV	W0, W1
0x060A	0xBE010A  	MOV.D	W10, W2
L__UART1_Init_Advanced96:
0x060C	0xE90081  	DEC	W1, W1
0x060E	0x350003  	BRA LT	L__UART1_Init_Advanced97
0x0610	0xD00102  	SL	W2, W2
0x0612	0xD28183  	RLC	W3, W3
0x0614	0x37FFFB  	BRA	L__UART1_Init_Advanced96
L__UART1_Init_Advanced97:
0x0616	0x980722  	MOV	W2, [W14+4]
0x0618	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_12_p24_p33.c,243 :: 		
0x061A	0xBE9F8C  	PUSH.D	W12
0x061C	0x90000E  	MOV	[W14+0], W0
0x061E	0x90009E  	MOV	[W14+2], W1
0x0620	0xEB0200  	CLR	W4
0x0622	0x07FEF8  	RCALL	__Modulus_32x32
0x0624	0x980740  	MOV	W0, [W14+8]
0x0626	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_12_p24_p33.c,244 :: 		
0x0628	0x90012E  	MOV	[W14+4], W2
0x062A	0x9001BE  	MOV	[W14+6], W3
0x062C	0x90000E  	MOV	[W14+0], W0
0x062E	0x90009E  	MOV	[W14+2], W1
0x0630	0xEB0200  	CLR	W4
0x0632	0x07FEC5  	RCALL	__Divide_32x32
0x0634	0xBE064F  	POP.D	W12
0x0636	0x980700  	MOV	W0, [W14+0]
0x0638	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,246 :: 		
0x063A	0x470064  	ADD	W14, #4, W0
0x063C	0xD10150  	LSR	[++W0], W2
0x063E	0xD380C0  	RRC	[--W0], W1
0x0640	0x470068  	ADD	W14, #8, W0
0x0642	0xE10830  	CP	W1, [W0++]
0x0644	0xE19020  	CPB	W2, [W0--]
0x0646	0x310005  	BRA GEU	L_UART1_Init_Advanced20
L__UART1_Init_Advanced98:
;__Lib_UART_12_p24_p33.c,247 :: 		
0x0648	0x90008E  	MOV	[W14+0], W1
0x064A	0x90011E  	MOV	[W14+2], W2
0x064C	0x470060  	ADD	W14, #0, W0
0x064E	0x409861  	ADD	W1, #1, [W0++]
0x0650	0x491060  	ADDC	W2, #0, [W0--]
L_UART1_Init_Advanced20:
;__Lib_UART_12_p24_p33.c,249 :: 		
0x0652	0xA86220  	BSET	U1MODE, #3
;__Lib_UART_12_p24_p33.c,250 :: 		
0x0654	0x370064  	BRA	L_UART1_Init_Advanced21
L_UART1_Init_Advanced19:
;__Lib_UART_12_p24_p33.c,253 :: 		
0x0656	0xA96220  	BCLR	U1MODE, #3
;__Lib_UART_12_p24_p33.c,254 :: 		
0x0658	0x07FF19  	RCALL	_Get_Fosc_kHz
;__Lib_UART_12_p24_p33.c,256 :: 		
0x065A	0x203E82  	MOV	#1000, W2
0x065C	0x200003  	MOV	#0, W3
0x065E	0x07FF0D  	RCALL	__Multiply_32x32
0x0660	0x980700  	MOV	W0, [W14+0]
0x0662	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,260 :: 		
0x0664	0x07FED5  	RCALL	_Get_Fosc_Per_Cyc
0x0666	0xDE0041  	LSR	W0, #1, W0
0x0668	0x400064  	ADD	W0, #4, W0
0x066A	0x780080  	MOV	W0, W1
0x066C	0xBE010A  	MOV.D	W10, W2
L__UART1_Init_Advanced99:
0x066E	0xE90081  	DEC	W1, W1
0x0670	0x350003  	BRA LT	L__UART1_Init_Advanced100
0x0672	0xD00102  	SL	W2, W2
0x0674	0xD28183  	RLC	W3, W3
0x0676	0x37FFFB  	BRA	L__UART1_Init_Advanced99
L__UART1_Init_Advanced100:
0x0678	0x980722  	MOV	W2, [W14+4]
0x067A	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_12_p24_p33.c,262 :: 		
0x067C	0xBE9F8C  	PUSH.D	W12
0x067E	0xBE9F8A  	PUSH.D	W10
0x0680	0x90000E  	MOV	[W14+0], W0
0x0682	0x90009E  	MOV	[W14+2], W1
0x0684	0xEB0200  	CLR	W4
0x0686	0x07FEC6  	RCALL	__Modulus_32x32
0x0688	0x980740  	MOV	W0, [W14+8]
0x068A	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_12_p24_p33.c,263 :: 		
0x068C	0x90012E  	MOV	[W14+4], W2
0x068E	0x9001BE  	MOV	[W14+6], W3
0x0690	0x90000E  	MOV	[W14+0], W0
0x0692	0x90009E  	MOV	[W14+2], W1
0x0694	0xEB0200  	CLR	W4
0x0696	0x07FE93  	RCALL	__Divide_32x32
0x0698	0xBE054F  	POP.D	W10
0x069A	0xBE064F  	POP.D	W12
0x069C	0x980700  	MOV	W0, [W14+0]
0x069E	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,265 :: 		
0x06A0	0x470064  	ADD	W14, #4, W0
0x06A2	0xD10150  	LSR	[++W0], W2
0x06A4	0xD380C0  	RRC	[--W0], W1
0x06A6	0x470068  	ADD	W14, #8, W0
0x06A8	0xE10830  	CP	W1, [W0++]
0x06AA	0xE19020  	CPB	W2, [W0--]
0x06AC	0x310005  	BRA GEU	L_UART1_Init_Advanced22
L__UART1_Init_Advanced101:
;__Lib_UART_12_p24_p33.c,266 :: 		
0x06AE	0x90008E  	MOV	[W14+0], W1
0x06B0	0x90011E  	MOV	[W14+2], W2
0x06B2	0x470060  	ADD	W14, #0, W0
0x06B4	0x409861  	ADD	W1, #1, [W0++]
0x06B6	0x491060  	ADDC	W2, #0, [W0--]
L_UART1_Init_Advanced22:
;__Lib_UART_12_p24_p33.c,269 :: 		
0x06B8	0x4700E0  	ADD	W14, #0, W1
0x06BA	0x780031  	MOV	[W1++], W0
0x06BC	0x700021  	IOR	W0, [W1--], W0
0x06BE	0x3A002F  	BRA NZ	L_UART1_Init_Advanced23
L__UART1_Init_Advanced102:
;__Lib_UART_12_p24_p33.c,271 :: 		
0x06C0	0x07FEE5  	RCALL	_Get_Fosc_kHz
;__Lib_UART_12_p24_p33.c,273 :: 		
0x06C2	0x203E82  	MOV	#1000, W2
0x06C4	0x200003  	MOV	#0, W3
0x06C6	0x07FED9  	RCALL	__Multiply_32x32
0x06C8	0x980700  	MOV	W0, [W14+0]
0x06CA	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,275 :: 		
0x06CC	0x07FEA1  	RCALL	_Get_Fosc_Per_Cyc
0x06CE	0xDE0041  	LSR	W0, #1, W0
0x06D0	0xECA000  	INC2	W0
0x06D2	0x780080  	MOV	W0, W1
0x06D4	0xBE010A  	MOV.D	W10, W2
L__UART1_Init_Advanced103:
0x06D6	0xE90081  	DEC	W1, W1
0x06D8	0x350003  	BRA LT	L__UART1_Init_Advanced104
0x06DA	0xD00102  	SL	W2, W2
0x06DC	0xD28183  	RLC	W3, W3
0x06DE	0x37FFFB  	BRA	L__UART1_Init_Advanced103
L__UART1_Init_Advanced104:
0x06E0	0x980722  	MOV	W2, [W14+4]
0x06E2	0x980733  	MOV	W3, [W14+6]
;__Lib_UART_12_p24_p33.c,277 :: 		
0x06E4	0xBE9F8C  	PUSH.D	W12
0x06E6	0x90000E  	MOV	[W14+0], W0
0x06E8	0x90009E  	MOV	[W14+2], W1
0x06EA	0xEB0200  	CLR	W4
0x06EC	0x07FE93  	RCALL	__Modulus_32x32
0x06EE	0x980740  	MOV	W0, [W14+8]
0x06F0	0x980751  	MOV	W1, [W14+10]
;__Lib_UART_12_p24_p33.c,278 :: 		
0x06F2	0x90012E  	MOV	[W14+4], W2
0x06F4	0x9001BE  	MOV	[W14+6], W3
0x06F6	0x90000E  	MOV	[W14+0], W0
0x06F8	0x90009E  	MOV	[W14+2], W1
0x06FA	0xEB0200  	CLR	W4
0x06FC	0x07FE60  	RCALL	__Divide_32x32
0x06FE	0xBE064F  	POP.D	W12
0x0700	0x980700  	MOV	W0, [W14+0]
0x0702	0x980711  	MOV	W1, [W14+2]
;__Lib_UART_12_p24_p33.c,280 :: 		
0x0704	0x470064  	ADD	W14, #4, W0
0x0706	0xD10150  	LSR	[++W0], W2
0x0708	0xD380C0  	RRC	[--W0], W1
0x070A	0x470068  	ADD	W14, #8, W0
0x070C	0xE10830  	CP	W1, [W0++]
0x070E	0xE19020  	CPB	W2, [W0--]
0x0710	0x310005  	BRA GEU	L_UART1_Init_Advanced24
L__UART1_Init_Advanced105:
;__Lib_UART_12_p24_p33.c,281 :: 		
0x0712	0x90008E  	MOV	[W14+0], W1
0x0714	0x90011E  	MOV	[W14+2], W2
0x0716	0x470060  	ADD	W14, #0, W0
0x0718	0x409861  	ADD	W1, #1, [W0++]
0x071A	0x491060  	ADDC	W2, #0, [W0--]
L_UART1_Init_Advanced24:
;__Lib_UART_12_p24_p33.c,283 :: 		
0x071C	0xA86220  	BSET	U1MODE, #3
;__Lib_UART_12_p24_p33.c,284 :: 		
L_UART1_Init_Advanced23:
;__Lib_UART_12_p24_p33.c,285 :: 		
L_UART1_Init_Advanced21:
L_UART1_Init_Advanced18:
;__Lib_UART_12_p24_p33.c,288 :: 		
0x071E	0x90000E  	MOV	[W14+0], W0
0x0720	0x90009E  	MOV	[W14+2], W1
0x0722	0x500061  	SUB	W0, #1, W0
0x0724	0x5880E0  	SUBB	W1, #0, W1
0x0726	0x881140  	MOV	W0, U1BRG
;__Lib_UART_12_p24_p33.c,290 :: 		
0x0728	0xA92222  	BCLR	U1STA, #1
;__Lib_UART_12_p24_p33.c,292 :: 		
0x072A	0x76008D  	IOR	W12, W13, W1
0x072C	0x202200  	MOV	#lo_addr(U1MODE), W0
0x072E	0x708810  	IOR	W1, [W0], [W0]
;__Lib_UART_12_p24_p33.c,295 :: 		
0x0730	0xA8E221  	BSET	U1MODE, #15
;__Lib_UART_12_p24_p33.c,296 :: 		
0x0732	0xA84223  	BSET	U1STA, #10
;__Lib_UART_12_p24_p33.c,298 :: 		
0x0734	0x07FE9B  	RCALL	_Delay_100ms
0x0736	0x07FE9A  	RCALL	_Delay_100ms
;__Lib_UART_12_p24_p33.c,301 :: 		
L_end_UART1_Init_Advanced:
0x0738	0xFA8000  	ULNK
0x073A	0x060000  	RETURN
; end of _UART1_Init_Advanced
_Get_Fosc_kHz:
;__Lib_Delays.c,38 :: 		unsigned long Get_Fosc_kHz() {
;__Lib_Delays.c,39 :: 		return Clock_kHz();
0x048C	0x238800  	MOV	#14464, W0
0x048E	0x200011  	MOV	#1, W1
;__Lib_Delays.c,40 :: 		}
L_end_Get_Fosc_kHz:
0x0490	0x060000  	RETURN
; end of _Get_Fosc_kHz
_Get_Fosc_Per_Cyc:
;__Lib_Delays.c,63 :: 		unsigned int Get_Fosc_Per_Cyc() {
;__Lib_Delays.c,64 :: 		return __FOSC_PER_CYC;
0x0410	0x200020  	MOV	#2, W0
;__Lib_Delays.c,65 :: 		}
L_end_Get_Fosc_Per_Cyc:
0x0412	0x060000  	RETURN
; end of _Get_Fosc_Per_Cyc
_Delay_100ms:
;__Lib_Delays.c,666 :: 		void Delay_100ms()
;__Lib_Delays.c,668 :: 		Delay_ms(100);
0x046C	0x2000D8  	MOV	#13, W8
0x046E	0x235077  	MOV	#13575, W7
L_Delay_100ms33:
0x0470	0xED200E  	DEC	W7
0x0472	0x3AFFFE  	BRA NZ	L_Delay_100ms33
0x0474	0xED2010  	DEC	W8
0x0476	0x3AFFFC  	BRA NZ	L_Delay_100ms33
;__Lib_Delays.c,669 :: 		}
L_end_Delay_100ms:
0x0478	0x060000  	RETURN
; end of _Delay_100ms
__Multiply_32x32:
0x047A	0xFA0000  	LNK	#0
;__Lib_Math.c,43 :: 		
;__Lib_Math.c,46 :: 		
0x047C	0xB80A02  	MUL.UU	W1, W2, W4
;__Lib_Math.c,47 :: 		
0x047E	0x880050  	MOV	W0, W5
;__Lib_Math.c,48 :: 		
0x0480	0xB80002  	MUL.UU	W0, W2, W0
;__Lib_Math.c,49 :: 		
0x0482	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,50 :: 		
0x0484	0xB82A03  	MUL.UU	W5, W3, W4
;__Lib_Math.c,51 :: 		
0x0486	0x420081  	ADD	W4, W1, W1
;__Lib_Math.c,54 :: 		
L_end__Multiply_32x32:
0x0488	0xFA8000  	ULNK
0x048A	0x060000  	RETURN
; end of __Multiply_32x32
__Modulus_32x32:
0x0414	0xFA0000  	LNK	#0
;__Lib_Math.c,162 :: 		
;__Lib_Math.c,164 :: 		
0x0416	0x070002  	RCALL	Modulus_32x32___testsus
;__Lib_Math.c,166 :: 		
0x0418	0x000000040468  	GOTO	the_end_Modulus_32x32
;__Lib_Math.c,171 :: 		
Modulus_32x32___testsus:
;__Lib_Math.c,172 :: 		
0x041C	0xE20008  	CP0	W4
;__Lib_Math.c,173 :: 		
0x041E	0x3A0002  	BRA NZ	Modulus_32x32___modsi3
;__Lib_Math.c,175 :: 		
0x0420	0x070010  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,176 :: 		
0x0422	0x060000  	RETURN
;__Lib_Math.c,178 :: 		
Modulus_32x32___modsi3:
;__Lib_Math.c,179 :: 		
0x0424	0x781F81  	MOV	W1, [W15++]
;__Lib_Math.c,180 :: 		
0x0426	0xE20002  	CP0	W1
;__Lib_Math.c,181 :: 		
0x0428	0x3D0002  	BRA GE	Modulus_32x32_modtestb
;__Lib_Math.c,182 :: 		
0x042A	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,183 :: 		
0x042C	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,184 :: 		
Modulus_32x32_modtestb:
;__Lib_Math.c,185 :: 		
0x042E	0xE20006  	CP0	W3
;__Lib_Math.c,186 :: 		
0x0430	0x3D0002  	BRA GE	Modulus_32x32_calcrem
;__Lib_Math.c,187 :: 		
0x0432	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,188 :: 		
0x0434	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,189 :: 		
Modulus_32x32_calcrem:
;__Lib_Math.c,190 :: 		
0x0436	0x070005  	RCALL	Modulus_32x32___umodsi3
;__Lib_Math.c,191 :: 		
0x0438	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,192 :: 		
0x043A	0x3B0002  	BRA NN	Modulus_32x32_exitr
;__Lib_Math.c,193 :: 		
0x043C	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,194 :: 		
0x043E	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,195 :: 		
Modulus_32x32_exitr:
;__Lib_Math.c,196 :: 		
0x0440	0x060000  	RETURN
;__Lib_Math.c,197 :: 		
Modulus_32x32___umodsi3:
;__Lib_Math.c,198 :: 		
0x0442	0x070002  	RCALL	Modulus_32x32___udivsi3
;__Lib_Math.c,199 :: 		
0x0444	0xBE8004  	MOV.D	W4, W0
;__Lib_Math.c,200 :: 		
0x0446	0x060000  	RETURN
;__Lib_Math.c,201 :: 		
Modulus_32x32___udivsi3:
;__Lib_Math.c,202 :: 		
0x0448	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,203 :: 		
0x044A	0x200206  	MOV	#32, W6
;__Lib_Math.c,204 :: 		
Modulus_32x32_nextbit:
;__Lib_Math.c,205 :: 		
0x044C	0xD00000  	SL	W0, W0
;__Lib_Math.c,206 :: 		
0x044E	0xD28081  	RLC	W1, W1
;__Lib_Math.c,207 :: 		
0x0450	0xD28204  	RLC	W4, W4
;__Lib_Math.c,208 :: 		
0x0452	0xD28285  	RLC	W5, W5
;__Lib_Math.c,209 :: 		
0x0454	0xA80000  	BSET	W0, #0
;__Lib_Math.c,210 :: 		
0x0456	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,211 :: 		
0x0458	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,212 :: 		
0x045A	0x3B0003  	BRA NN	Modulus_32x32_iterate
;__Lib_Math.c,213 :: 		
0x045C	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,214 :: 		
0x045E	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,215 :: 		
0x0460	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,216 :: 		
Modulus_32x32_iterate:
;__Lib_Math.c,217 :: 		
0x0462	0xE90306  	DEC	W6, W6
;__Lib_Math.c,218 :: 		
0x0464	0x3AFFF3  	BRA NZ	Modulus_32x32_nextbit
;__Lib_Math.c,219 :: 		
0x0466	0x060000  	RETURN
;__Lib_Math.c,222 :: 		
the_end_Modulus_32x32:
;__Lib_Math.c,225 :: 		
L_end__Modulus_32x32:
0x0468	0xFA8000  	ULNK
0x046A	0x060000  	RETURN
; end of __Modulus_32x32
__Divide_32x32:
0x03BE	0xFA0000  	LNK	#0
;__Lib_Math.c,78 :: 		
;__Lib_Math.c,81 :: 		
0x03C0	0x070002  	RCALL	Divide_32x32___testsus
;__Lib_Math.c,83 :: 		
0x03C2	0x00000004040C  	GOTO	the_end_Divide_32x32
;__Lib_Math.c,88 :: 		
Divide_32x32___testsus:
;__Lib_Math.c,89 :: 		
0x03C6	0xE20008  	CP0	W4
;__Lib_Math.c,90 :: 		
0x03C8	0x3A0002  	BRA NZ	Divide_32x32___divsi3
;__Lib_Math.c,92 :: 		
0x03CA	0x070010  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,93 :: 		
0x03CC	0x060000  	RETURN
;__Lib_Math.c,95 :: 		
Divide_32x32___divsi3:
;__Lib_Math.c,96 :: 		
0x03CE	0x689F83  	XOR	W1, W3, [W15++]
;__Lib_Math.c,97 :: 		
0x03D0	0xE20002  	CP0	W1
;__Lib_Math.c,98 :: 		
0x03D2	0x3D0002  	BRA GE	Divide_32x32_divtestb
;__Lib_Math.c,99 :: 		
0x03D4	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,100 :: 		
0x03D6	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,101 :: 		
Divide_32x32_divtestb:
;__Lib_Math.c,102 :: 		
0x03D8	0xE20006  	CP0	W3
;__Lib_Math.c,103 :: 		
0x03DA	0x3D0002  	BRA GE	Divide_32x32_calcquot
;__Lib_Math.c,104 :: 		
0x03DC	0x110160  	SUBR	W2, #0, W2
;__Lib_Math.c,105 :: 		
0x03DE	0x1981E0  	SUBBR	W3, #0, W3
;__Lib_Math.c,106 :: 		
Divide_32x32_calcquot:
;__Lib_Math.c,107 :: 		
0x03E0	0x070005  	RCALL	Divide_32x32___udivsi3
;__Lib_Math.c,108 :: 		
0x03E2	0xE0004F  	CP0	[--W15]
;__Lib_Math.c,109 :: 		
0x03E4	0x3B0002  	BRA NN	Divide_32x32_returnq
;__Lib_Math.c,110 :: 		
0x03E6	0x100060  	SUBR	W0, #0, W0
;__Lib_Math.c,111 :: 		
0x03E8	0x1880E0  	SUBBR	W1, #0, W1
;__Lib_Math.c,112 :: 		
Divide_32x32_returnq:
;__Lib_Math.c,113 :: 		
0x03EA	0x060000  	RETURN
;__Lib_Math.c,114 :: 		
Divide_32x32___udivsi3:
;__Lib_Math.c,115 :: 		
0x03EC	0xB82260  	MUL.UU	W4, #0, W4
;__Lib_Math.c,116 :: 		
0x03EE	0x200206  	MOV	#32, W6
;__Lib_Math.c,117 :: 		
Divide_32x32_nextbit:
;__Lib_Math.c,118 :: 		
0x03F0	0xD00000  	SL	W0, W0
;__Lib_Math.c,119 :: 		
0x03F2	0xD28081  	RLC	W1, W1
;__Lib_Math.c,120 :: 		
0x03F4	0xD28204  	RLC	W4, W4
;__Lib_Math.c,121 :: 		
0x03F6	0xD28285  	RLC	W5, W5
;__Lib_Math.c,122 :: 		
0x03F8	0xA80000  	BSET	W0, #0
;__Lib_Math.c,123 :: 		
0x03FA	0x520202  	SUB	W4, W2, W4
;__Lib_Math.c,124 :: 		
0x03FC	0x5A8283  	SUBB	W5, W3, W5
;__Lib_Math.c,125 :: 		
0x03FE	0x3B0003  	BRA NN	Divide_32x32_iterate
;__Lib_Math.c,126 :: 		
0x0400	0x420202  	ADD	W4, W2, W4
;__Lib_Math.c,127 :: 		
0x0402	0x4A8283  	ADDC	W5, W3, W5
;__Lib_Math.c,128 :: 		
0x0404	0xA10000  	BCLR	W0, #0
;__Lib_Math.c,129 :: 		
Divide_32x32_iterate:
;__Lib_Math.c,130 :: 		
0x0406	0xE90306  	DEC	W6, W6
;__Lib_Math.c,131 :: 		
0x0408	0x3AFFF3  	BRA NZ	Divide_32x32_nextbit
;__Lib_Math.c,132 :: 		
0x040A	0x060000  	RETURN
;__Lib_Math.c,135 :: 		
the_end_Divide_32x32:
;__Lib_Math.c,138 :: 		
L_end__Divide_32x32:
0x040C	0xFA8000  	ULNK
0x040E	0x060000  	RETURN
; end of __Divide_32x32
_SPI2_Init:
0x076E	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,205 :: 		
;__Lib_SPI_12.c,207 :: 		
0x0770	0x202960  	MOV	#lo_addr(_SPI2_Read), W0
0x0772	0x8880F0  	MOV	W0, _SPI_Rd_Ptr
;__Lib_SPI_12.c,208 :: 		
0x0774	0x207660  	MOV	#lo_addr(_SPI2_Write), W0
0x0776	0x888100  	MOV	W0, _SPI_Wr_Ptr
;__Lib_SPI_12.c,210 :: 		
0x0778	0xEF2260  	CLR	SPI2STAT
;__Lib_SPI_12.c,211 :: 		
0x077A	0xEF2262  	CLR	SPI2CON
;__Lib_SPI_12.c,213 :: 		
0x077C	0xA8A262  	BSET	SPI2CON, #5
;__Lib_SPI_12.c,214 :: 		
0x077E	0xA9C262  	BCLR	SPI2CON, #6
;__Lib_SPI_12.c,216 :: 		
0x0780	0x2001C1  	MOV	#28, W1
0x0782	0x202620  	MOV	#lo_addr(SPI2CON), W0
0x0784	0x708810  	IOR	W1, [W0], [W0]
;__Lib_SPI_12.c,218 :: 		
0x0786	0x2FFFC1  	MOV	#65532, W1
0x0788	0x202620  	MOV	#lo_addr(SPI2CON), W0
0x078A	0x608810  	AND	W1, [W0], [W0]
;__Lib_SPI_12.c,219 :: 		
0x078C	0xA80263  	BSET	SPI2CON, #8
;__Lib_SPI_12.c,221 :: 		
0x078E	0xA9C260  	BCLR	SPI2STAT, #6
;__Lib_SPI_12.c,222 :: 		
0x0790	0xA8E261  	BSET	SPI2STAT, #15
;__Lib_SPI_12.c,224 :: 		
L_end_SPI2_Init:
0x0792	0xFA8000  	ULNK
0x0794	0x060000  	RETURN
; end of _SPI2_Init
_ADXL355_write_byte:
;adxl355_spi.c,128 :: 		void ADXL355_write_byte(unsigned char address, unsigned char value){
;adxl355_spi.c,129 :: 		address = (address<<1)&0xFE;
0x074A	0x781F8A  	PUSH	W10
0x074C	0xFB800A  	ZE	W10, W0
0x074E	0xDD00C1  	SL	W0, #1, W1
0x0750	0x200FE0  	MOV	#254, W0
0x0752	0x608000  	AND	W1, W0, W0
0x0754	0x784500  	MOV.B	W0, W10
;adxl355_spi.c,130 :: 		CS_ADXL355=0;
0x0756	0xA96E04  	BCLR	LATA3_bit, BitPos(LATA3_bit+0)
;adxl355_spi.c,131 :: 		SPI2_Write(address);
0x0758	0xFB8500  	ZE	W0, W10
0x075A	0x070005  	RCALL	_SPI2_Write
;adxl355_spi.c,132 :: 		SPI2_Write(value);
0x075C	0xFB850B  	ZE	W11, W10
0x075E	0x070003  	RCALL	_SPI2_Write
;adxl355_spi.c,133 :: 		CS_ADXL355=1;
0x0760	0xA86E04  	BSET	LATA3_bit, BitPos(LATA3_bit+0)
;adxl355_spi.c,134 :: 		}
L_end_ADXL355_write_byte:
0x0762	0x78054F  	POP	W10
0x0764	0x060000  	RETURN
; end of _ADXL355_write_byte
_SPI2_Write:
0x0766	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,175 :: 		
;__Lib_SPI_12.c,176 :: 		
0x0768	0x07FD96  	RCALL	_SPI2_Read
;__Lib_SPI_12.c,183 :: 		
L_end_SPI2_Write:
0x076A	0xFA8000  	ULNK
0x076C	0x060000  	RETURN
; end of _SPI2_Write
_SPI2_Read:
0x0296	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,163 :: 		
;__Lib_SPI_12.c,165 :: 		
0x0298	0xA9C260  	BCLR	SPI2STAT, #6
;__Lib_SPI_12.c,167 :: 		
L_SPI2_Read4:
0x029A	0xAE2260  	BTSS	SPI2STAT, #1
0x029C	0x370001  	BRA	L_SPI2_Read5
0x029E	0x37FFFD  	BRA	L_SPI2_Read4
L_SPI2_Read5:
;__Lib_SPI_12.c,168 :: 		
0x02A0	0x88134A  	MOV	W10, SPI2BUF
;__Lib_SPI_12.c,169 :: 		
L_SPI2_Read6:
0x02A2	0xAF0260  	BTSC	SPI2STAT, #0
0x02A4	0x370001  	BRA	L_SPI2_Read7
0x02A6	0x37FFFD  	BRA	L_SPI2_Read6
L_SPI2_Read7:
;__Lib_SPI_12.c,171 :: 		
0x02A8	0xBF8268  	MOV	SPI2BUF, WREG
;__Lib_SPI_12.c,173 :: 		
L_end_SPI2_Read:
0x02AA	0xFA8000  	ULNK
0x02AC	0x060000  	RETURN
; end of _SPI2_Read
_ADXL355_init:
;adxl355_spi.c,106 :: 		void ADXL355_init(short tMuestreo){
;adxl355_spi.c,107 :: 		ADXL355_write_byte(Reset,0x52);                                             //Resetea el dispositivo
0x0B14	0x781F8A  	PUSH	W10
0x0B16	0x781F8B  	PUSH	W11
0x0B18	0x781F8A  	PUSH	W10
0x0B1A	0xB3C52B  	MOV.B	#82, W11
0x0B1C	0xB3C2FA  	MOV.B	#47, W10
0x0B1E	0x07FE15  	RCALL	_ADXL355_write_byte
;adxl355_spi.c,108 :: 		Delay_ms(10);
0x0B20	0x200028  	MOV	#2, W8
0x0B22	0x238807  	MOV	#14464, W7
L_ADXL355_init0:
0x0B24	0xED200E  	DEC	W7
0x0B26	0x3AFFFE  	BRA NZ	L_ADXL355_init0
0x0B28	0xED2010  	DEC	W8
0x0B2A	0x3AFFFC  	BRA NZ	L_ADXL355_init0
0x0B2C	0x000000  	NOP
0x0B2E	0x000000  	NOP
;adxl355_spi.c,109 :: 		ADXL355_write_byte(POWER_CTL, DRDY_OFF|STANDBY);
0x0B30	0xB3C05B  	MOV.B	#5, W11
0x0B32	0xB3C2DA  	MOV.B	#45, W10
0x0B34	0x07FE0A  	RCALL	_ADXL355_write_byte
;adxl355_spi.c,110 :: 		ADXL355_write_byte(Range, _2G);
0x0B36	0xB3C01B  	MOV.B	#1, W11
0x0B38	0xB3C2CA  	MOV.B	#44, W10
0x0B3A	0x07FE07  	RCALL	_ADXL355_write_byte
0x0B3C	0x78054F  	POP	W10
;adxl355_spi.c,111 :: 		switch (tMuestreo){
0x0B3E	0x370010  	BRA	L_ADXL355_init2
;adxl355_spi.c,112 :: 		case 1:
L_ADXL355_init4:
;adxl355_spi.c,113 :: 		ADXL355_write_byte(Filter, NO_HIGH_PASS_FILTER|_62_5_Hz);       //ODR=250Hz 1
0x0B40	0xB3C04B  	MOV.B	#4, W11
0x0B42	0xB3C28A  	MOV.B	#40, W10
0x0B44	0x07FE02  	RCALL	_ADXL355_write_byte
;adxl355_spi.c,114 :: 		break;
0x0B46	0x370014  	BRA	L_ADXL355_init3
;adxl355_spi.c,115 :: 		case 2:
L_ADXL355_init5:
;adxl355_spi.c,116 :: 		ADXL355_write_byte(Filter, NO_HIGH_PASS_FILTER|_31_25_Hz);      //ODR=125Hz 2
0x0B48	0xB3C05B  	MOV.B	#5, W11
0x0B4A	0xB3C28A  	MOV.B	#40, W10
0x0B4C	0x07FDFE  	RCALL	_ADXL355_write_byte
;adxl355_spi.c,117 :: 		break;
0x0B4E	0x370010  	BRA	L_ADXL355_init3
;adxl355_spi.c,118 :: 		case 4:
L_ADXL355_init6:
;adxl355_spi.c,119 :: 		ADXL355_write_byte(Filter, NO_HIGH_PASS_FILTER|_15_625_Hz);     //ODR=62.5Hz 4
0x0B50	0xB3C06B  	MOV.B	#6, W11
0x0B52	0xB3C28A  	MOV.B	#40, W10
0x0B54	0x07FDFA  	RCALL	_ADXL355_write_byte
;adxl355_spi.c,120 :: 		break;
0x0B56	0x37000C  	BRA	L_ADXL355_init3
;adxl355_spi.c,121 :: 		case 8:
L_ADXL355_init7:
;adxl355_spi.c,122 :: 		ADXL355_write_byte(Filter, NO_HIGH_PASS_FILTER|_7_813_Hz );     //ODR=31.25Hz 8
0x0B58	0xB3C07B  	MOV.B	#7, W11
0x0B5A	0xB3C28A  	MOV.B	#40, W10
0x0B5C	0x07FDF6  	RCALL	_ADXL355_write_byte
;adxl355_spi.c,123 :: 		break;
0x0B5E	0x370008  	BRA	L_ADXL355_init3
;adxl355_spi.c,124 :: 		}
L_ADXL355_init2:
0x0B60	0xE15461  	CP.B	W10, #1
0x0B62	0x32FFEE  	BRA Z	L_ADXL355_init4
L__ADXL355_init132:
0x0B64	0xE15462  	CP.B	W10, #2
0x0B66	0x32FFF0  	BRA Z	L_ADXL355_init5
L__ADXL355_init133:
0x0B68	0xE15464  	CP.B	W10, #4
0x0B6A	0x32FFF2  	BRA Z	L_ADXL355_init6
L__ADXL355_init134:
0x0B6C	0xE15468  	CP.B	W10, #8
0x0B6E	0x32FFF4  	BRA Z	L_ADXL355_init7
L__ADXL355_init135:
L_ADXL355_init3:
;adxl355_spi.c,125 :: 		}
L_end_ADXL355_init:
0x0B70	0x7805CF  	POP	W11
0x0B72	0x78054F  	POP	W10
0x0B74	0x060000  	RETURN
; end of _ADXL355_init
_SD_Detect:
;sdcard.c,435 :: 		unsigned char SD_Detect(void) {
;sdcard.c,437 :: 		if (sd_detect_port == 0) {
0x0CC4	0xAF8E04  	BTSC	sd_detect_port, BitPos(sd_detect_port+0)
0x0CC6	0x370002  	BRA	L_SD_Detect75
;sdcard.c,438 :: 		return DETECTED;
0x0CC8	0xB3CDE0  	MOV.B	#222, W0
0x0CCA	0x370001  	BRA	L_end_SD_Detect
;sdcard.c,440 :: 		} else {
L_SD_Detect75:
;sdcard.c,441 :: 		return 0;
0x0CCC	0xEF2000  	CLR	W0
;sdcard.c,443 :: 		}
L_end_SD_Detect:
0x0CCE	0x060000  	RETURN
; end of _SD_Detect
_SD_Init_Try:
0x0CD0	0xFA0002  	LNK	#2
;sdcard.c,179 :: 		unsigned char SD_Init_Try(unsigned char try_value){
;sdcard.c,181 :: 		if(try_value == 0) try_value = 1;
0x0CD2	0xE15460  	CP.B	W10, #0
0x0CD4	0x3A0001  	BRA NZ	L_SD_Init_Try24
L__SD_Init_Try96:
0x0CD6	0xB3C01A  	MOV.B	#1, W10
L_SD_Init_Try24:
;sdcard.c,182 :: 		for(i = 0; i < try_value; i++){
; i start address is: 4 (W2)
0x0CD8	0xEF2004  	CLR	W2
; i end address is: 4 (W2)
L_SD_Init_Try25:
; i start address is: 4 (W2)
0x0CDA	0xE1140A  	CP.B	W2, W10
0x0CDC	0x310015  	BRA GEU	L_SD_Init_Try26
L__SD_Init_Try97:
;sdcard.c,183 :: 		init_status = SD_Init();
0x0CDE	0x781F82  	PUSH	W2
0x0CE0	0x781F8A  	PUSH	W10
0x0CE2	0x07FD59  	RCALL	_SD_Init
0x0CE4	0x78054F  	POP	W10
0x0CE6	0x78014F  	POP	W2
0x0CE8	0x984700  	MOV.B	W0, [W14+0]
;sdcard.c,184 :: 		if(init_status == SUCCESSFUL_INIT) break;
0x0CEA	0xB3CAA1  	MOV.B	#170, W1
0x0CEC	0xE10401  	CP.B	W0, W1
0x0CEE	0x3A0001  	BRA NZ	L_SD_Init_Try28
L__SD_Init_Try98:
; i end address is: 4 (W2)
0x0CF0	0x37000B  	BRA	L_SD_Init_Try26
L_SD_Init_Try28:
;sdcard.c,185 :: 		Release_SD();
; i start address is: 4 (W2)
0x0CF2	0x07FADD  	RCALL	_Release_SD
;sdcard.c,186 :: 		Delay_ms(10);
0x0CF4	0x200028  	MOV	#2, W8
0x0CF6	0x238807  	MOV	#14464, W7
L_SD_Init_Try29:
0x0CF8	0xED200E  	DEC	W7
0x0CFA	0x3AFFFE  	BRA NZ	L_SD_Init_Try29
0x0CFC	0xED2010  	DEC	W8
0x0CFE	0x3AFFFC  	BRA NZ	L_SD_Init_Try29
0x0D00	0x000000  	NOP
0x0D02	0x000000  	NOP
;sdcard.c,182 :: 		for(i = 0; i < try_value; i++){
0x0D04	0xEC6004  	INC.B	W2
;sdcard.c,187 :: 		}
; i end address is: 4 (W2)
0x0D06	0x37FFE9  	BRA	L_SD_Init_Try25
L_SD_Init_Try26:
;sdcard.c,188 :: 		return init_status;
0x0D08	0x90400E  	MOV.B	[W14+0], W0
;sdcard.c,189 :: 		}
L_end_SD_Init_Try:
0x0D0A	0xFA8000  	ULNK
0x0D0C	0x060000  	RETURN
; end of _SD_Init_Try
_SD_Init:
0x0796	0xFA0002  	LNK	#2
;sdcard.c,200 :: 		unsigned char SD_Init(void){
;sdcard.c,207 :: 		sd_CS_tris = 0;
0x0798	0x781F8A  	PUSH	W10
0x079A	0x781F8B  	PUSH	W11
0x079C	0x781F8C  	PUSH	W12
0x079E	0x781F8D  	PUSH	W13
0x07A0	0xA90E10  	BCLR	sd_CS_tris, BitPos(sd_CS_tris+0)
;sdcard.c,210 :: 		Release_SD();
0x07A2	0x07FD85  	RCALL	_Release_SD
;sdcard.c,213 :: 		SPISD_Init(SLOW);
0x07A4	0xEF2014  	CLR	W10
0x07A6	0x07FD4D  	RCALL	_SPISD_Init
;sdcard.c,216 :: 		for(i = 0; i < 80; i++) SPISD_Write(0xFF);
0x07A8	0xEF2000  	CLR	W0
0x07AA	0x980700  	MOV	W0, [W14+0]
L_SD_Init31:
0x07AC	0x200501  	MOV	#80, W1
0x07AE	0x470060  	ADD	W14, #0, W0
0x07B0	0xE10810  	CP	W1, [W0]
0x07B2	0x360006  	BRA LEU	L_SD_Init32
L__SD_Init100:
0x07B4	0xB3CFFA  	MOV.B	#255, W10
0x07B6	0x07FD3B  	RCALL	_SPISD_Write
0x07B8	0x90008E  	MOV	[W14+0], W1
0x07BA	0x470060  	ADD	W14, #0, W0
0x07BC	0x408861  	ADD	W1, #1, [W0]
0x07BE	0x37FFF6  	BRA	L_SD_Init31
L_SD_Init32:
;sdcard.c,219 :: 		Select_SD();
0x07C0	0x07FDCB  	RCALL	_Select_SD
;sdcard.c,220 :: 		for(i = 0; i < SD_TIME_OUT; i++){
0x07C2	0xEF2000  	CLR	W0
0x07C4	0x980700  	MOV	W0, [W14+0]
L_SD_Init34:
0x07C6	0x90008E  	MOV	[W14+0], W1
0x07C8	0x207D00  	MOV	#2000, W0
0x07CA	0xE10800  	CP	W1, W0
0x07CC	0x310013  	BRA GEU	L_SD_Init35
L__SD_Init101:
;sdcard.c,221 :: 		SD_Send_Command(GO_IDLE_STATE,0x00000000,0x4A);     // CMD0
0x07CE	0xB3C4AD  	MOV.B	#74, W13
0x07D0	0xEF2016  	CLR	W11
0x07D2	0xEF2018  	CLR	W12
0x07D4	0xEF2014  	CLR	W10
0x07D6	0x07FDC3  	RCALL	_SD_Send_Command
;sdcard.c,222 :: 		temp = R1_Response();
0x07D8	0x07FDB8  	RCALL	_R1_Response
;sdcard.c,223 :: 		if(temp == (1<<IDLE_STATE)) break;
0x07DA	0xE10461  	CP.B	W0, #1
0x07DC	0x3A0001  	BRA NZ	L_SD_Init37
L__SD_Init102:
0x07DE	0x37000A  	BRA	L_SD_Init35
L_SD_Init37:
;sdcard.c,224 :: 		if(i==(SD_TIME_OUT-1)) return CARD_NOT_INSERTED;
0x07E0	0x90008E  	MOV	[W14+0], W1
0x07E2	0x207CF0  	MOV	#1999, W0
0x07E4	0xE10800  	CP	W1, W0
0x07E6	0x3A0002  	BRA NZ	L_SD_Init38
L__SD_Init103:
0x07E8	0xB3C100  	MOV.B	#16, W0
0x07EA	0x3700DA  	BRA	L_end_SD_Init
L_SD_Init38:
;sdcard.c,220 :: 		for(i = 0; i < SD_TIME_OUT; i++){
0x07EC	0x90008E  	MOV	[W14+0], W1
0x07EE	0x470060  	ADD	W14, #0, W0
0x07F0	0x408861  	ADD	W1, #1, [W0]
;sdcard.c,225 :: 		}
0x07F2	0x37FFE9  	BRA	L_SD_Init34
L_SD_Init35:
;sdcard.c,228 :: 		if(SD_Ready() == 0) return SD_NOT_READY;
0x07F4	0x07FD5F  	RCALL	_SD_Ready
0x07F6	0xE10460  	CP.B	W0, #0
0x07F8	0x3A0002  	BRA NZ	L_SD_Init39
L__SD_Init104:
0x07FA	0xB3C110  	MOV.B	#17, W0
0x07FC	0x3700D1  	BRA	L_end_SD_Init
L_SD_Init39:
;sdcard.c,229 :: 		SD_Send_Command(SEND_IF_COND,0x000001AA,0x43);          // CMD8
0x07FE	0xB3C43D  	MOV.B	#67, W13
0x0800	0x201AAB  	MOV	#426, W11
0x0802	0x20000C  	MOV	#0, W12
0x0804	0xB3C08A  	MOV.B	#8, W10
0x0806	0x07FDAB  	RCALL	_SD_Send_Command
;sdcard.c,230 :: 		temp = R1_Response();
0x0808	0x07FDA0  	RCALL	_R1_Response
; temp start address is: 2 (W1)
0x080A	0x784080  	MOV.B	W0, W1
;sdcard.c,231 :: 		if(temp != (1<<IDLE_STATE)){
0x080C	0xE10461  	CP.B	W0, #1
0x080E	0x32001F  	BRA Z	L_SD_Init40
L__SD_Init105:
; temp end address is: 2 (W1)
;sdcard.c,233 :: 		for(i = 0; i < SD_TIME_OUT; i++){
0x0810	0xEF2000  	CLR	W0
0x0812	0x980700  	MOV	W0, [W14+0]
L_SD_Init41:
0x0814	0x90008E  	MOV	[W14+0], W1
0x0816	0x207D00  	MOV	#2000, W0
0x0818	0xE10800  	CP	W1, W0
0x081A	0x310018  	BRA GEU	L_SD_Init42
L__SD_Init106:
;sdcard.c,234 :: 		if(SD_Ready() == 0) return SD_NOT_READY;
0x081C	0x07FD4B  	RCALL	_SD_Ready
0x081E	0xE10460  	CP.B	W0, #0
0x0820	0x3A0002  	BRA NZ	L_SD_Init44
L__SD_Init107:
0x0822	0xB3C110  	MOV.B	#17, W0
0x0824	0x3700BD  	BRA	L_end_SD_Init
L_SD_Init44:
;sdcard.c,235 :: 		SD_Send_Command(SEND_OP_COND,0x00000000,0x7C);  // CMD1
0x0826	0xB3C7CD  	MOV.B	#124, W13
0x0828	0xEF2016  	CLR	W11
0x082A	0xEF2018  	CLR	W12
0x082C	0xB3C01A  	MOV.B	#1, W10
0x082E	0x07FD97  	RCALL	_SD_Send_Command
;sdcard.c,236 :: 		temp = R1_Response();
0x0830	0x07FD8C  	RCALL	_R1_Response
;sdcard.c,237 :: 		if(temp == 0x00) break;
0x0832	0xE10460  	CP.B	W0, #0
0x0834	0x3A0001  	BRA NZ	L_SD_Init45
L__SD_Init108:
0x0836	0x37000A  	BRA	L_SD_Init42
L_SD_Init45:
;sdcard.c,238 :: 		if(i==(SD_TIME_OUT-1)) return UNUSABLE_CARD;
0x0838	0x90008E  	MOV	[W14+0], W1
0x083A	0x207CF0  	MOV	#1999, W0
0x083C	0xE10800  	CP	W1, W0
0x083E	0x3A0002  	BRA NZ	L_SD_Init46
L__SD_Init109:
0x0840	0xB3C120  	MOV.B	#18, W0
0x0842	0x3700AE  	BRA	L_end_SD_Init
L_SD_Init46:
;sdcard.c,233 :: 		for(i = 0; i < SD_TIME_OUT; i++){
0x0844	0x90008E  	MOV	[W14+0], W1
0x0846	0x470060  	ADD	W14, #0, W0
0x0848	0x408861  	ADD	W1, #1, [W0]
;sdcard.c,239 :: 		}
0x084A	0x37FFE4  	BRA	L_SD_Init41
L_SD_Init42:
;sdcard.c,240 :: 		} else if (temp == (1<<IDLE_STATE)) {
0x084C	0x370070  	BRA	L_SD_Init47
L_SD_Init40:
; temp start address is: 2 (W1)
0x084E	0xE10C61  	CP.B	W1, #1
0x0850	0x3A006C  	BRA NZ	L_SD_Init48
L__SD_Init110:
; temp end address is: 2 (W1)
;sdcard.c,241 :: 		temp_long = Response_32b();
0x0852	0x07FD4A  	RCALL	_Response_32b
; temp_long start address is: 8 (W4)
0x0854	0xBE0200  	MOV.D	W0, W4
;sdcard.c,242 :: 		temp = (temp_long & ECHO_BACK_MASK);
0x0856	0x200FF2  	MOV	#255, W2
0x0858	0x200003  	MOV	#0, W3
0x085A	0x600102  	AND	W0, W2, W2
;sdcard.c,243 :: 		if(temp != 0xAA) return ECHO_BACK_ERROR;
0x085C	0xB3CAA0  	MOV.B	#170, W0
0x085E	0xE11400  	CP.B	W2, W0
0x0860	0x320002  	BRA Z	L_SD_Init49
L__SD_Init111:
; temp_long end address is: 8 (W4)
0x0862	0xB3C130  	MOV.B	#19, W0
0x0864	0x37009D  	BRA	L_end_SD_Init
L_SD_Init49:
;sdcard.c,244 :: 		temp = ((temp_long & VOLTAGE_ACCEPTED_MASK)>>8);
; temp_long start address is: 8 (W4)
0x0866	0x20F000  	MOV	#3840, W0
0x0868	0x200001  	MOV	#0, W1
0x086A	0x620100  	AND	W4, W0, W2
0x086C	0x628181  	AND	W5, W1, W3
; temp_long end address is: 8 (W4)
0x086E	0xDE1048  	LSR	W2, #8, W0
0x0870	0xDD18C8  	SL	W3, #8, W1
0x0872	0x700001  	IOR	W0, W1, W0
0x0874	0xDE18C8  	LSR	W3, #8, W1
;sdcard.c,245 :: 		if(temp != 0x01) return INCOMPATIBLE_VOLTAGE;
0x0876	0xE10461  	CP.B	W0, #1
0x0878	0x320002  	BRA Z	L_SD_Init50
L__SD_Init112:
0x087A	0xB3C140  	MOV.B	#20, W0
0x087C	0x370091  	BRA	L_end_SD_Init
L_SD_Init50:
;sdcard.c,248 :: 		if(SD_Ready() == 0) return SD_NOT_READY;
0x087E	0x07FD1A  	RCALL	_SD_Ready
0x0880	0xE10460  	CP.B	W0, #0
0x0882	0x3A0002  	BRA NZ	L_SD_Init51
L__SD_Init113:
0x0884	0xB3C110  	MOV.B	#17, W0
0x0886	0x37008C  	BRA	L_end_SD_Init
L_SD_Init51:
;sdcard.c,249 :: 		SD_Send_Command(READ_OCR,0x00000000,0x7E);          // CMD58
0x0888	0xB3C7ED  	MOV.B	#126, W13
0x088A	0xEF2016  	CLR	W11
0x088C	0xEF2018  	CLR	W12
0x088E	0xB3C3AA  	MOV.B	#58, W10
0x0890	0x07FD66  	RCALL	_SD_Send_Command
;sdcard.c,250 :: 		temp = R1_Response();
0x0892	0x07FD5B  	RCALL	_R1_Response
; temp start address is: 2 (W1)
0x0894	0x784080  	MOV.B	W0, W1
;sdcard.c,251 :: 		if(temp != (1<<IDLE_STATE)) return temp;
0x0896	0xE10461  	CP.B	W0, #1
0x0898	0x320002  	BRA Z	L_SD_Init52
L__SD_Init114:
0x089A	0x784001  	MOV.B	W1, W0
; temp end address is: 2 (W1)
0x089C	0x370081  	BRA	L_end_SD_Init
L_SD_Init52:
;sdcard.c,252 :: 		temp_long = Response_32b();
0x089E	0x07FD24  	RCALL	_Response_32b
;sdcard.c,253 :: 		if((temp_long & VOLTAGE_RANGE_MASK) != VOLTAGE_RANGE_MASK)
0x08A0	0x280002  	MOV	#32768, W2
0x08A2	0x200FF3  	MOV	#255, W3
0x08A4	0x600102  	AND	W0, W2, W2
0x08A6	0x608183  	AND	W1, W3, W3
0x08A8	0x280000  	MOV	#32768, W0
0x08AA	0x200FF1  	MOV	#255, W1
0x08AC	0xE11000  	CP	W2, W0
0x08AE	0xE19801  	CPB	W3, W1
0x08B0	0x320002  	BRA Z	L_SD_Init53
L__SD_Init115:
;sdcard.c,254 :: 		return INCOMPATIBLE_VOLTAGE;
0x08B2	0xB3C140  	MOV.B	#20, W0
0x08B4	0x370075  	BRA	L_end_SD_Init
L_SD_Init53:
;sdcard.c,257 :: 		if(SD_Ready() == 0) return SD_NOT_READY;
0x08B6	0x07FCFE  	RCALL	_SD_Ready
0x08B8	0xE10460  	CP.B	W0, #0
0x08BA	0x3A0002  	BRA NZ	L_SD_Init54
L__SD_Init116:
0x08BC	0xB3C110  	MOV.B	#17, W0
0x08BE	0x370070  	BRA	L_end_SD_Init
L_SD_Init54:
;sdcard.c,258 :: 		SD_Send_Command(CRC_ON_OFF,0x00000001,0x41);        // CMD59
0x08C0	0xB3C41D  	MOV.B	#65, W13
0x08C2	0x20001B  	MOV	#1, W11
0x08C4	0x20000C  	MOV	#0, W12
0x08C6	0xB3C3BA  	MOV.B	#59, W10
0x08C8	0x07FD4A  	RCALL	_SD_Send_Command
;sdcard.c,259 :: 		temp = R1_Response();
0x08CA	0x07FD3F  	RCALL	_R1_Response
; temp start address is: 2 (W1)
0x08CC	0x784080  	MOV.B	W0, W1
;sdcard.c,260 :: 		if(temp != (1<<IDLE_STATE)) return temp;
0x08CE	0xE10461  	CP.B	W0, #1
0x08D0	0x320002  	BRA Z	L_SD_Init55
L__SD_Init117:
0x08D2	0x784001  	MOV.B	W1, W0
; temp end address is: 2 (W1)
0x08D4	0x370065  	BRA	L_end_SD_Init
L_SD_Init55:
;sdcard.c,263 :: 		for(i = 0; i < SD_TIME_OUT; i++){
0x08D6	0xEF2000  	CLR	W0
0x08D8	0x980700  	MOV	W0, [W14+0]
L_SD_Init56:
0x08DA	0x90008E  	MOV	[W14+0], W1
0x08DC	0x207D00  	MOV	#2000, W0
0x08DE	0xE10800  	CP	W1, W0
0x08E0	0x310023  	BRA GEU	L_SD_Init57
L__SD_Init118:
;sdcard.c,264 :: 		if(SD_Ready() == 0) return SD_NOT_READY;
0x08E2	0x07FCE8  	RCALL	_SD_Ready
0x08E4	0xE10460  	CP.B	W0, #0
0x08E6	0x3A0002  	BRA NZ	L_SD_Init59
L__SD_Init119:
0x08E8	0xB3C110  	MOV.B	#17, W0
0x08EA	0x37005A  	BRA	L_end_SD_Init
L_SD_Init59:
;sdcard.c,265 :: 		SD_Send_Command(APP_CMD,0x00000000,0x32);           // CMD55
0x08EC	0xB3C32D  	MOV.B	#50, W13
0x08EE	0xEF2016  	CLR	W11
0x08F0	0xEF2018  	CLR	W12
0x08F2	0xB3C37A  	MOV.B	#55, W10
0x08F4	0x07FD34  	RCALL	_SD_Send_Command
;sdcard.c,266 :: 		temp = R1_Response();
0x08F6	0x07FD29  	RCALL	_R1_Response
;sdcard.c,267 :: 		if(SD_Ready() == 0) return SD_NOT_READY;
0x08F8	0x07FCDD  	RCALL	_SD_Ready
0x08FA	0xE10460  	CP.B	W0, #0
0x08FC	0x3A0002  	BRA NZ	L_SD_Init60
L__SD_Init120:
0x08FE	0xB3C110  	MOV.B	#17, W0
0x0900	0x37004F  	BRA	L_end_SD_Init
L_SD_Init60:
;sdcard.c,268 :: 		SD_Send_Command(SD_SEND_OP_COND,0x40000000,0x3B);   // ACMD41
0x0902	0xB3C3BD  	MOV.B	#59, W13
0x0904	0x20000B  	MOV	#0, W11
0x0906	0x24000C  	MOV	#16384, W12
0x0908	0xB3C29A  	MOV.B	#41, W10
0x090A	0x07FD29  	RCALL	_SD_Send_Command
;sdcard.c,269 :: 		temp = R1_Response();
0x090C	0x07FD1E  	RCALL	_R1_Response
;sdcard.c,270 :: 		if(temp == 0x00) break;  // Initialization done
0x090E	0xE10460  	CP.B	W0, #0
0x0910	0x3A0001  	BRA NZ	L_SD_Init61
L__SD_Init121:
0x0912	0x37000A  	BRA	L_SD_Init57
L_SD_Init61:
;sdcard.c,271 :: 		if(i==(SD_TIME_OUT-1)) return UNUSABLE_CARD;
0x0914	0x90008E  	MOV	[W14+0], W1
0x0916	0x207CF0  	MOV	#1999, W0
0x0918	0xE10800  	CP	W1, W0
0x091A	0x3A0002  	BRA NZ	L_SD_Init62
L__SD_Init122:
0x091C	0xB3C120  	MOV.B	#18, W0
0x091E	0x370040  	BRA	L_end_SD_Init
L_SD_Init62:
;sdcard.c,263 :: 		for(i = 0; i < SD_TIME_OUT; i++){
0x0920	0x90008E  	MOV	[W14+0], W1
0x0922	0x470060  	ADD	W14, #0, W0
0x0924	0x408861  	ADD	W1, #1, [W0]
;sdcard.c,272 :: 		}
0x0926	0x37FFD9  	BRA	L_SD_Init56
L_SD_Init57:
;sdcard.c,273 :: 		}
0x0928	0x370002  	BRA	L_SD_Init63
L_SD_Init48:
;sdcard.c,274 :: 		else return temp;   // Some error of the R1 response type
; temp start address is: 2 (W1)
0x092A	0x784001  	MOV.B	W1, W0
; temp end address is: 2 (W1)
0x092C	0x370039  	BRA	L_end_SD_Init
L_SD_Init63:
L_SD_Init47:
;sdcard.c,277 :: 		if(SD_Ready() == 0) return SD_NOT_READY;
0x092E	0x07FCC2  	RCALL	_SD_Ready
0x0930	0xE10460  	CP.B	W0, #0
0x0932	0x3A0002  	BRA NZ	L_SD_Init64
L__SD_Init123:
0x0934	0xB3C110  	MOV.B	#17, W0
0x0936	0x370034  	BRA	L_end_SD_Init
L_SD_Init64:
;sdcard.c,278 :: 		SD_Send_Command(CRC_ON_OFF,0x00000000,0x48);        // CMD59
0x0938	0xB3C48D  	MOV.B	#72, W13
0x093A	0xEF2016  	CLR	W11
0x093C	0xEF2018  	CLR	W12
0x093E	0xB3C3BA  	MOV.B	#59, W10
0x0940	0x07FD0E  	RCALL	_SD_Send_Command
;sdcard.c,279 :: 		temp = R1_Response();
0x0942	0x07FD03  	RCALL	_R1_Response
; temp start address is: 2 (W1)
0x0944	0x784080  	MOV.B	W0, W1
;sdcard.c,280 :: 		if(temp != 0x00) return temp;
0x0946	0xE10460  	CP.B	W0, #0
0x0948	0x320002  	BRA Z	L_SD_Init65
L__SD_Init124:
0x094A	0x784001  	MOV.B	W1, W0
; temp end address is: 2 (W1)
0x094C	0x370029  	BRA	L_end_SD_Init
L_SD_Init65:
;sdcard.c,283 :: 		if(SD_Ready() == 0) return SD_NOT_READY;
0x094E	0x07FCB2  	RCALL	_SD_Ready
0x0950	0xE10460  	CP.B	W0, #0
0x0952	0x3A0002  	BRA NZ	L_SD_Init66
L__SD_Init125:
0x0954	0xB3C110  	MOV.B	#17, W0
0x0956	0x370024  	BRA	L_end_SD_Init
L_SD_Init66:
;sdcard.c,284 :: 		SD_Send_Command(SET_BLOCKLEN,0x00000200,0x0A);      // CMD16
0x0958	0xB3C0AD  	MOV.B	#10, W13
0x095A	0x20200B  	MOV	#512, W11
0x095C	0x20000C  	MOV	#0, W12
0x095E	0xB3C10A  	MOV.B	#16, W10
0x0960	0x07FCFE  	RCALL	_SD_Send_Command
;sdcard.c,285 :: 		temp = R1_Response();
0x0962	0x07FCF3  	RCALL	_R1_Response
; temp start address is: 2 (W1)
0x0964	0x784080  	MOV.B	W0, W1
;sdcard.c,286 :: 		if(temp != 0x00) return temp;
0x0966	0xE10460  	CP.B	W0, #0
0x0968	0x320002  	BRA Z	L_SD_Init67
L__SD_Init126:
0x096A	0x784001  	MOV.B	W1, W0
; temp end address is: 2 (W1)
0x096C	0x370019  	BRA	L_end_SD_Init
L_SD_Init67:
;sdcard.c,289 :: 		if(SD_Ready() == 0) return SD_NOT_READY;
0x096E	0x07FCA2  	RCALL	_SD_Ready
0x0970	0xE10460  	CP.B	W0, #0
0x0972	0x3A0002  	BRA NZ	L_SD_Init68
L__SD_Init127:
0x0974	0xB3C110  	MOV.B	#17, W0
0x0976	0x370014  	BRA	L_end_SD_Init
L_SD_Init68:
;sdcard.c,290 :: 		SD_Send_Command(READ_OCR,0x00000000,0x7E);          // CMD58
0x0978	0xB3C7ED  	MOV.B	#126, W13
0x097A	0xEF2016  	CLR	W11
0x097C	0xEF2018  	CLR	W12
0x097E	0xB3C3AA  	MOV.B	#58, W10
0x0980	0x07FCEE  	RCALL	_SD_Send_Command
;sdcard.c,291 :: 		temp = R1_Response();
0x0982	0x07FCE3  	RCALL	_R1_Response
; temp start address is: 2 (W1)
0x0984	0x784080  	MOV.B	W0, W1
;sdcard.c,292 :: 		if(temp != 0x00) return temp;
0x0986	0xE10460  	CP.B	W0, #0
0x0988	0x320002  	BRA Z	L_SD_Init69
L__SD_Init128:
0x098A	0x784001  	MOV.B	W1, W0
; temp end address is: 2 (W1)
0x098C	0x370009  	BRA	L_end_SD_Init
L_SD_Init69:
;sdcard.c,293 :: 		temp_long = Response_32b();
0x098E	0x07FCAC  	RCALL	_Response_32b
;sdcard.c,294 :: 		ccs = (long)(temp_long >> 30);
0x0990	0xDE094E  	LSR	W1, #14, W2
0x0992	0xEB0180  	CLR	W3
0x0994	0x210220  	MOV	#lo_addr(_ccs), W0
0x0996	0x784802  	MOV.B	W2, [W0]
;sdcard.c,297 :: 		Release_SD();
0x0998	0x07FC8A  	RCALL	_Release_SD
;sdcard.c,299 :: 		SPISD_Init(FAST);
0x099A	0xB3C01A  	MOV.B	#1, W10
0x099C	0x07FC52  	RCALL	_SPISD_Init
;sdcard.c,301 :: 		return SUCCESSFUL_INIT;
0x099E	0xB3CAA0  	MOV.B	#170, W0
;sdcard.c,302 :: 		}
;sdcard.c,301 :: 		return SUCCESSFUL_INIT;
;sdcard.c,302 :: 		}
L_end_SD_Init:
0x09A0	0x7806CF  	POP	W13
0x09A2	0x78064F  	POP	W12
0x09A4	0x7805CF  	POP	W11
0x09A6	0x78054F  	POP	W10
0x09A8	0xFA8000  	ULNK
0x09AA	0x060000  	RETURN
; end of _SD_Init
_Release_SD:
;sdcard.c,404 :: 		void Release_SD(void){
;sdcard.c,406 :: 		sd_CS_lat = 1;
0x02AE	0xA80E14  	BSET	sd_CS_lat, BitPos(sd_CS_lat+0)
;sdcard.c,407 :: 		asm nop;
0x02B0	0x000000  	NOP
;sdcard.c,408 :: 		}
L_end_Release_SD:
0x02B2	0x060000  	RETURN
; end of _Release_SD
_SPISD_Init:
;spiSD.c,13 :: 		void SPISD_Init(unsigned char speed) {
;spiSD.c,14 :: 		SPI1STAT.SPIEN = 0;                                                         //Desabilita el SPI1
0x0242	0x781F8A  	PUSH	W10
0x0244	0x781F8B  	PUSH	W11
0x0246	0x781F8C  	PUSH	W12
0x0248	0x781F8D  	PUSH	W13
0x024A	0xA9E241  	BCLR	SPI1STAT, #15
;spiSD.c,17 :: 		if(speed == FAST) {
0x024C	0xE15461  	CP.B	W10, #1
0x024E	0x3A000F  	BRA NZ	L_SPISD_Init0
L__SPISD_Init7:
;spiSD.c,19 :: 		SPI1_Init_Advanced(_SPI_MASTER, _SPI_8_BIT, _SPI_PRESCALE_SEC_2, _SPI_PRESCALE_PRI_16, _SPI_SS_DISABLE, _SPI_DATA_SAMPLE_MIDDLE, _SPI_CLK_IDLE_HIGH, _SPI_ACTIVE_2_IDLE);
0x0250	0x20001D  	MOV	#1, W13
0x0252	0x20018C  	MOV	#24, W12
0x0254	0xEF2016  	CLR	W11
0x0256	0x20020A  	MOV	#32, W10
0x0258	0xEF2000  	CLR	W0
0x025A	0x781F80  	PUSH	W0
0x025C	0x200400  	MOV	#64, W0
0x025E	0x781F80  	PUSH	W0
0x0260	0xEF2000  	CLR	W0
0x0262	0x781F80  	PUSH	W0
0x0264	0xEF2000  	CLR	W0
0x0266	0x781F80  	PUSH	W0
0x0268	0x07FFCB  	RCALL	_SPI1_Init_Advanced
0x026A	0xB1008F  	SUB	#8, W15
;spiSD.c,20 :: 		} else {
0x026C	0x37000E  	BRA	L_SPISD_Init1
L_SPISD_Init0:
;spiSD.c,22 :: 		SPI1_Init_Advanced(_SPI_MASTER, _SPI_8_BIT, _SPI_PRESCALE_SEC_1, _SPI_PRESCALE_PRI_64, _SPI_SS_DISABLE, _SPI_DATA_SAMPLE_MIDDLE, _SPI_CLK_IDLE_HIGH, _SPI_ACTIVE_2_IDLE);
0x026E	0xEF201A  	CLR	W13
0x0270	0x2001CC  	MOV	#28, W12
0x0272	0xEF2016  	CLR	W11
0x0274	0x20020A  	MOV	#32, W10
0x0276	0xEF2000  	CLR	W0
0x0278	0x781F80  	PUSH	W0
0x027A	0x200400  	MOV	#64, W0
0x027C	0x781F80  	PUSH	W0
0x027E	0xEF2000  	CLR	W0
0x0280	0x781F80  	PUSH	W0
0x0282	0xEF2000  	CLR	W0
0x0284	0x781F80  	PUSH	W0
0x0286	0x07FFBC  	RCALL	_SPI1_Init_Advanced
0x0288	0xB1008F  	SUB	#8, W15
;spiSD.c,23 :: 		}
L_SPISD_Init1:
;spiSD.c,25 :: 		SPI1STAT.SPIEN = 1;                                                         //Habilita el SPI1
0x028A	0xA8E241  	BSET	SPI1STAT, #15
;spiSD.c,29 :: 		}
L_end_SPISD_Init:
0x028C	0x7806CF  	POP	W13
0x028E	0x78064F  	POP	W12
0x0290	0x7805CF  	POP	W11
0x0292	0x78054F  	POP	W10
0x0294	0x060000  	RETURN
; end of _SPISD_Init
_SPI1_Init_Advanced:
0x0200	0xFA0000  	LNK	#0
;__Lib_SPI_12.c,123 :: 		
; slave_select start address is: 2 (W1)
0x0202	0x97B8CE  	MOV	[W14-8], W1
; data_sample start address is: 8 (W4)
0x0204	0x97BA3E  	MOV	[W14-10], W4
; clock_idle start address is: 4 (W2)
0x0206	0x97B92E  	MOV	[W14-12], W2
; edge start address is: 6 (W3)
0x0208	0x97B99E  	MOV	[W14-14], W3
;__Lib_SPI_12.c,126 :: 		
0x020A	0xEF2240  	CLR	SPI1STAT
;__Lib_SPI_12.c,127 :: 		
0x020C	0xEF2242  	CLR	SPI1CON
;__Lib_SPI_12.c,129 :: 		
0x020E	0x2FFFF0  	MOV	#lo_addr(_SPI1_Read), W0
0x0210	0x8880F0  	MOV	W0, _SPI_Rd_Ptr
;__Lib_SPI_12.c,130 :: 		
0x0212	0x2FFFF0  	MOV	#lo_addr(_SPI1_Write), W0
0x0214	0x888100  	MOV	W0, _SPI_Wr_Ptr
;__Lib_SPI_12.c,132 :: 		
0x0216	0x75000B  	IOR	W10, W11, W0
0x0218	0x70000C  	IOR	W0, W12, W0
0x021A	0x70000D  	IOR	W0, W13, W0
0x021C	0x700001  	IOR	W0, W1, W0
; slave_select end address is: 2 (W1)
0x021E	0x700004  	IOR	W0, W4, W0
; data_sample end address is: 8 (W4)
;__Lib_SPI_12.c,133 :: 		
0x0220	0x700082  	IOR	W0, W2, W1
; clock_idle end address is: 4 (W2)
0x0222	0x202420  	MOV	#lo_addr(SPI1CON), W0
0x0224	0x708803  	IOR	W1, W3, [W0]
; edge end address is: 6 (W3)
;__Lib_SPI_12.c,135 :: 		
0x0226	0xA9C240  	BCLR	SPI1STAT, #6
;__Lib_SPI_12.c,136 :: 		
0x0228	0xA8E241  	BSET	SPI1STAT, #15
;__Lib_SPI_12.c,138 :: 		
L_end_SPI1_Init_Advanced:
0x022A	0xFA8000  	ULNK
0x022C	0x060000  	RETURN
; end of _SPI1_Init_Advanced
_SPISD_Write:
;spiSD.c,38 :: 		unsigned char SPISD_Write(unsigned char datos) {
;spiSD.c,39 :: 		SPI1BUF = datos;
0x022E	0xFB800A  	ZE	W10, W0
0x0230	0xB7A248  	MOV	WREG, SPI1BUF
;spiSD.c,40 :: 		while(SPI1STATbits.SPITBF);          // Transmitting
L_SPISD_Write2:
0x0232	0xAE2240  	BTSS	SPI1STATbits, #1
0x0234	0x370001  	BRA	L_SPISD_Write3
0x0236	0x37FFFD  	BRA	L_SPISD_Write2
L_SPISD_Write3:
;spiSD.c,41 :: 		while(SPI1STATbits.SPIRBF == 0);     // Receiving
L_SPISD_Write4:
0x0238	0xAF0240  	BTSC	SPI1STATbits, #0
0x023A	0x370001  	BRA	L_SPISD_Write5
0x023C	0x37FFFD  	BRA	L_SPISD_Write4
L_SPISD_Write5:
;spiSD.c,42 :: 		return SPI1BUF;
0x023E	0xBFC248  	MOV.B	SPI1BUF, WREG
;spiSD.c,43 :: 		}
L_end_SPISD_Write:
0x0240	0x060000  	RETURN
; end of _SPISD_Write
_Select_SD:
;sdcard.c,419 :: 		void Select_SD(void){
;sdcard.c,421 :: 		sd_CS_lat = 0;
0x0358	0xA90E14  	BCLR	sd_CS_lat, BitPos(sd_CS_lat+0)
;sdcard.c,422 :: 		asm nop;
0x035A	0x000000  	NOP
;sdcard.c,423 :: 		}
L_end_Select_SD:
0x035C	0x060000  	RETURN
; end of _Select_SD
_SD_Send_Command:
;sdcard.c,366 :: 		void SD_Send_Command(unsigned char command,unsigned long argument, unsigned char crc){
;sdcard.c,367 :: 		SPISD_Write(command |= 0x40);
0x035E	0x781F8A  	PUSH	W10
0x0360	0xFB808A  	ZE	W10, W1
0x0362	0x200400  	MOV	#64, W0
0x0364	0x708000  	IOR	W1, W0, W0
0x0366	0x784500  	MOV.B	W0, W10
0x0368	0x781F8D  	PUSH	W13
0x036A	0x781F8B  	PUSH	W11
0x036C	0x781F8C  	PUSH	W12
0x036E	0x784500  	MOV.B	W0, W10
0x0370	0x07FF5E  	RCALL	_SPISD_Write
0x0372	0x78064F  	POP	W12
0x0374	0x7805CF  	POP	W11
;sdcard.c,368 :: 		SPISD_Write((unsigned char)(argument>>24));
0x0376	0xDE6048  	LSR	W12, #8, W0
0x0378	0xEB0080  	CLR	W1
0x037A	0x781F8B  	PUSH	W11
0x037C	0x781F8C  	PUSH	W12
0x037E	0x784500  	MOV.B	W0, W10
0x0380	0x07FF56  	RCALL	_SPISD_Write
0x0382	0x78064F  	POP	W12
0x0384	0x7805CF  	POP	W11
;sdcard.c,369 :: 		SPISD_Write((unsigned char)(argument>>16));
0x0386	0x78000C  	MOV	W12, W0
0x0388	0xEB0080  	CLR	W1
0x038A	0x781F8B  	PUSH	W11
0x038C	0x781F8C  	PUSH	W12
0x038E	0x784500  	MOV.B	W0, W10
0x0390	0x07FF4E  	RCALL	_SPISD_Write
0x0392	0x78064F  	POP	W12
0x0394	0x7805CF  	POP	W11
;sdcard.c,370 :: 		SPISD_Write((unsigned char)(argument>>8));
0x0396	0xDE5848  	LSR	W11, #8, W0
0x0398	0xDD60C8  	SL	W12, #8, W1
0x039A	0x700001  	IOR	W0, W1, W0
0x039C	0xDE60C8  	LSR	W12, #8, W1
0x039E	0x781F8B  	PUSH	W11
0x03A0	0x781F8C  	PUSH	W12
0x03A2	0x784500  	MOV.B	W0, W10
0x03A4	0x07FF44  	RCALL	_SPISD_Write
0x03A6	0x78064F  	POP	W12
0x03A8	0x7805CF  	POP	W11
;sdcard.c,371 :: 		SPISD_Write((unsigned char)(argument));
0x03AA	0x78450B  	MOV.B	W11, W10
0x03AC	0x07FF40  	RCALL	_SPISD_Write
0x03AE	0x7806CF  	POP	W13
;sdcard.c,372 :: 		SPISD_Write((crc<<1)|0x01);
0x03B0	0xFB800D  	ZE	W13, W0
0x03B2	0xDD0041  	SL	W0, #1, W0
0x03B4	0x700061  	IOR	W0, #1, W0
0x03B6	0x784500  	MOV.B	W0, W10
0x03B8	0x07FF3A  	RCALL	_SPISD_Write
;sdcard.c,373 :: 		}
L_end_SD_Send_Command:
0x03BA	0x78054F  	POP	W10
0x03BC	0x060000  	RETURN
; end of _SD_Send_Command
_R1_Response:
;sdcard.c,312 :: 		unsigned char R1_Response(void){
;sdcard.c,314 :: 		temp = SPISD_Write(0xFF);
0x034A	0x781F8A  	PUSH	W10
0x034C	0xB3CFFA  	MOV.B	#255, W10
0x034E	0x07FF6F  	RCALL	_SPISD_Write
;sdcard.c,315 :: 		temp = SPISD_Write(0xFF);
0x0350	0xB3CFFA  	MOV.B	#255, W10
0x0352	0x07FF6D  	RCALL	_SPISD_Write
;sdcard.c,316 :: 		return temp;
;sdcard.c,317 :: 		}
;sdcard.c,316 :: 		return temp;
;sdcard.c,317 :: 		}
L_end_R1_Response:
0x0354	0x78054F  	POP	W10
0x0356	0x060000  	RETURN
; end of _R1_Response
_SD_Ready:
0x02B4	0xFA0002  	LNK	#2
;sdcard.c,384 :: 		unsigned char SD_Ready(void){
;sdcard.c,387 :: 		for(i = 0; i < SD_TIME_OUT; i++){
0x02B6	0x781F8A  	PUSH	W10
; i start address is: 4 (W2)
0x02B8	0xEF2004  	CLR	W2
; i end address is: 4 (W2)
L_SD_Ready70:
; i start address is: 4 (W2)
0x02BA	0x207D00  	MOV	#2000, W0
0x02BC	0xE11000  	CP	W2, W0
0x02BE	0x310010  	BRA GEU	L_SD_Ready71
L__SD_Ready134:
;sdcard.c,388 :: 		temp = SPISD_Write(0xFF);
0x02C0	0x781F82  	PUSH	W2
0x02C2	0xB3CFFA  	MOV.B	#255, W10
0x02C4	0x07FFB4  	RCALL	_SPISD_Write
0x02C6	0x78014F  	POP	W2
0x02C8	0x984700  	MOV.B	W0, [W14+0]
;sdcard.c,389 :: 		if(temp == 0xFF) break;
0x02CA	0xB3CFF1  	MOV.B	#255, W1
0x02CC	0xE10401  	CP.B	W0, W1
0x02CE	0x3A0001  	BRA NZ	L_SD_Ready73
L__SD_Ready135:
; i end address is: 4 (W2)
0x02D0	0x370007  	BRA	L_SD_Ready71
L_SD_Ready73:
;sdcard.c,390 :: 		if(i == (SD_TIME_OUT-1)) return 0x00;
; i start address is: 4 (W2)
0x02D2	0x207CF0  	MOV	#1999, W0
0x02D4	0xE11000  	CP	W2, W0
0x02D6	0x3A0002  	BRA NZ	L_SD_Ready74
L__SD_Ready136:
; i end address is: 4 (W2)
0x02D8	0xEF2000  	CLR	W0
0x02DA	0x370003  	BRA	L_end_SD_Ready
L_SD_Ready74:
;sdcard.c,387 :: 		for(i = 0; i < SD_TIME_OUT; i++){
; i start address is: 4 (W2)
0x02DC	0xEC2004  	INC	W2
;sdcard.c,391 :: 		}
; i end address is: 4 (W2)
0x02DE	0x37FFED  	BRA	L_SD_Ready70
L_SD_Ready71:
;sdcard.c,392 :: 		return temp;
0x02E0	0x90400E  	MOV.B	[W14+0], W0
;sdcard.c,393 :: 		}
;sdcard.c,392 :: 		return temp;
;sdcard.c,393 :: 		}
L_end_SD_Ready:
0x02E2	0x78054F  	POP	W10
0x02E4	0xFA8000  	ULNK
0x02E6	0x060000  	RETURN
; end of _SD_Ready
_Response_32b:
0x02E8	0xFA0004  	LNK	#4
;sdcard.c,345 :: 		unsigned long Response_32b(void){
;sdcard.c,348 :: 		response = SPISD_Write(0xFF);
0x02EA	0x781F8A  	PUSH	W10
0x02EC	0xB3CFFA  	MOV.B	#255, W10
0x02EE	0x07FF9F  	RCALL	_SPISD_Write
0x02F0	0xFB8000  	ZE	W0, W0
0x02F2	0xEB0080  	CLR	W1
0x02F4	0x980700  	MOV	W0, [W14+0]
0x02F6	0x980711  	MOV	W1, [W14+2]
;sdcard.c,349 :: 		temp = SPISD_Write(0xFF);
0x02F8	0xB3CFFA  	MOV.B	#255, W10
0x02FA	0x07FF99  	RCALL	_SPISD_Write
;sdcard.c,350 :: 		response = (response<<8)|temp;
0x02FC	0x90008E  	MOV	[W14+0], W1
0x02FE	0x90011E  	MOV	[W14+2], W2
0x0300	0xDD1248  	SL	W2, #8, W4
0x0302	0xDE09C8  	LSR	W1, #8, W3
0x0304	0x718204  	IOR	W3, W4, W4
0x0306	0xDD09C8  	SL	W1, #8, W3
0x0308	0xFB8080  	ZE	W0, W1
0x030A	0xEB0100  	CLR	W2
0x030C	0x470060  	ADD	W14, #0, W0
0x030E	0x719801  	IOR	W3, W1, [W0++]
0x0310	0x721002  	IOR	W4, W2, [W0--]
;sdcard.c,351 :: 		temp = SPISD_Write(0xFF);
0x0312	0xB3CFFA  	MOV.B	#255, W10
0x0314	0x07FF8C  	RCALL	_SPISD_Write
;sdcard.c,352 :: 		response = (response<<8)|temp;
0x0316	0x90008E  	MOV	[W14+0], W1
0x0318	0x90011E  	MOV	[W14+2], W2
0x031A	0xDD1248  	SL	W2, #8, W4
0x031C	0xDE09C8  	LSR	W1, #8, W3
0x031E	0x718204  	IOR	W3, W4, W4
0x0320	0xDD09C8  	SL	W1, #8, W3
0x0322	0xFB8080  	ZE	W0, W1
0x0324	0xEB0100  	CLR	W2
0x0326	0x470060  	ADD	W14, #0, W0
0x0328	0x719801  	IOR	W3, W1, [W0++]
0x032A	0x721002  	IOR	W4, W2, [W0--]
;sdcard.c,353 :: 		temp = SPISD_Write(0xFF);
0x032C	0xB3CFFA  	MOV.B	#255, W10
0x032E	0x07FF7F  	RCALL	_SPISD_Write
;sdcard.c,354 :: 		response = (response<<8)|temp;
0x0330	0x90020E  	MOV	[W14+0], W4
0x0332	0x90029E  	MOV	[W14+2], W5
0x0334	0xDD29C8  	SL	W5, #8, W3
0x0336	0xDE2148  	LSR	W4, #8, W2
0x0338	0x710183  	IOR	W2, W3, W3
0x033A	0xDD2148  	SL	W4, #8, W2
0x033C	0xFB8000  	ZE	W0, W0
0x033E	0xEB0080  	CLR	W1
0x0340	0x710000  	IOR	W2, W0, W0
0x0342	0x718081  	IOR	W3, W1, W1
;sdcard.c,355 :: 		return response;
;sdcard.c,356 :: 		}
;sdcard.c,355 :: 		return response;
;sdcard.c,356 :: 		}
L_end_Response_32b:
0x0344	0x78054F  	POP	W10
0x0346	0xFA8000  	ULNK
0x0348	0x060000  	RETURN
; end of _Response_32b
0x1162	0x210001  	MOV	#lo_addr(_cabeceraSD), W1
0x1164	0x280000  	MOV	#32768, W0
0x1166	0x09000E  	REPEAT	#14
0x1168	0x7818B0  	MOV	[W0++], [W1++]
0x116A	0x060000  	RETURN
_int_1:
0x0DA8	0xF80034  	PUSH	DSWPAG
0x0DAA	0xF80032  	PUSH	DSRPAG
0x0DAC	0xF80036  	PUSH	RCOUNT
0x0DAE	0x781F80  	PUSH	W0
0x0DB0	0x200020  	MOV	#2, W0
0x0DB2	0x09000C  	REPEAT	#12
0x0DB4	0x781FB0  	PUSH	[W0++]
;NodoAcelerometro.c,345 :: 		void int_1() org IVT_ADDR_INT1INTERRUPT {
;NodoAcelerometro.c,347 :: 		INT1IF_bit = 0;                                                            //Limpia la bandera de interrupcion externa INT1
0x0DB6	0x781F8A  	PUSH	W10
0x0DB8	0x781F8B  	PUSH	W11
0x0DBA	0x781F8C  	PUSH	W12
0x0DBC	0x781F8D  	PUSH	W13
0x0DBE	0xA98802  	BCLR	INT1IF_bit, BitPos(INT1IF_bit+0)
;NodoAcelerometro.c,349 :: 		TEST = ~TEST;
0x0DC0	0xAA4E04  	BTG	LATA2_bit, BitPos(LATA2_bit+0)
;NodoAcelerometro.c,350 :: 		horaSistema++;                                                             //Incrementa el reloj del sistema
0x0DC2	0x200011  	MOV	#1, W1
0x0DC4	0x200002  	MOV	#0, W2
0x0DC6	0x226D80  	MOV	#lo_addr(_horaSistema), W0
0x0DC8	0x409810  	ADD	W1, [W0], [W0++]
0x0DCA	0x491010  	ADDC	W2, [W0], [W0--]
;NodoAcelerometro.c,352 :: 		EnviarTramaRS485(1, 1, 10, 2, tramaPrueba);                                //Envia la trama de prueba por RS485
0x0DCC	0xB3C02D  	MOV.B	#2, W13
0x0DCE	0xB3C0AC  	MOV.B	#10, W12
0x0DD0	0xB3C01B  	MOV.B	#1, W11
0x0DD2	0xB3C01A  	MOV.B	#1, W10
0x0DD4	0x210140  	MOV	#lo_addr(_tramaPrueba), W0
0x0DD6	0x781F80  	PUSH	W0
0x0DD8	0x07FF9A  	RCALL	_EnviarTramaRS485
0x0DDA	0xB1002F  	SUB	#2, W15
;NodoAcelerometro.c,354 :: 		if (horaSistema==86400){                                                   //(24*3600)+(0*60)+(0) = 86400
0x0DDC	0x8136C2  	MOV	_horaSistema, W2
0x0DDE	0x8136D3  	MOV	_horaSistema+2, W3
0x0DE0	0x251800  	MOV	#20864, W0
0x0DE2	0x200011  	MOV	#1, W1
0x0DE4	0xE11000  	CP	W2, W0
0x0DE6	0xE19801  	CPB	W3, W1
0x0DE8	0x3A0004  	BRA NZ	L_int_179
L__int_1178:
;NodoAcelerometro.c,355 :: 		horaSistema = 0;                                                        //Reinicia el reloj al llegar a las 24:00:00 horas
0x0DEA	0xEF2000  	CLR	W0
0x0DEC	0xEF2002  	CLR	W1
0x0DEE	0x8936C0  	MOV	W0, _horaSistema
0x0DF0	0x8936D1  	MOV	W1, _horaSistema+2
;NodoAcelerometro.c,356 :: 		}
L_int_179:
;NodoAcelerometro.c,358 :: 		GuardarTramaSD();                                                          //Prueba
0x0DF2	0x07FE3F  	RCALL	_GuardarTramaSD
;NodoAcelerometro.c,364 :: 		}
L_end_int_1:
0x0DF4	0x7806CF  	POP	W13
0x0DF6	0x78064F  	POP	W12
0x0DF8	0x7805CF  	POP	W11
0x0DFA	0x78054F  	POP	W10
0x0DFC	0x2001A0  	MOV	#26, W0
0x0DFE	0x09000C  	REPEAT	#12
0x0E00	0x78104F  	POP	[W0--]
0x0E02	0x78004F  	POP	W0
0x0E04	0xF90036  	POP	RCOUNT
0x0E06	0xF90032  	POP	DSRPAG
0x0E08	0xF90034  	POP	DSWPAG
0x0E0A	0x064000  	RETFIE
; end of _int_1
_EnviarTramaRS485:
0x0D0E	0xFA0000  	LNK	#0
;rs485.c,7 :: 		void EnviarTramaRS485(unsigned short puertoUART, unsigned short direccion, unsigned short numDatos, unsigned short funcion, unsigned char *payload){
; payload start address is: 4 (W2)
0x0D10	0x97B94E  	MOV	[W14-8], W2
;rs485.c,11 :: 		if (puertoUART == 1){
0x0D12	0xE15461  	CP.B	W10, #1
0x0D14	0x3A0023  	BRA NZ	L__EnviarTramaRS485112
L__EnviarTramaRS485151:
;rs485.c,12 :: 		MSRS485 = 1;                                                            //Establece el Max485 en modo escritura
0x0D16	0xA88E15  	BSET	LATB12_bit, BitPos(LATB12_bit+0)
;rs485.c,13 :: 		UART1_Write(0x3A);                                                      //Envia la cabecera de la trama
0x0D18	0x781F8A  	PUSH	W10
0x0D1A	0x2003AA  	MOV	#58, W10
0x0D1C	0x07FD0F  	RCALL	_UART1_Write
;rs485.c,14 :: 		UART1_Write(direccion);                                                 //Envia la direccion del destinatario
0x0D1E	0xFB850B  	ZE	W11, W10
0x0D20	0x07FD0D  	RCALL	_UART1_Write
;rs485.c,15 :: 		UART1_Write(numDatos);                                                  //Envia el numero de datos
0x0D22	0xFB850C  	ZE	W12, W10
0x0D24	0x07FD0B  	RCALL	_UART1_Write
;rs485.c,16 :: 		UART1_Write(funcion);                                                   //Envia el codigo de la funcion
0x0D26	0xFB850D  	ZE	W13, W10
0x0D28	0x07FD09  	RCALL	_UART1_Write
0x0D2A	0x78054F  	POP	W10
;rs485.c,17 :: 		for (iDatos=0;iDatos<numDatos;iDatos++){                                //Envia la carga util de datos
; iDatos start address is: 2 (W1)
0x0D2C	0xEF2002  	CLR	W1
; payload end address is: 4 (W2)
; iDatos end address is: 2 (W1)
L_EnviarTramaRS48519:
; iDatos start address is: 2 (W1)
; payload start address is: 4 (W2)
0x0D2E	0xFB800C  	ZE	W12, W0
0x0D30	0xE10800  	CP	W1, W0
0x0D32	0x310007  	BRA GEU	L_EnviarTramaRS48520
L__EnviarTramaRS485152:
;rs485.c,18 :: 		UART1_Write(payload[iDatos]);
0x0D34	0x410001  	ADD	W2, W1, W0
0x0D36	0x781F8A  	PUSH	W10
0x0D38	0xFB8510  	ZE	[W0], W10
0x0D3A	0x07FD00  	RCALL	_UART1_Write
0x0D3C	0x78054F  	POP	W10
;rs485.c,17 :: 		for (iDatos=0;iDatos<numDatos;iDatos++){                                //Envia la carga util de datos
0x0D3E	0xEC2002  	INC	W1
;rs485.c,19 :: 		}
; iDatos end address is: 2 (W1)
0x0D40	0x37FFF6  	BRA	L_EnviarTramaRS48519
L_EnviarTramaRS48520:
;rs485.c,20 :: 		UART1_Write(0x0D);                                                      //Envia el primer delimitador de final de la trama
0x0D42	0x781F8A  	PUSH	W10
0x0D44	0x2000DA  	MOV	#13, W10
0x0D46	0x07FCFA  	RCALL	_UART1_Write
;rs485.c,21 :: 		UART1_Write(0x0A);                                                      //Envia el segundo delimitador de final de la trama
0x0D48	0x2000AA  	MOV	#10, W10
0x0D4A	0x07FCF8  	RCALL	_UART1_Write
; payload end address is: 4 (W2)
0x0D4C	0x78054F  	POP	W10
0x0D4E	0x780082  	MOV	W2, W1
;rs485.c,22 :: 		while(UART1_Tx_Idle()==0);                                              //Espera hasta que se haya terminado de enviar todo el dato por UART antes de continuar
L_EnviarTramaRS48522:
; payload start address is: 2 (W1)
0x0D50	0x07FC0B  	RCALL	_UART1_Tx_Idle
0x0D52	0xE10060  	CP	W0, #0
0x0D54	0x3A0001  	BRA NZ	L_EnviarTramaRS48523
L__EnviarTramaRS485153:
0x0D56	0x37FFFC  	BRA	L_EnviarTramaRS48522
L_EnviarTramaRS48523:
;rs485.c,23 :: 		MSRS485 = 0;                                                            //Establece el Max485 en modo lectura
0x0D58	0xA98E15  	BCLR	LATB12_bit, BitPos(LATB12_bit+0)
; payload end address is: 2 (W1)
;rs485.c,24 :: 		}
0x0D5A	0x370001  	BRA	L_EnviarTramaRS48518
L__EnviarTramaRS485112:
;rs485.c,11 :: 		if (puertoUART == 1){
0x0D5C	0x780082  	MOV	W2, W1
;rs485.c,24 :: 		}
L_EnviarTramaRS48518:
;rs485.c,26 :: 		if (puertoUART == 2){
; payload start address is: 2 (W1)
0x0D5E	0xE15462  	CP.B	W10, #2
0x0D60	0x3A0021  	BRA NZ	L_EnviarTramaRS48524
L__EnviarTramaRS485154:
;rs485.c,27 :: 		MSRS485 = 1;                                                            //Establece el Max485 en modo escritura
0x0D62	0xA88E15  	BSET	LATB12_bit, BitPos(LATB12_bit+0)
;rs485.c,28 :: 		UART2_Write(0x3A);                                                      //Envia la cabecera de la trama
0x0D64	0x781F8A  	PUSH	W10
0x0D66	0x2003AA  	MOV	#58, W10
0x0D68	0x07FB94  	RCALL	_UART2_Write
;rs485.c,29 :: 		UART2_Write(direccion);                                                 //Envia la direccion del destinatario
0x0D6A	0xFB850B  	ZE	W11, W10
0x0D6C	0x07FB92  	RCALL	_UART2_Write
;rs485.c,30 :: 		UART2_Write(numDatos);                                                  //Envia el numero de datos
0x0D6E	0xFB850C  	ZE	W12, W10
0x0D70	0x07FB90  	RCALL	_UART2_Write
;rs485.c,31 :: 		UART2_Write(funcion);                                                   //Envia el codigo de la funcion
0x0D72	0xFB850D  	ZE	W13, W10
0x0D74	0x07FB8E  	RCALL	_UART2_Write
0x0D76	0x78054F  	POP	W10
;rs485.c,32 :: 		for (iDatos=0;iDatos<numDatos;iDatos++){                                //Envia la carga util de datos
; iDatos start address is: 4 (W2)
0x0D78	0xEF2004  	CLR	W2
; iDatos end address is: 4 (W2)
L_EnviarTramaRS48525:
; iDatos start address is: 4 (W2)
; payload start address is: 2 (W1)
; payload end address is: 2 (W1)
0x0D7A	0xFB800C  	ZE	W12, W0
0x0D7C	0xE11000  	CP	W2, W0
0x0D7E	0x310007  	BRA GEU	L_EnviarTramaRS48526
L__EnviarTramaRS485155:
; payload end address is: 2 (W1)
;rs485.c,33 :: 		UART2_Write(payload[iDatos]);
; payload start address is: 2 (W1)
0x0D80	0x408002  	ADD	W1, W2, W0
0x0D82	0x781F8A  	PUSH	W10
0x0D84	0xFB8510  	ZE	[W0], W10
0x0D86	0x07FB85  	RCALL	_UART2_Write
0x0D88	0x78054F  	POP	W10
;rs485.c,32 :: 		for (iDatos=0;iDatos<numDatos;iDatos++){                                //Envia la carga util de datos
0x0D8A	0xEC2004  	INC	W2
;rs485.c,34 :: 		}
; payload end address is: 2 (W1)
; iDatos end address is: 4 (W2)
0x0D8C	0x37FFF6  	BRA	L_EnviarTramaRS48525
L_EnviarTramaRS48526:
;rs485.c,35 :: 		UART2_Write(0x0D);                                                      //Envia el primer delimitador de final de la trama
0x0D8E	0x781F8A  	PUSH	W10
0x0D90	0x2000DA  	MOV	#13, W10
0x0D92	0x07FB7F  	RCALL	_UART2_Write
;rs485.c,36 :: 		UART2_Write(0x0A);                                                      //Envia el segundo delimitador de final de la trama
0x0D94	0x2000AA  	MOV	#10, W10
0x0D96	0x07FB7D  	RCALL	_UART2_Write
0x0D98	0x78054F  	POP	W10
;rs485.c,37 :: 		while(UART1_Tx_Idle()==0);                                              //Espera hasta que se haya terminado de enviar todo el dato por UART antes de continuar
L_EnviarTramaRS48528:
0x0D9A	0x07FBE6  	RCALL	_UART1_Tx_Idle
0x0D9C	0xE10060  	CP	W0, #0
0x0D9E	0x3A0001  	BRA NZ	L_EnviarTramaRS48529
L__EnviarTramaRS485156:
0x0DA0	0x37FFFC  	BRA	L_EnviarTramaRS48528
L_EnviarTramaRS48529:
;rs485.c,38 :: 		MSRS485 = 0;                                                            //Establece el Max485 en modo lectura
0x0DA2	0xA98E15  	BCLR	LATB12_bit, BitPos(LATB12_bit+0)
;rs485.c,39 :: 		}
L_EnviarTramaRS48524:
;rs485.c,41 :: 		}
L_end_EnviarTramaRS485:
0x0DA4	0xFA8000  	ULNK
0x0DA6	0x060000  	RETURN
; end of _EnviarTramaRS485
_UART1_Write:
0x073C	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,70 :: 		
;__Lib_UART_12_p24_p33.c,71 :: 		
L_UART1_Write0:
0x073E	0xAF0223  	BTSC	U1STA, #8
0x0740	0x370001  	BRA	L_UART1_Write1
0x0742	0x37FFFD  	BRA	L_UART1_Write0
L_UART1_Write1:
;__Lib_UART_12_p24_p33.c,72 :: 		
0x0744	0x88112A  	MOV	W10, U1TXREG
;__Lib_UART_12_p24_p33.c,73 :: 		
L_end_UART1_Write:
0x0746	0xFA8000  	ULNK
0x0748	0x060000  	RETURN
; end of _UART1_Write
_UART1_Tx_Idle:
0x0568	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,139 :: 		
;__Lib_UART_12_p24_p33.c,140 :: 		
0x056A	0xEF2000  	CLR	W0
0x056C	0xAF0223  	BTSC	U1STA, #8
0x056E	0xEC2000  	INC	W0
;__Lib_UART_12_p24_p33.c,141 :: 		
L_end_UART1_Tx_Idle:
0x0570	0xFA8000  	ULNK
0x0572	0x060000  	RETURN
; end of _UART1_Tx_Idle
_UART2_Write:
0x0492	0xFA0000  	LNK	#0
;__Lib_UART_12_p24_p33.c,305 :: 		
;__Lib_UART_12_p24_p33.c,306 :: 		
L_UART2_Write25:
0x0494	0xAF0233  	BTSC	U2STA, #8
0x0496	0x370001  	BRA	L_UART2_Write26
0x0498	0x37FFFD  	BRA	L_UART2_Write25
L_UART2_Write26:
;__Lib_UART_12_p24_p33.c,307 :: 		
0x049A	0x8811AA  	MOV	W10, U2TXREG
;__Lib_UART_12_p24_p33.c,308 :: 		
L_end_UART2_Write:
0x049C	0xFA8000  	ULNK
0x049E	0x060000  	RETURN
; end of _UART2_Write
_GuardarTramaSD:
;NodoAcelerometro.c,306 :: 		void GuardarTramaSD(){
;NodoAcelerometro.c,308 :: 		for (x=0;x<6;x++){
0x0A72	0x781F8A  	PUSH	W10
0x0A74	0x781F8B  	PUSH	W11
0x0A76	0x781F8C  	PUSH	W12
0x0A78	0xEF2000  	CLR	W0
0x0A7A	0x893670  	MOV	W0, _x
L_GuardarTramaSD66:
0x0A7C	0x813670  	MOV	_x, W0
0x0A7E	0xE10066  	CP	W0, #6
0x0A80	0x31000B  	BRA GEU	L_GuardarTramaSD67
L__GuardarTramaSD172:
;NodoAcelerometro.c,309 :: 		bufferSD[x] = cabeceraSD[x];
0x0A82	0x224BD1  	MOV	#lo_addr(_bufferSD), W1
0x0A84	0x226CE0  	MOV	#lo_addr(_x), W0
0x0A86	0x408110  	ADD	W1, [W0], W2
0x0A88	0x210001  	MOV	#lo_addr(_cabeceraSD), W1
0x0A8A	0x226CE0  	MOV	#lo_addr(_x), W0
0x0A8C	0x408010  	ADD	W1, [W0], W0
0x0A8E	0x784910  	MOV.B	[W0], [W2]
;NodoAcelerometro.c,308 :: 		for (x=0;x<6;x++){
0x0A90	0x200011  	MOV	#1, W1
0x0A92	0x226CE0  	MOV	#lo_addr(_x), W0
0x0A94	0x408810  	ADD	W1, [W0], [W0]
;NodoAcelerometro.c,310 :: 		}
0x0A96	0x37FFF2  	BRA	L_GuardarTramaSD66
L_GuardarTramaSD67:
;NodoAcelerometro.c,313 :: 		contadorEjemploSD = 0;
0x0A98	0x210061  	MOV	#lo_addr(_contadorEjemploSD), W1
0x0A9A	0xEF2000  	CLR	W0
0x0A9C	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,314 :: 		for (x=6;x<clusterSizeSD;x++) {
0x0A9E	0x200060  	MOV	#6, W0
0x0AA0	0x893670  	MOV	W0, _x
L_GuardarTramaSD69:
0x0AA2	0x813671  	MOV	_x, W1
0x0AA4	0x202000  	MOV	#512, W0
0x0AA6	0xE10800  	CP	W1, W0
0x0AA8	0x310014  	BRA GEU	L_GuardarTramaSD70
L__GuardarTramaSD173:
;NodoAcelerometro.c,315 :: 		bufferSD[x] = contadorEjemploSD;
0x0AAA	0x224BD1  	MOV	#lo_addr(_bufferSD), W1
0x0AAC	0x226CE0  	MOV	#lo_addr(_x), W0
0x0AAE	0x408090  	ADD	W1, [W0], W1
0x0AB0	0x210060  	MOV	#lo_addr(_contadorEjemploSD), W0
0x0AB2	0x784890  	MOV.B	[W0], [W1]
;NodoAcelerometro.c,317 :: 		contadorEjemploSD ++;
0x0AB4	0xB3C011  	MOV.B	#1, W1
0x0AB6	0x210060  	MOV	#lo_addr(_contadorEjemploSD), W0
0x0AB8	0x40C810  	ADD.B	W1, [W0], [W0]
;NodoAcelerometro.c,318 :: 		if (contadorEjemploSD >= 255){
0x0ABA	0x210060  	MOV	#lo_addr(_contadorEjemploSD), W0
0x0ABC	0x784090  	MOV.B	[W0], W1
0x0ABE	0xB3CFF0  	MOV.B	#255, W0
0x0AC0	0xE10C00  	CP.B	W1, W0
0x0AC2	0x390003  	BRA LTU	L_GuardarTramaSD72
L__GuardarTramaSD174:
;NodoAcelerometro.c,319 :: 		contadorEjemploSD = 0;
0x0AC4	0x210061  	MOV	#lo_addr(_contadorEjemploSD), W1
0x0AC6	0xEF2000  	CLR	W0
0x0AC8	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,320 :: 		}
L_GuardarTramaSD72:
;NodoAcelerometro.c,314 :: 		for (x=6;x<clusterSizeSD;x++) {
0x0ACA	0x200011  	MOV	#1, W1
0x0ACC	0x226CE0  	MOV	#lo_addr(_x), W0
0x0ACE	0x408810  	ADD	W1, [W0], [W0]
;NodoAcelerometro.c,321 :: 		}
0x0AD0	0x37FFE8  	BRA	L_GuardarTramaSD69
L_GuardarTramaSD70:
;NodoAcelerometro.c,324 :: 		for (x=0;x<5;x++){
0x0AD2	0xEF2000  	CLR	W0
0x0AD4	0x893670  	MOV	W0, _x
L_GuardarTramaSD73:
0x0AD6	0x813670  	MOV	_x, W0
0x0AD8	0xE10065  	CP	W0, #5
0x0ADA	0x310013  	BRA GEU	L_GuardarTramaSD74
L__GuardarTramaSD175:
;NodoAcelerometro.c,325 :: 		resultSD = SD_Write_Block(bufferSD,sectorSD);
0x0ADC	0x80808B  	MOV	_sectorSD, W11
0x0ADE	0x80809C  	MOV	_sectorSD+2, W12
0x0AE0	0x224BDA  	MOV	#lo_addr(_bufferSD), W10
0x0AE2	0x07FCDE  	RCALL	_SD_Write_Block
0x0AE4	0x224BC1  	MOV	#lo_addr(_resultSD), W1
0x0AE6	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,326 :: 		if (resultSD == DATA_ACCEPTED){
0x0AE8	0xE10476  	CP.B	W0, #22
0x0AEA	0x3A0002  	BRA NZ	L_GuardarTramaSD76
L__GuardarTramaSD176:
;NodoAcelerometro.c,327 :: 		TEST = ~TEST;
0x0AEC	0xAA4E04  	BTG	LATA2_bit, BitPos(LATA2_bit+0)
;NodoAcelerometro.c,328 :: 		break;
0x0AEE	0x370009  	BRA	L_GuardarTramaSD74
;NodoAcelerometro.c,329 :: 		}
L_GuardarTramaSD76:
;NodoAcelerometro.c,330 :: 		Delay_us(10);
0x0AF0	0x200507  	MOV	#80, W7
L_GuardarTramaSD77:
0x0AF2	0xED200E  	DEC	W7
0x0AF4	0x3AFFFE  	BRA NZ	L_GuardarTramaSD77
0x0AF6	0x000000  	NOP
0x0AF8	0x000000  	NOP
;NodoAcelerometro.c,324 :: 		for (x=0;x<5;x++){
0x0AFA	0x200011  	MOV	#1, W1
0x0AFC	0x226CE0  	MOV	#lo_addr(_x), W0
0x0AFE	0x408810  	ADD	W1, [W0], [W0]
;NodoAcelerometro.c,331 :: 		}
0x0B00	0x37FFEA  	BRA	L_GuardarTramaSD73
L_GuardarTramaSD74:
;NodoAcelerometro.c,334 :: 		sectorSD++;
0x0B02	0x200011  	MOV	#1, W1
0x0B04	0x200002  	MOV	#0, W2
0x0B06	0x210100  	MOV	#lo_addr(_sectorSD), W0
0x0B08	0x409810  	ADD	W1, [W0], [W0++]
0x0B0A	0x491010  	ADDC	W2, [W0], [W0--]
;NodoAcelerometro.c,335 :: 		}
L_end_GuardarTramaSD:
0x0B0C	0x78064F  	POP	W12
0x0B0E	0x7805CF  	POP	W11
0x0B10	0x78054F  	POP	W10
0x0B12	0x060000  	RETURN
; end of _GuardarTramaSD
_SD_Write_Block:
;sdcard.c,139 :: 		unsigned char SD_Write_Block(unsigned char *Buffer, unsigned long Address){
;sdcard.c,144 :: 		Select_SD();
0x04A0	0x781F8D  	PUSH	W13
0x04A2	0x07FF5A  	RCALL	_Select_SD
;sdcard.c,146 :: 		if(ccs == 0x02) Address<<=9;        // Address * 512 for SDSC cards
0x04A4	0x210220  	MOV	#lo_addr(_ccs), W0
0x04A6	0x784010  	MOV.B	[W0], W0
0x04A8	0xE10462  	CP.B	W0, #2
0x04AA	0x3A0006  	BRA NZ	L_SD_Write_Block11
L__SD_Write_Block87:
0x04AC	0xDD60C9  	SL	W12, #9, W1
0x04AE	0xDE5847  	LSR	W11, #7, W0
0x04B0	0x700081  	IOR	W0, W1, W1
0x04B2	0xDD5849  	SL	W11, #9, W0
0x04B4	0x780580  	MOV	W0, W11
0x04B6	0x780601  	MOV	W1, W12
L_SD_Write_Block11:
;sdcard.c,147 :: 		if(SD_Ready() == 0) return SD_NOT_READY;
0x04B8	0x781F8B  	PUSH	W11
0x04BA	0x781F8C  	PUSH	W12
0x04BC	0x781F8A  	PUSH	W10
0x04BE	0x07FEFA  	RCALL	_SD_Ready
0x04C0	0x78054F  	POP	W10
0x04C2	0x78064F  	POP	W12
0x04C4	0x7805CF  	POP	W11
0x04C6	0xE10460  	CP.B	W0, #0
0x04C8	0x3A0002  	BRA NZ	L_SD_Write_Block12
L__SD_Write_Block88:
0x04CA	0xB3C110  	MOV.B	#17, W0
0x04CC	0x37004B  	BRA	L_end_SD_Write_Block
L_SD_Write_Block12:
;sdcard.c,148 :: 		SD_Send_Command(WRITE_BLOCK,Address,0xFF);
0x04CE	0x781F8A  	PUSH	W10
0x04D0	0xB3CFFD  	MOV.B	#255, W13
0x04D2	0xB3C18A  	MOV.B	#24, W10
0x04D4	0x07FF44  	RCALL	_SD_Send_Command
;sdcard.c,149 :: 		temp = R1_Response();
0x04D6	0x07FF39  	RCALL	_R1_Response
0x04D8	0x78054F  	POP	W10
; temp start address is: 2 (W1)
0x04DA	0x784080  	MOV.B	W0, W1
;sdcard.c,150 :: 		if(temp != 0x00) return temp;
0x04DC	0xE10460  	CP.B	W0, #0
0x04DE	0x320002  	BRA Z	L_SD_Write_Block13
L__SD_Write_Block89:
0x04E0	0x784001  	MOV.B	W1, W0
; temp end address is: 2 (W1)
0x04E2	0x370040  	BRA	L_end_SD_Write_Block
L_SD_Write_Block13:
;sdcard.c,151 :: 		temp = SPISD_Write(0xFE);    // Send Start Block Token;
0x04E4	0x781F8A  	PUSH	W10
0x04E6	0xB3CFEA  	MOV.B	#254, W10
0x04E8	0x07FEA2  	RCALL	_SPISD_Write
0x04EA	0x78054F  	POP	W10
;sdcard.c,152 :: 		for(i = 0; i < 512; i++){
; i start address is: 2 (W1)
0x04EC	0xEF2002  	CLR	W1
; i end address is: 2 (W1)
L_SD_Write_Block14:
; i start address is: 2 (W1)
0x04EE	0x202000  	MOV	#512, W0
0x04F0	0xE10800  	CP	W1, W0
0x04F2	0x31000D  	BRA GEU	L_SD_Write_Block15
L__SD_Write_Block90:
;sdcard.c,153 :: 		temp = SPISD_Write(Buffer[i]);
0x04F4	0x450001  	ADD	W10, W1, W0
0x04F6	0x781F81  	PUSH	W1
0x04F8	0x781F8B  	PUSH	W11
0x04FA	0x781F8C  	PUSH	W12
0x04FC	0x781F8A  	PUSH	W10
0x04FE	0x784510  	MOV.B	[W0], W10
0x0500	0x07FE96  	RCALL	_SPISD_Write
0x0502	0x78054F  	POP	W10
0x0504	0x78064F  	POP	W12
0x0506	0x7805CF  	POP	W11
0x0508	0x7800CF  	POP	W1
;sdcard.c,152 :: 		for(i = 0; i < 512; i++){
0x050A	0xEC2002  	INC	W1
;sdcard.c,154 :: 		}
; i end address is: 2 (W1)
0x050C	0x37FFF0  	BRA	L_SD_Write_Block14
L_SD_Write_Block15:
;sdcard.c,155 :: 		temp = SPISD_Write(0xFF);        // Send dummy 16bits CRC
0x050E	0x781F8B  	PUSH	W11
0x0510	0x781F8C  	PUSH	W12
0x0512	0x781F8A  	PUSH	W10
0x0514	0xB3CFFA  	MOV.B	#255, W10
0x0516	0x07FE8B  	RCALL	_SPISD_Write
;sdcard.c,156 :: 		temp = SPISD_Write(0xFF);
0x0518	0xB3CFFA  	MOV.B	#255, W10
0x051A	0x07FE89  	RCALL	_SPISD_Write
;sdcard.c,157 :: 		temp = SPISD_Write(0xFF); // Read Response token (xxx0:status(3b):1)
0x051C	0xB3CFFA  	MOV.B	#255, W10
0x051E	0x07FE87  	RCALL	_SPISD_Write
0x0520	0x78054F  	POP	W10
0x0522	0x78064F  	POP	W12
0x0524	0x7805CF  	POP	W11
;sdcard.c,158 :: 		temp = (temp&0x0E)>>1;
0x0526	0xFB8000  	ZE	W0, W0
0x0528	0x60006E  	AND	W0, #14, W0
0x052A	0xDE8041  	ASR	W0, #1, W0
; temp start address is: 2 (W1)
0x052C	0x784080  	MOV.B	W0, W1
;sdcard.c,159 :: 		if(SD_Ready() == 0) return SD_NOT_READY;
0x052E	0x781F81  	PUSH	W1
0x0530	0x781F8B  	PUSH	W11
0x0532	0x781F8C  	PUSH	W12
0x0534	0x781F8A  	PUSH	W10
0x0536	0x07FEBE  	RCALL	_SD_Ready
0x0538	0x78054F  	POP	W10
0x053A	0x78064F  	POP	W12
0x053C	0x7805CF  	POP	W11
0x053E	0x7800CF  	POP	W1
0x0540	0xE10460  	CP.B	W0, #0
0x0542	0x3A0002  	BRA NZ	L_SD_Write_Block17
L__SD_Write_Block91:
; temp end address is: 2 (W1)
0x0544	0xB3C110  	MOV.B	#17, W0
0x0546	0x37000E  	BRA	L_end_SD_Write_Block
L_SD_Write_Block17:
;sdcard.c,162 :: 		Release_SD();
; temp start address is: 2 (W1)
0x0548	0x07FEB2  	RCALL	_Release_SD
;sdcard.c,163 :: 		if(temp == 0x02) return DATA_ACCEPTED;
0x054A	0xE10C62  	CP.B	W1, #2
0x054C	0x3A0002  	BRA NZ	L_SD_Write_Block18
L__SD_Write_Block92:
; temp end address is: 2 (W1)
0x054E	0xB3C160  	MOV.B	#22, W0
0x0550	0x370009  	BRA	L_end_SD_Write_Block
L_SD_Write_Block18:
;sdcard.c,164 :: 		else if(temp == 0x05) return DATA_REJECTED_CRC_ERROR;
; temp start address is: 2 (W1)
0x0552	0xE10C65  	CP.B	W1, #5
0x0554	0x3A0002  	BRA NZ	L_SD_Write_Block20
L__SD_Write_Block93:
; temp end address is: 2 (W1)
0x0556	0xB3C170  	MOV.B	#23, W0
0x0558	0x370005  	BRA	L_end_SD_Write_Block
L_SD_Write_Block20:
;sdcard.c,165 :: 		else if(temp == 0x06) return DATA_REJECTED_WR_ERROR;
; temp start address is: 2 (W1)
0x055A	0xE10C66  	CP.B	W1, #6
0x055C	0x3A0002  	BRA NZ	L_SD_Write_Block22
L__SD_Write_Block94:
; temp end address is: 2 (W1)
0x055E	0xB3C180  	MOV.B	#24, W0
0x0560	0x370001  	BRA	L_end_SD_Write_Block
L_SD_Write_Block22:
;sdcard.c,166 :: 		else return ERROR;
0x0562	0xB3C0A0  	MOV.B	#10, W0
;sdcard.c,167 :: 		}
;sdcard.c,166 :: 		else return ERROR;
;sdcard.c,167 :: 		}
L_end_SD_Write_Block:
0x0564	0x7806CF  	POP	W13
0x0566	0x060000  	RETURN
; end of _SD_Write_Block
_urx_1:
0x105E	0xF80034  	PUSH	DSWPAG
0x1060	0xF80032  	PUSH	DSRPAG
0x1062	0xF80036  	PUSH	RCOUNT
0x1064	0x781F80  	PUSH	W0
0x1066	0x200020  	MOV	#2, W0
0x1068	0x09000C  	REPEAT	#12
0x106A	0x781FB0  	PUSH	[W0++]
;NodoAcelerometro.c,410 :: 		void urx_1() org  IVT_ADDR_U1RXINTERRUPT {
;NodoAcelerometro.c,413 :: 		U1RXIF_bit = 0;                                                            //Limpia la bandera de interrupcion por UART
0x106C	0xA96801  	BCLR	U1RXIF_bit, BitPos(U1RXIF_bit+0)
;NodoAcelerometro.c,414 :: 		byteUART = U1RXREG;
0x106E	0x226E51  	MOV	#lo_addr(_byteUART), W1
0x1070	0xBFC226  	MOV.B	U1RXREG, WREG
0x1072	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,415 :: 		OERR_bit = 0;                                                              //Limpia este bit para limpiar el FIFO UART
0x1074	0xA92222  	BCLR	OERR_bit, BitPos(OERR_bit+0)
;NodoAcelerometro.c,418 :: 		if (banUTI==2){
0x1076	0x226D40  	MOV	#lo_addr(_banUTI), W0
0x1078	0x784010  	MOV.B	[W0], W0
0x107A	0xE10462  	CP.B	W0, #2
0x107C	0x3A0013  	BRA NZ	L_urx_194
L__urx_1187:
;NodoAcelerometro.c,419 :: 		if (i_uart<numDatosPyload){
0x107E	0x813641  	MOV	_i_uart, W1
0x1080	0x226E00  	MOV	#lo_addr(_numDatosPyload), W0
0x1082	0xE10810  	CP	W1, [W0]
0x1084	0x310009  	BRA GEU	L_urx_195
L__urx_1188:
;NodoAcelerometro.c,420 :: 		tramaPyloadUART[i_uart] = byteUART;
0x1086	0x21AE01  	MOV	#lo_addr(_tramaPyloadUART), W1
0x1088	0x226C80  	MOV	#lo_addr(_i_uart), W0
0x108A	0x408090  	ADD	W1, [W0], W1
0x108C	0x226E50  	MOV	#lo_addr(_byteUART), W0
0x108E	0x784890  	MOV.B	[W0], [W1]
;NodoAcelerometro.c,421 :: 		i_uart++;
0x1090	0x200011  	MOV	#1, W1
0x1092	0x226C80  	MOV	#lo_addr(_i_uart), W0
0x1094	0x408810  	ADD	W1, [W0], [W0]
;NodoAcelerometro.c,422 :: 		} else {
0x1096	0x370006  	BRA	L_urx_196
L_urx_195:
;NodoAcelerometro.c,423 :: 		banUTI = 0;                                                          //Limpia la bandera de inicio de trama
0x1098	0x226D41  	MOV	#lo_addr(_banUTI), W1
0x109A	0xEF2000  	CLR	W0
0x109C	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,424 :: 		banUTC = 1;                                                          //Activa la bandera de trama completa
0x109E	0x226D51  	MOV	#lo_addr(_banUTC), W1
0x10A0	0xB3C010  	MOV.B	#1, W0
0x10A2	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,425 :: 		}
L_urx_196:
;NodoAcelerometro.c,426 :: 		}
L_urx_194:
;NodoAcelerometro.c,429 :: 		if ((banUTI==0)&&(banUTC==0)){
0x10A4	0x226D40  	MOV	#lo_addr(_banUTI), W0
0x10A6	0x784010  	MOV.B	[W0], W0
0x10A8	0xE10460  	CP.B	W0, #0
0x10AA	0x3A000E  	BRA NZ	L__urx_1126
L__urx_1189:
0x10AC	0x226D50  	MOV	#lo_addr(_banUTC), W0
0x10AE	0x784010  	MOV.B	[W0], W0
0x10B0	0xE10460  	CP.B	W0, #0
0x10B2	0x3A000A  	BRA NZ	L__urx_1125
L__urx_1190:
L__urx_1124:
;NodoAcelerometro.c,430 :: 		if (byteUART==0x3A){                                                    //Verifica si el primer byte recibido sea la cabecera de trama
0x10B4	0x226E50  	MOV	#lo_addr(_byteUART), W0
0x10B6	0x784090  	MOV.B	[W0], W1
0x10B8	0xB3C3A0  	MOV.B	#58, W0
0x10BA	0xE10C00  	CP.B	W1, W0
0x10BC	0x3A0005  	BRA NZ	L_urx_1100
L__urx_1191:
;NodoAcelerometro.c,431 :: 		banUTI = 1;
0x10BE	0x226D41  	MOV	#lo_addr(_banUTI), W1
0x10C0	0xB3C010  	MOV.B	#1, W0
0x10C2	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,432 :: 		i_uart = 0;
0x10C4	0xEF2000  	CLR	W0
0x10C6	0x893640  	MOV	W0, _i_uart
;NodoAcelerometro.c,433 :: 		}
L_urx_1100:
;NodoAcelerometro.c,429 :: 		if ((banUTI==0)&&(banUTC==0)){
L__urx_1126:
L__urx_1125:
;NodoAcelerometro.c,435 :: 		if ((banUTI==1)&&(i_uart<4)){
0x10C8	0x226D40  	MOV	#lo_addr(_banUTI), W0
0x10CA	0x784010  	MOV.B	[W0], W0
0x10CC	0xE10461  	CP.B	W0, #1
0x10CE	0x3A000B  	BRA NZ	L__urx_1128
L__urx_1192:
0x10D0	0x813640  	MOV	_i_uart, W0
0x10D2	0xE10064  	CP	W0, #4
0x10D4	0x310008  	BRA GEU	L__urx_1127
L__urx_1193:
L__urx_1123:
;NodoAcelerometro.c,436 :: 		tramaCabeceraUART[i_uart] = byteUART;                                   //Recupera los datos de cabecera de la trama UART
0x10D6	0x224AA1  	MOV	#lo_addr(_tramaCabeceraUART), W1
0x10D8	0x226C80  	MOV	#lo_addr(_i_uart), W0
0x10DA	0x408090  	ADD	W1, [W0], W1
0x10DC	0x226E50  	MOV	#lo_addr(_byteUART), W0
0x10DE	0x784890  	MOV.B	[W0], [W1]
;NodoAcelerometro.c,437 :: 		i_uart++;
0x10E0	0x200011  	MOV	#1, W1
0x10E2	0x226C80  	MOV	#lo_addr(_i_uart), W0
0x10E4	0x408810  	ADD	W1, [W0], [W0]
;NodoAcelerometro.c,435 :: 		if ((banUTI==1)&&(i_uart<4)){
L__urx_1128:
L__urx_1127:
;NodoAcelerometro.c,439 :: 		if ((banUTI==1)&&(i_uart==4)){
0x10E6	0x226D40  	MOV	#lo_addr(_banUTI), W0
0x10E8	0x784010  	MOV.B	[W0], W0
0x10EA	0xE10461  	CP.B	W0, #1
0x10EC	0x3A000B  	BRA NZ	L__urx_1130
L__urx_1194:
0x10EE	0x813640  	MOV	_i_uart, W0
0x10F0	0xE10064  	CP	W0, #4
0x10F2	0x3A0008  	BRA NZ	L__urx_1129
L__urx_1195:
L__urx_1122:
;NodoAcelerometro.c,440 :: 		numDatosPyload = tramaCabeceraUART[2];
0x10F4	0x224AC0  	MOV	#lo_addr(_tramaCabeceraUART+2), W0
0x10F6	0xFB8010  	ZE	[W0], W0
0x10F8	0x893700  	MOV	W0, _numDatosPyload
;NodoAcelerometro.c,441 :: 		banUTI = 2;
0x10FA	0x226D41  	MOV	#lo_addr(_banUTI), W1
0x10FC	0xB3C020  	MOV.B	#2, W0
0x10FE	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,442 :: 		i_uart = 0;
0x1100	0xEF2000  	CLR	W0
0x1102	0x893640  	MOV	W0, _i_uart
;NodoAcelerometro.c,439 :: 		if ((banUTI==1)&&(i_uart==4)){
L__urx_1130:
L__urx_1129:
;NodoAcelerometro.c,446 :: 		if (banUTC==1){
0x1104	0x226D50  	MOV	#lo_addr(_banUTC), W0
0x1106	0x784010  	MOV.B	[W0], W0
0x1108	0xE10461  	CP.B	W0, #1
0x110A	0x3A0023  	BRA NZ	L_urx_1107
L__urx_1196:
;NodoAcelerometro.c,449 :: 		for (x=0;x<6;x++) {
0x110C	0xEF2000  	CLR	W0
0x110E	0x893670  	MOV	W0, _x
L_urx_1108:
0x1110	0x813670  	MOV	_x, W0
0x1112	0xE10066  	CP	W0, #6
0x1114	0x310018  	BRA GEU	L_urx_1109
L__urx_1197:
;NodoAcelerometro.c,450 :: 		tiempo[x] = tramaPyloadUART[x];                                    //LLeno la trama tiempo con el payload de la trama recuperada
0x1116	0x224AE1  	MOV	#lo_addr(_tiempo), W1
0x1118	0x226CE0  	MOV	#lo_addr(_x), W0
0x111A	0x408110  	ADD	W1, [W0], W2
0x111C	0x21AE01  	MOV	#lo_addr(_tramaPyloadUART), W1
0x111E	0x226CE0  	MOV	#lo_addr(_x), W0
0x1120	0x408010  	ADD	W1, [W0], W0
0x1122	0x784910  	MOV.B	[W0], [W2]
;NodoAcelerometro.c,451 :: 		if (tiempo[x]<59){
0x1124	0x224AE1  	MOV	#lo_addr(_tiempo), W1
0x1126	0x226CE0  	MOV	#lo_addr(_x), W0
0x1128	0x408010  	ADD	W1, [W0], W0
0x112A	0x784090  	MOV.B	[W0], W1
0x112C	0xB3C3B0  	MOV.B	#59, W0
0x112E	0xE10C00  	CP.B	W1, W0
0x1130	0x310006  	BRA GEU	L_urx_1111
L__urx_1198:
;NodoAcelerometro.c,452 :: 		tiempo[x] = tiempo[x]+1;                                        //prueba para distinguir los datos
0x1132	0x224AE1  	MOV	#lo_addr(_tiempo), W1
0x1134	0x226CE0  	MOV	#lo_addr(_x), W0
0x1136	0x408090  	ADD	W1, [W0], W1
0x1138	0xFB8011  	ZE	[W1], W0
0x113A	0xEC2000  	INC	W0
0x113C	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,453 :: 		}
L_urx_1111:
;NodoAcelerometro.c,449 :: 		for (x=0;x<6;x++) {
0x113E	0x200011  	MOV	#1, W1
0x1140	0x226CE0  	MOV	#lo_addr(_x), W0
0x1142	0x408810  	ADD	W1, [W0], [W0]
;NodoAcelerometro.c,454 :: 		}
0x1144	0x37FFE5  	BRA	L_urx_1108
L_urx_1109:
;NodoAcelerometro.c,455 :: 		banSetReloj=1;                                                         //Activa la bandera para enviar la hora a la RPI por SPI
0x1146	0x226D31  	MOV	#lo_addr(_banSetReloj), W1
0x1148	0xB3C010  	MOV.B	#1, W0
0x114A	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,459 :: 		banUTC = 0;
0x114C	0x226D51  	MOV	#lo_addr(_banUTC), W1
0x114E	0xEF2000  	CLR	W0
0x1150	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,460 :: 		}
L_urx_1107:
;NodoAcelerometro.c,462 :: 		}
L_end_urx_1:
0x1152	0x2001A0  	MOV	#26, W0
0x1154	0x09000C  	REPEAT	#12
0x1156	0x78104F  	POP	[W0--]
0x1158	0x78004F  	POP	W0
0x115A	0xF90036  	POP	RCOUNT
0x115C	0xF90032  	POP	DSRPAG
0x115E	0xF90034  	POP	DSWPAG
0x1160	0x064000  	RETFIE
; end of _urx_1
_Timer1Int:
0x0E0C	0xF80034  	PUSH	DSWPAG
0x0E0E	0xF80032  	PUSH	DSRPAG
0x0E10	0xF80036  	PUSH	RCOUNT
0x0E12	0x781F80  	PUSH	W0
0x0E14	0x200020  	MOV	#2, W0
0x0E16	0x09000C  	REPEAT	#12
0x0E18	0x781FB0  	PUSH	[W0++]
;NodoAcelerometro.c,369 :: 		void Timer1Int() org IVT_ADDR_T1INTERRUPT{
;NodoAcelerometro.c,371 :: 		T1IF_bit = 0;                                                              //Limpia la bandera de interrupcion por desbordamiento del Timer1
0x0E1A	0x781F8A  	PUSH	W10
0x0E1C	0xA96800  	BCLR	T1IF_bit, BitPos(T1IF_bit+0)
;NodoAcelerometro.c,373 :: 		numFIFO = ADXL355_read_byte(FIFO_ENTRIES); //75                            //Lee el numero de muestras disponibles en el FIFO
0x0E1E	0xB3C05A  	MOV.B	#5, W10
0x0E20	0x07FE1B  	RCALL	_ADXL355_read_byte
0x0E22	0x226DE1  	MOV	#lo_addr(_numFIFO), W1
0x0E24	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,374 :: 		numSetsFIFO = (numFIFO)/3;                 //25                            //Lee el numero de sets disponibles en el FIFO
0x0E26	0xFB8000  	ZE	W0, W0
0x0E28	0x200032  	MOV	#3, W2
0x0E2A	0x090011  	REPEAT	#17
0x0E2C	0xD80002  	DIV.S	W0, W2
0x0E2E	0x780080  	MOV	W0, W1
0x0E30	0x226DF0  	MOV	#lo_addr(_numSetsFIFO), W0
0x0E32	0x784801  	MOV.B	W1, [W0]
;NodoAcelerometro.c,377 :: 		for (x=0;x<numSetsFIFO;x++){
0x0E34	0xEF2000  	CLR	W0
0x0E36	0x893670  	MOV	W0, _x
L_Timer1Int80:
0x0E38	0x226DF0  	MOV	#lo_addr(_numSetsFIFO), W0
0x0E3A	0xFB8090  	ZE	[W0], W1
0x0E3C	0x226CE0  	MOV	#lo_addr(_x), W0
0x0E3E	0xE10810  	CP	W1, [W0]
0x0E40	0x36001A  	BRA LEU	L_Timer1Int81
L__Timer1Int180:
;NodoAcelerometro.c,378 :: 		ADXL355_read_FIFO(datosLeidos);                                        //Lee una sola posicion del FIFO
0x0E42	0x21007A  	MOV	#lo_addr(_datosLeidos), W10
0x0E44	0x07FDB3  	RCALL	_ADXL355_read_FIFO
;NodoAcelerometro.c,379 :: 		for (y=0;y<9;y++){
0x0E46	0xEF2000  	CLR	W0
0x0E48	0x893620  	MOV	W0, _y
L_Timer1Int83:
0x0E4A	0x813620  	MOV	_y, W0
0x0E4C	0xE10069  	CP	W0, #9
0x0E4E	0x31000F  	BRA GEU	L_Timer1Int84
L__Timer1Int181:
;NodoAcelerometro.c,380 :: 		datosFIFO[y+(x*9)] = datosLeidos[y];                               //LLena la trama datosFIFO
0x0E50	0x813671  	MOV	_x, W1
0x0E52	0x200090  	MOV	#9, W0
0x0E54	0xB80900  	MUL.UU	W1, W0, W2
0x0E56	0x226C40  	MOV	#lo_addr(_y), W0
0x0E58	0x410090  	ADD	W2, [W0], W1
0x0E5A	0x210230  	MOV	#lo_addr(_datosFIFO), W0
0x0E5C	0x400101  	ADD	W0, W1, W2
0x0E5E	0x210071  	MOV	#lo_addr(_datosLeidos), W1
0x0E60	0x226C40  	MOV	#lo_addr(_y), W0
0x0E62	0x408010  	ADD	W1, [W0], W0
0x0E64	0x784910  	MOV.B	[W0], [W2]
;NodoAcelerometro.c,379 :: 		for (y=0;y<9;y++){
0x0E66	0x200011  	MOV	#1, W1
0x0E68	0x226C40  	MOV	#lo_addr(_y), W0
0x0E6A	0x408810  	ADD	W1, [W0], [W0]
;NodoAcelerometro.c,381 :: 		}
0x0E6C	0x37FFEE  	BRA	L_Timer1Int83
L_Timer1Int84:
;NodoAcelerometro.c,377 :: 		for (x=0;x<numSetsFIFO;x++){
0x0E6E	0x200011  	MOV	#1, W1
0x0E70	0x226CE0  	MOV	#lo_addr(_x), W0
0x0E72	0x408810  	ADD	W1, [W0], [W0]
;NodoAcelerometro.c,382 :: 		}
0x0E74	0x37FFE1  	BRA	L_Timer1Int80
L_Timer1Int81:
;NodoAcelerometro.c,385 :: 		for (x=0;x<(numSetsFIFO*9);x++){      //0-224
0x0E76	0xEF2000  	CLR	W0
0x0E78	0x893670  	MOV	W0, _x
L_Timer1Int86:
0x0E7A	0x226DF0  	MOV	#lo_addr(_numSetsFIFO), W0
0x0E7C	0xFB8090  	ZE	[W0], W1
0x0E7E	0x200090  	MOV	#9, W0
0x0E80	0xB98900  	MUL.SS	W1, W0, W2
0x0E82	0x226CE0  	MOV	#lo_addr(_x), W0
0x0E84	0xE11010  	CP	W2, [W0]
0x0E86	0x360036  	BRA LEU	L_Timer1Int87
L__Timer1Int182:
;NodoAcelerometro.c,386 :: 		if ((x==0)||(x%9==0)){
0x0E88	0x813670  	MOV	_x, W0
0x0E8A	0xE10060  	CP	W0, #0
0x0E8C	0x320008  	BRA Z	L__Timer1Int121
L__Timer1Int183:
0x0E8E	0x813670  	MOV	_x, W0
0x0E90	0x200092  	MOV	#9, W2
0x0E92	0x090011  	REPEAT	#17
0x0E94	0xD88002  	DIV.U	W0, W2
0x0E96	0x780001  	MOV	W1, W0
0x0E98	0xE10060  	CP	W0, #0
0x0E9A	0x320001  	BRA Z	L__Timer1Int120
L__Timer1Int184:
0x0E9C	0x37001B  	BRA	L_Timer1Int91
L__Timer1Int121:
L__Timer1Int120:
;NodoAcelerometro.c,387 :: 		tramaCompleta[contFIFO+contMuestras+x] = contMuestras;
0x0E9E	0x226E20  	MOV	#lo_addr(_contMuestras), W0
0x0EA0	0xFB8090  	ZE	[W0], W1
0x0EA2	0x226DC0  	MOV	#lo_addr(_contFIFO), W0
0x0EA4	0x408090  	ADD	W1, [W0], W1
0x0EA6	0x226CE0  	MOV	#lo_addr(_x), W0
0x0EA8	0x408090  	ADD	W1, [W0], W1
0x0EAA	0x211160  	MOV	#lo_addr(_tramaCompleta), W0
0x0EAC	0x400081  	ADD	W0, W1, W1
0x0EAE	0x226E20  	MOV	#lo_addr(_contMuestras), W0
0x0EB0	0x784890  	MOV.B	[W0], [W1]
;NodoAcelerometro.c,388 :: 		tramaCompleta[contFIFO+contMuestras+x+1] = datosFIFO[x];
0x0EB2	0x226E20  	MOV	#lo_addr(_contMuestras), W0
0x0EB4	0xFB8090  	ZE	[W0], W1
0x0EB6	0x226DC0  	MOV	#lo_addr(_contFIFO), W0
0x0EB8	0x408090  	ADD	W1, [W0], W1
0x0EBA	0x226CE0  	MOV	#lo_addr(_x), W0
0x0EBC	0x408010  	ADD	W1, [W0], W0
0x0EBE	0x4000E1  	ADD	W0, #1, W1
0x0EC0	0x211160  	MOV	#lo_addr(_tramaCompleta), W0
0x0EC2	0x400101  	ADD	W0, W1, W2
0x0EC4	0x210231  	MOV	#lo_addr(_datosFIFO), W1
0x0EC6	0x226CE0  	MOV	#lo_addr(_x), W0
0x0EC8	0x408010  	ADD	W1, [W0], W0
0x0ECA	0x784910  	MOV.B	[W0], [W2]
;NodoAcelerometro.c,389 :: 		contMuestras++;
0x0ECC	0xB3C011  	MOV.B	#1, W1
0x0ECE	0x226E20  	MOV	#lo_addr(_contMuestras), W0
0x0ED0	0x40C810  	ADD.B	W1, [W0], [W0]
;NodoAcelerometro.c,390 :: 		} else {
0x0ED2	0x37000C  	BRA	L_Timer1Int92
L_Timer1Int91:
;NodoAcelerometro.c,391 :: 		tramaCompleta[contFIFO+contMuestras+x] = datosFIFO[x];
0x0ED4	0x226E20  	MOV	#lo_addr(_contMuestras), W0
0x0ED6	0xFB8090  	ZE	[W0], W1
0x0ED8	0x226DC0  	MOV	#lo_addr(_contFIFO), W0
0x0EDA	0x408090  	ADD	W1, [W0], W1
0x0EDC	0x226CE0  	MOV	#lo_addr(_x), W0
0x0EDE	0x408090  	ADD	W1, [W0], W1
0x0EE0	0x211160  	MOV	#lo_addr(_tramaCompleta), W0
0x0EE2	0x400101  	ADD	W0, W1, W2
0x0EE4	0x210231  	MOV	#lo_addr(_datosFIFO), W1
0x0EE6	0x226CE0  	MOV	#lo_addr(_x), W0
0x0EE8	0x408010  	ADD	W1, [W0], W0
0x0EEA	0x784910  	MOV.B	[W0], [W2]
;NodoAcelerometro.c,392 :: 		}
L_Timer1Int92:
;NodoAcelerometro.c,385 :: 		for (x=0;x<(numSetsFIFO*9);x++){      //0-224
0x0EEC	0x200011  	MOV	#1, W1
0x0EEE	0x226CE0  	MOV	#lo_addr(_x), W0
0x0EF0	0x408810  	ADD	W1, [W0], [W0]
;NodoAcelerometro.c,393 :: 		}
0x0EF2	0x37FFC3  	BRA	L_Timer1Int86
L_Timer1Int87:
;NodoAcelerometro.c,395 :: 		contFIFO = (contMuestras*9);                                               //Incrementa el contador de FIFOs
0x0EF4	0x226E20  	MOV	#lo_addr(_contMuestras), W0
0x0EF6	0xFB8090  	ZE	[W0], W1
0x0EF8	0x200090  	MOV	#9, W0
0x0EFA	0xB98800  	MUL.SS	W1, W0, W0
0x0EFC	0x8936E0  	MOV	W0, _contFIFO
;NodoAcelerometro.c,397 :: 		contTimer1++;                                                              //Incrementa una unidad cada vez que entra a la interrupcion por Timer1
0x0EFE	0xB3C011  	MOV.B	#1, W1
0x0F00	0x226E40  	MOV	#lo_addr(_contTimer1), W0
0x0F02	0x40C810  	ADD.B	W1, [W0], [W0]
;NodoAcelerometro.c,399 :: 		if (contTimer1==numTMR1){                                                  //Verifica si se cumplio el numero de interrupciones por TMR1 para la tasa de muestreo seleccionada
0x0F04	0x226E40  	MOV	#lo_addr(_contTimer1), W0
0x0F06	0xFB8090  	ZE	[W0], W1
0x0F08	0x226D00  	MOV	#lo_addr(_numTMR1), W0
0x0F0A	0xFB0010  	SE	[W0], W0
0x0F0C	0xE10800  	CP	W1, W0
0x0F0E	0x3A0007  	BRA NZ	L_Timer1Int93
L__Timer1Int185:
;NodoAcelerometro.c,400 :: 		T1CON.TON = 0;                                                          //Apaga el Timer1
0x0F10	0xA9E105  	BCLR	T1CON, #15
;NodoAcelerometro.c,401 :: 		banCiclo = 1;                                                           //Activa la bandera que indica que se completo un ciclo de medicion
0x0F12	0x226D21  	MOV	#lo_addr(_banCiclo), W1
0x0F14	0xB3C010  	MOV.B	#1, W0
0x0F16	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,402 :: 		contTimer1 = 0;                                                         //Limpia el contador de interrupciones por Timer1
0x0F18	0x226E41  	MOV	#lo_addr(_contTimer1), W1
0x0F1A	0xEF2000  	CLR	W0
0x0F1C	0x784880  	MOV.B	W0, [W1]
;NodoAcelerometro.c,403 :: 		}
L_Timer1Int93:
;NodoAcelerometro.c,405 :: 		}
L_end_Timer1Int:
0x0F1E	0x78054F  	POP	W10
0x0F20	0x2001A0  	MOV	#26, W0
0x0F22	0x09000C  	REPEAT	#12
0x0F24	0x78104F  	POP	[W0--]
0x0F26	0x78004F  	POP	W0
0x0F28	0xF90036  	POP	RCOUNT
0x0F2A	0xF90032  	POP	DSRPAG
0x0F2C	0xF90034  	POP	DSWPAG
0x0F2E	0x064000  	RETFIE
; end of _Timer1Int
_ADXL355_read_byte:
;adxl355_spi.c,137 :: 		unsigned char ADXL355_read_byte(unsigned char address){
;adxl355_spi.c,138 :: 		unsigned char value = 0x00;
0x0A58	0x781F8A  	PUSH	W10
;adxl355_spi.c,139 :: 		address=(address<<1)|0x01;
0x0A5A	0xFB800A  	ZE	W10, W0
0x0A5C	0xDD0041  	SL	W0, #1, W0
0x0A5E	0x700061  	IOR	W0, #1, W0
0x0A60	0x784500  	MOV.B	W0, W10
;adxl355_spi.c,140 :: 		CS_ADXL355=0;
0x0A62	0xA96E04  	BCLR	LATA3_bit, BitPos(LATA3_bit+0)
;adxl355_spi.c,141 :: 		SPI2_Write(address);
0x0A64	0xFB8500  	ZE	W0, W10
0x0A66	0x07FE7F  	RCALL	_SPI2_Write
;adxl355_spi.c,142 :: 		value=SPI2_Read(0);
0x0A68	0xEF2014  	CLR	W10
0x0A6A	0x07FC15  	RCALL	_SPI2_Read
;adxl355_spi.c,143 :: 		CS_ADXL355=1;
0x0A6C	0xA86E04  	BSET	LATA3_bit, BitPos(LATA3_bit+0)
;adxl355_spi.c,144 :: 		return value;
;adxl355_spi.c,145 :: 		}
;adxl355_spi.c,144 :: 		return value;
;adxl355_spi.c,145 :: 		}
L_end_ADXL355_read_byte:
0x0A6E	0x78054F  	POP	W10
0x0A70	0x060000  	RETURN
; end of _ADXL355_read_byte
_ADXL355_read_FIFO:
0x09AC	0xFA0002  	LNK	#2
;adxl355_spi.c,167 :: 		unsigned int ADXL355_read_FIFO(unsigned char *vectorFIFO){
;adxl355_spi.c,170 :: 		CS_ADXL355 = 0;
0x09AE	0x781F8A  	PUSH	W10
0x09B0	0xA96E04  	BCLR	LATA3_bit, BitPos(LATA3_bit+0)
;adxl355_spi.c,171 :: 		SPI2_Write(add);
0x09B2	0x781F8A  	PUSH	W10
0x09B4	0x20023A  	MOV	#35, W10
0x09B6	0x07FED7  	RCALL	_SPI2_Write
0x09B8	0x78054F  	POP	W10
;adxl355_spi.c,173 :: 		vectorFIFO[0] = SPI2_Read(0);
0x09BA	0x78000A  	MOV	W10, W0
0x09BC	0x980700  	MOV	W0, [W14+0]
0x09BE	0x781F8A  	PUSH	W10
0x09C0	0xEF2014  	CLR	W10
0x09C2	0x07FC69  	RCALL	_SPI2_Read
0x09C4	0x78054F  	POP	W10
0x09C6	0x90008E  	MOV	[W14+0], W1
0x09C8	0x784880  	MOV.B	W0, [W1]
;adxl355_spi.c,174 :: 		vectorFIFO[1] = SPI2_Read(1);
0x09CA	0x450061  	ADD	W10, #1, W0
0x09CC	0x980700  	MOV	W0, [W14+0]
0x09CE	0x781F8A  	PUSH	W10
0x09D0	0x20001A  	MOV	#1, W10
0x09D2	0x07FC61  	RCALL	_SPI2_Read
0x09D4	0x78054F  	POP	W10
0x09D6	0x90008E  	MOV	[W14+0], W1
0x09D8	0x784880  	MOV.B	W0, [W1]
;adxl355_spi.c,175 :: 		vectorFIFO[2] = SPI2_Read(2);
0x09DA	0x450062  	ADD	W10, #2, W0
0x09DC	0x980700  	MOV	W0, [W14+0]
0x09DE	0x781F8A  	PUSH	W10
0x09E0	0x20002A  	MOV	#2, W10
0x09E2	0x07FC59  	RCALL	_SPI2_Read
0x09E4	0x78054F  	POP	W10
0x09E6	0x90008E  	MOV	[W14+0], W1
0x09E8	0x784880  	MOV.B	W0, [W1]
;adxl355_spi.c,177 :: 		vectorFIFO[3] = SPI2_Read(0);
0x09EA	0x450063  	ADD	W10, #3, W0
0x09EC	0x980700  	MOV	W0, [W14+0]
0x09EE	0x781F8A  	PUSH	W10
0x09F0	0xEF2014  	CLR	W10
0x09F2	0x07FC51  	RCALL	_SPI2_Read
0x09F4	0x78054F  	POP	W10
0x09F6	0x90008E  	MOV	[W14+0], W1
0x09F8	0x784880  	MOV.B	W0, [W1]
;adxl355_spi.c,178 :: 		vectorFIFO[4] = SPI2_Read(1);
0x09FA	0x450064  	ADD	W10, #4, W0
0x09FC	0x980700  	MOV	W0, [W14+0]
0x09FE	0x781F8A  	PUSH	W10
0x0A00	0x20001A  	MOV	#1, W10
0x0A02	0x07FC49  	RCALL	_SPI2_Read
0x0A04	0x78054F  	POP	W10
0x0A06	0x90008E  	MOV	[W14+0], W1
0x0A08	0x784880  	MOV.B	W0, [W1]
;adxl355_spi.c,179 :: 		vectorFIFO[5] = SPI2_Read(2);
0x0A0A	0x450065  	ADD	W10, #5, W0
0x0A0C	0x980700  	MOV	W0, [W14+0]
0x0A0E	0x781F8A  	PUSH	W10
0x0A10	0x20002A  	MOV	#2, W10
0x0A12	0x07FC41  	RCALL	_SPI2_Read
0x0A14	0x78054F  	POP	W10
0x0A16	0x90008E  	MOV	[W14+0], W1
0x0A18	0x784880  	MOV.B	W0, [W1]
;adxl355_spi.c,181 :: 		vectorFIFO[6] = SPI2_Read(0);
0x0A1A	0x450066  	ADD	W10, #6, W0
0x0A1C	0x980700  	MOV	W0, [W14+0]
0x0A1E	0x781F8A  	PUSH	W10
0x0A20	0xEF2014  	CLR	W10
0x0A22	0x07FC39  	RCALL	_SPI2_Read
0x0A24	0x78054F  	POP	W10
0x0A26	0x90008E  	MOV	[W14+0], W1
0x0A28	0x784880  	MOV.B	W0, [W1]
;adxl355_spi.c,182 :: 		vectorFIFO[7] = SPI2_Read(1);
0x0A2A	0x450067  	ADD	W10, #7, W0
0x0A2C	0x980700  	MOV	W0, [W14+0]
0x0A2E	0x781F8A  	PUSH	W10
0x0A30	0x20001A  	MOV	#1, W10
0x0A32	0x07FC31  	RCALL	_SPI2_Read
0x0A34	0x78054F  	POP	W10
0x0A36	0x90008E  	MOV	[W14+0], W1
0x0A38	0x784880  	MOV.B	W0, [W1]
;adxl355_spi.c,183 :: 		vectorFIFO[8] = SPI2_Read(2);
0x0A3A	0x450068  	ADD	W10, #8, W0
0x0A3C	0x980700  	MOV	W0, [W14+0]
0x0A3E	0x20002A  	MOV	#2, W10
0x0A40	0x07FC2A  	RCALL	_SPI2_Read
0x0A42	0x90008E  	MOV	[W14+0], W1
0x0A44	0x784880  	MOV.B	W0, [W1]
;adxl355_spi.c,184 :: 		CS_ADXL355 = 1;
0x0A46	0xA86E04  	BSET	LATA3_bit, BitPos(LATA3_bit+0)
;adxl355_spi.c,185 :: 		Delay_us(5);
0x0A48	0x200287  	MOV	#40, W7
L_ADXL355_read_FIFO16:
0x0A4A	0xED200E  	DEC	W7
0x0A4C	0x3AFFFE  	BRA NZ	L_ADXL355_read_FIFO16
0x0A4E	0x000000  	NOP
0x0A50	0x000000  	NOP
;adxl355_spi.c,187 :: 		}
;adxl355_spi.c,186 :: 		return;
;adxl355_spi.c,187 :: 		}
L_end_ADXL355_read_FIFO:
0x0A52	0x78054F  	POP	W10
0x0A54	0xFA8000  	ULNK
0x0A56	0x060000  	RETURN
; end of _ADXL355_read_FIFO
;NodoAcelerometro.c,0 :: ?ICS_cabeceraSD [6]
0x8000	0xFDFF ;?ICS_cabeceraSD+0
0x8002	0x0AFB ;?ICS_cabeceraSD+2
0x8004	0xFA00 ;?ICS_cabeceraSD+4
; end of ?ICS_cabeceraSD
;,0 :: _initBlock_1 [10]
; Containing: ?ICS_contadorEjemploSD [1]
;             ?ICS_datosLeidos [9]
0x8006	0x0000 ;_initBlock_1+0 : ?ICS_contadorEjemploSD at 0x8006 : ?ICS_datosLeidos at 0x8007
0x8008	0x0000 ;_initBlock_1+2
0x800A	0x0000 ;_initBlock_1+4
0x800C	0x0000 ;_initBlock_1+6
0x800E	0x0000 ;_initBlock_1+8
; end of _initBlock_1
;NodoAcelerometro.c,0 :: ?ICS_sectorSD [4]
0x8010	0x0064 ;?ICS_sectorSD+0
0x8012	0x0000 ;?ICS_sectorSD+2
; end of ?ICS_sectorSD
;NodoAcelerometro.c,0 :: ?ICS_tramaPrueba [10]
0x8014	0x0B0A ;?ICS_tramaPrueba+0
0x8016	0x0D0C ;?ICS_tramaPrueba+2
0x8018	0x0F0E ;?ICS_tramaPrueba+4
0x801A	0x1110 ;?ICS_tramaPrueba+6
0x801C	0x1312 ;?ICS_tramaPrueba+8
; end of ?ICS_tramaPrueba
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0200      [46]    _SPI1_Init_Advanced
0x022E      [20]    _SPISD_Write
0x0242      [84]    _SPISD_Init
0x0296      [24]    _SPI2_Read
0x02AE       [6]    _Release_SD
0x02B4      [52]    _SD_Ready
0x02E8      [98]    _Response_32b
0x034A      [14]    _R1_Response
0x0358       [6]    _Select_SD
0x035E      [96]    _SD_Send_Command
0x03BE      [82]    __Divide_32x32
0x0410       [4]    _Get_Fosc_Per_Cyc
0x0414      [88]    __Modulus_32x32
0x046C      [14]    _Delay_100ms
0x047A      [18]    __Multiply_32x32
0x048C       [6]    _Get_Fosc_kHz
0x0492      [14]    _UART2_Write
0x04A0     [200]    _SD_Write_Block
0x0568      [12]    _UART1_Tx_Idle
0x0574     [456]    _UART1_Init_Advanced
0x073C      [14]    _UART1_Write
0x074A      [28]    _ADXL355_write_byte
0x0766       [8]    _SPI2_Write
0x076E      [40]    _SPI2_Init
0x0796     [534]    _SD_Init
0x09AC     [172]    _ADXL355_read_FIFO
0x0A58      [26]    _ADXL355_read_byte
0x0A72     [162]    _GuardarTramaSD
0x0B14      [98]    _ADXL355_init
0x0B76     [334]    _ConfiguracionPrincipal
0x0CC4      [12]    _SD_Detect
0x0CD0      [62]    _SD_Init_Try
0x0D0E     [154]    _EnviarTramaRS485
0x0DA8     [100]    _int_1
0x0E0C     [292]    _Timer1Int
0x0F30     [302]    _main
0x105E     [260]    _urx_1
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0840       [2]    IPC0bits
0x0820       [0]    U1RXIE_bit
0x0820       [0]    T1IE_bit
0x0104       [2]    T1CON
0x0800       [0]    T1IF_bit
0x0102       [2]    PR1
0x0E04       [0]    sd_detect_port
0x0240       [2]    SPI1STATbits
0x101E       [2]    _SPI_Rd_Ptr
0x1020       [2]    _SPI_Wr_Ptr
0x0E14       [0]    sd_CS_lat
0x1022       [1]    _ccs
0x0240       [2]    SPI1STAT
0x0682       [2]    RPOR1bits
0x0800       [0]    U1RXIF_bit
0x0844       [2]    IPC2bits
0x0E10       [0]    TRISB14_bit
0x08C2       [2]    INTCON2
0x06C4       [1]    RPINR18bits
0x0222       [2]    U1STAbits
0x06A0       [2]    RPINR0
0x0802       [0]    INT1IF_bit
0x084A       [1]    IPC5bits
0x06CC       [2]    RPINR22bits
0x0684       [2]    RPOR2bits
0x0260       [2]    SPI2STAT
0x0262       [2]    SPI2CON
0x0232       [2]    U2STA
0x0234       [2]    U2TXREG
0x0226       [2]    U1RXREG
0x0224       [2]    U1TXREG
0x0222       [0]    OERR_bit
0x1023     [243]    _datosFIFO
0x1116    [2506]    _tramaCompleta
0x1AE0    [2506]    _tramaPyloadUART
0x24AA       [4]    _tramaCabeceraUART
0x24AE       [6]    _tiempo
0x24B4       [2]    _UART_Rd_Ptr
0x24B6       [2]    _UART_Rdy_Ptr
0x24B8       [2]    _UART_Tx_Idle_Ptr
0x0242       [2]    SPI1CON
0x0268       [2]    SPI2BUF
0x24BA       [2]    _UART_Wr_Ptr
0x0220       [2]    U1MODE
0x24BC       [1]    _resultSD
0x0222       [2]    U1STA
0x0228       [2]    U1BRG
0x24BD     [512]    _bufferSD
0x0E00       [0]    TRISA4_bit
0x26BD       [1]    _banTCGPS
0x26BE       [1]    _banMuestrear
0x26BF       [1]    _banInicio
0x26C0       [1]    _banSetGPS
0x26C1       [1]    _banTIGPS
0x26C2       [1]    _banTFGPS
0x26C3       [1]    _banLeer
0x26C4       [2]    _y
0x26C6       [2]    _i_gps
0x26C8       [2]    _i_uart
0x26CA       [1]    _banConf
0x26CC       [2]    _i
0x26CE       [2]    _x
0x0E04       [0]    CS_ADXL355
0x0E04       [0]    LATA3_bit
0x26CB       [1]    _tasaMuestreo
0x0E10       [0]    TRISB0_bit
0x0E14       [0]    LATB0_bit
0x0E04       [0]    LATA4_bit
0x26D0       [1]    _numTMR1
0x26D1       [1]    _banEsc
0x26D2       [1]    _banCiclo
0x26D3       [1]    _banSetReloj
0x26D4       [1]    _banUTI
0x26D5       [1]    _banUTC
0x26D6       [1]    _banLec
0x26D8       [4]    _horaSistema
0x0746       [2]    PLLFBDbits
0x0E0E       [2]    ANSELA
0x0E1E       [2]    ANSELB
0x26D7       [1]    _sdflags
0x0822       [0]    INT1IE_bit
0x0744       [2]    CLKDIVbits
0x0E00       [0]    TEST_Direction
0x0E10       [0]    sd_CS_tris
0x0E10       [0]    TRISB12_bit
0x0E00       [0]    sd_detect_tris
0x0E00       [0]    TRISA2_bit
0x0E00       [0]    CsADXL_Direction
0x0E00       [0]    TRISA3_bit
0x26DC       [2]    _contFIFO
0x26DE       [1]    _numFIFO
0x26DF       [1]    _numSetsFIFO
0x26E0       [2]    _numDatosPyload
0x26E2       [1]    _contMuestras
0x26E3       [1]    _contCiclos
0x26E4       [1]    _contTimer1
0x0E04       [0]    TEST
0x0E04       [0]    LATA2_bit
0x0248       [2]    SPI1BUF
0x26E5       [1]    _byteUART
0x0E14       [0]    MSRS485
0x0E14       [0]    LATB12_bit
0x1000       [6]    _cabeceraSD
0x1006       [1]    _contadorEjemploSD
0x1007       [9]    _datosLeidos
0x1010       [4]    _sectorSD
0x1014      [10]    _tramaPrueba
0x0102       [2]    PR1
0x0104       [2]    T1CON
0x0014       [2]    FARG_SPI1_Init_Advanced_master_mode
0x0016       [2]    FARG_SPI1_Init_Advanced_mode16
0x0018       [2]    FARG_SPI1_Init_Advanced_sec_prescaler
0x001A       [2]    FARG_SPI1_Init_Advanced_pri_prescaler
0x0220       [2]    U1MODE
0x0222       [2]    U1STA
0x0224       [2]    U1TXREG
0x0226       [2]    U1RXREG
0x0228       [2]    U1BRG
0x0014       [1]    FARG_SPISD_Write_datos
0x0232       [2]    U2STA
0x0234       [2]    U2TXREG
0x0240       [2]    SPI1STAT
0x0242       [2]    SPI1CON
0x0014       [1]    FARG_SPISD_Init_speed
0x0248       [2]    SPI1BUF
0x0260       [2]    SPI2STAT
0x0262       [2]    SPI2CON
0x0268       [2]    SPI2BUF
0x0014       [2]    FARG_SPI2_Read_buffer
0x0014       [1]    FARG_SD_Send_Command_command
0x0016       [4]    FARG_SD_Send_Command_argument
0x001A       [1]    FARG_SD_Send_Command_crc
0x0014       [2]    FARG_UART2_Write__data
0x0014       [2]    FARG_SD_Write_Block_Buffer
0x0016       [4]    FARG_SD_Write_Block_Address
0x0014       [4]    FARG_UART1_Init_Advanced_baud_rate
0x0018       [2]    FARG_UART1_Init_Advanced_parity
0x001A       [2]    FARG_UART1_Init_Advanced_stop_bits
0x06A0       [2]    RPINR0
0x0014       [2]    FARG_UART1_Write__data
0x0014       [1]    FARG_ADXL355_write_byte_address
0x0016       [1]    FARG_ADXL355_write_byte_value
0x0014       [2]    FARG_SPI2_Write_data_out
0x08C2       [2]    INTCON2
0x0014       [2]    FARG_ADXL355_read_FIFO_vectorFIFO
0x0014       [1]    FARG_ADXL355_read_byte_address
0x0014       [1]    FARG_ADXL355_init_tMuestreo
0x0014       [1]    FARG_SD_Init_Try_try_value
0x0014       [1]    FARG_EnviarTramaRS485_puertoUART
0x0016       [1]    FARG_EnviarTramaRS485_direccion
0x0018       [1]    FARG_EnviarTramaRS485_numDatos
0x001A       [1]    FARG_EnviarTramaRS485_funcion
0x0E0E       [2]    ANSELA
0x0E1E       [2]    ANSELB
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x8000       [6]    ?ICS_cabeceraSD
0x8006       [1]    ?ICS_contadorEjemploSD
0x8007       [9]    ?ICS_datosLeidos
0x8010       [4]    ?ICS_sectorSD
0x8014      [10]    ?ICS_tramaPrueba
//** Label List: ** 
//----------------------------------------------
  L_ADXL355_init0
  L_ADXL355_init2
  L_ADXL355_init3
  L_ADXL355_init4
  L_ADXL355_init5
  L_ADXL355_init6
  L_ADXL355_init7
  L_ADXL355_read_data8
  L_ADXL355_read_data9
  L_ADXL355_read_data10
  L_ADXL355_read_data11
  L_ADXL355_read_data12
  L_ADXL355_read_data13
  L_ADXL355_read_data14
  L_ADXL355_read_data15
  L_ADXL355_read_FIFO16
  L_EnviarTramaRS48518
  L_EnviarTramaRS48519
  L_EnviarTramaRS48520
  L_EnviarTramaRS48521
  L_EnviarTramaRS48522
  L_EnviarTramaRS48523
  L_EnviarTramaRS48524
  L_EnviarTramaRS48525
  L_EnviarTramaRS48526
  L_EnviarTramaRS48527
  L_EnviarTramaRS48528
  L_EnviarTramaRS48529
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main36
  L_main37
  L_main38
  L_main39
  L_main40
  L_main41
  L_main43
  L_main44
  L_ConfiguracionPrincipal45
  L_Muestrear47
  L_Muestrear48
  L_Muestrear49
  L_Muestrear50
  L_Muestrear51
  L_Muestrear52
  L_Muestrear53
  L_Muestrear54
  L_Muestrear55
  L_Muestrear56
  L_Muestrear57
  L_Muestrear58
  L_Muestrear59
  L_Muestrear60
  L_Muestrear61
  L_Muestrear62
  L_Muestrear63
  L_Muestrear64
  L_Muestrear65
  L_GuardarTramaSD66
  L_GuardarTramaSD67
  L_GuardarTramaSD68
  L_GuardarTramaSD69
  L_GuardarTramaSD70
  L_GuardarTramaSD71
  L_GuardarTramaSD72
  L_GuardarTramaSD73
  L_GuardarTramaSD74
  L_GuardarTramaSD75
  L_GuardarTramaSD76
  L_GuardarTramaSD77
  L_int_179
  L_Timer1Int80
  L_Timer1Int81
  L_Timer1Int82
  L_Timer1Int83
  L_Timer1Int84
  L_Timer1Int85
  L_Timer1Int86
  L_Timer1Int87
  L_Timer1Int88
  L_Timer1Int89
  L_Timer1Int90
  L_Timer1Int91
  L_Timer1Int92
  L_Timer1Int93
  L_urx_194
  L_urx_195
  L_urx_196
  L_urx_197
  L_urx_198
  L_urx_199
  L_urx_1100
  L_urx_1101
  L_urx_1102
  L_urx_1103
  L_urx_1104
  L_urx_1105
  L_urx_1106
  L_urx_1107
  L_urx_1108
  L_urx_1109
  L_urx_1110
  L_urx_1111
  L__EnviarTramaRS485112
  L__main113
  L__main114
  L__main115
  L__Muestrear116
  L__Muestrear117
  L__Muestrear118
  L__Timer1Int119
  L__Timer1Int120
  L__Timer1Int121
  L__urx_1122
  L__urx_1123
  L__urx_1124
  L__urx_1125
  L__urx_1126
  L__urx_1127
  L__urx_1128
  L__urx_1129
  L__urx_1130
  L_end_ADXL355_init
  _ADXL355_init
  L__ADXL355_init132
  L__ADXL355_init133
  L__ADXL355_init134
  L__ADXL355_init135
  L_end_ADXL355_write_byte
  _ADXL355_write_byte
  L_end_ADXL355_read_byte
  _ADXL355_read_byte
  L_end_ADXL355_read_data
  _ADXL355_read_data
  L__ADXL355_read_data139
  L__ADXL355_read_data140
  L__ADXL355_read_data141
  L_end_ADXL355_read_FIFO
  _ADXL355_read_FIFO
  L_end_DS3234_init
  _DS3234_init
  L_end_DS3234_write_byte
  _DS3234_write_byte
  L_end_DS3234_read_byte
  _DS3234_read_byte
  L_end_DS3234_setDate
  _DS3234_setDate
  L_end_RecuperarHoraRTC
  _RecuperarHoraRTC
  L_end_RecuperarFechaRTC
  _RecuperarFechaRTC
  L_end_AjustarTiempoSistema
  _AjustarTiempoSistema
  L_end_EnviarTramaRS485
  _EnviarTramaRS485
  L__EnviarTramaRS485151
  L__EnviarTramaRS485152
  L__EnviarTramaRS485153
  L__EnviarTramaRS485154
  L__EnviarTramaRS485155
  L__EnviarTramaRS485156
  L_end_main
  _main
  L__main158
  L__main159
  L__main_end_loop
  L_end_ConfiguracionPrincipal
  _ConfiguracionPrincipal
  L_end_Muestrear
  _Muestrear
  L__Muestrear163
  L__Muestrear164
  L__Muestrear165
  L__Muestrear166
  L__Muestrear167
  L__Muestrear168
  L__Muestrear169
  L__Muestrear170
  L_end_GuardarTramaSD
  _GuardarTramaSD
  L__GuardarTramaSD172
  L__GuardarTramaSD173
  L__GuardarTramaSD174
  L__GuardarTramaSD175
  L__GuardarTramaSD176
  L_end_int_1
  _int_1
  L__int_1178
  L_end_Timer1Int
  _Timer1Int
  L__Timer1Int180
  L__Timer1Int181
  L__Timer1Int182
  L__Timer1Int183
  L__Timer1Int184
  L__Timer1Int185
  L_end_urx_1
  _urx_1
  L__urx_1187
  L__urx_1188
  L__urx_1189
  L__urx_1190
  L__urx_1191
  L__urx_1192
  L__urx_1193
  L__urx_1194
  L__urx_1195
  L__urx_1196
  L__urx_1197
  L__urx_1198
  L_SD_Read0
  L_SD_Read1
  L_SD_Read2
  L_SD_Read3
  L_SD_Read4
  L_SD_Read5
  L_SD_Read6
  L_SD_Read7
  L_SD_Read_Block8
  L_SD_Read_Block9
  L_SD_Read_Block10
  L_SD_Write_Block11
  L_SD_Write_Block12
  L_SD_Write_Block13
  L_SD_Write_Block14
  L_SD_Write_Block15
  L_SD_Write_Block16
  L_SD_Write_Block17
  L_SD_Write_Block18
  L_SD_Write_Block19
  L_SD_Write_Block20
  L_SD_Write_Block21
  L_SD_Write_Block22
  L_SD_Write_Block23
  L_SD_Init_Try24
  L_SD_Init_Try25
  L_SD_Init_Try26
  L_SD_Init_Try27
  L_SD_Init_Try28
  L_SD_Init_Try29
  L_SD_Init31
  L_SD_Init32
  L_SD_Init33
  L_SD_Init34
  L_SD_Init35
  L_SD_Init36
  L_SD_Init37
  L_SD_Init38
  L_SD_Init39
  L_SD_Init40
  L_SD_Init41
  L_SD_Init42
  L_SD_Init43
  L_SD_Init44
  L_SD_Init45
  L_SD_Init46
  L_SD_Init47
  L_SD_Init48
  L_SD_Init49
  L_SD_Init50
  L_SD_Init51
  L_SD_Init52
  L_SD_Init53
  L_SD_Init54
  L_SD_Init55
  L_SD_Init56
  L_SD_Init57
  L_SD_Init58
  L_SD_Init59
  L_SD_Init60
  L_SD_Init61
  L_SD_Init62
  L_SD_Init63
  L_SD_Init64
  L_SD_Init65
  L_SD_Init66
  L_SD_Init67
  L_SD_Init68
  L_SD_Init69
  L_SD_Ready70
  L_SD_Ready71
  L_SD_Ready72
  L_SD_Ready73
  L_SD_Ready74
  L_SD_Detect75
  L_SD_Detect76
  L_end_SD_Read
  _SD_Read
  L__SD_Read78
  L__SD_Read79
  L__SD_Read80
  L__SD_Read81
  L_end_SD_Read_Block
  _SD_Read_Block
  L__SD_Read_Block83
  L__SD_Read_Block84
  L__SD_Read_Block85
  L_end_SD_Write_Block
  _SD_Write_Block
  L__SD_Write_Block87
  L__SD_Write_Block88
  L__SD_Write_Block89
  L__SD_Write_Block90
  L__SD_Write_Block91
  L__SD_Write_Block92
  L__SD_Write_Block93
  L__SD_Write_Block94
  L_end_SD_Init_Try
  _SD_Init_Try
  L__SD_Init_Try96
  L__SD_Init_Try97
  L__SD_Init_Try98
  L_end_SD_Init
  _SD_Init
  L__SD_Init100
  L__SD_Init101
  L__SD_Init102
  L__SD_Init103
  L__SD_Init104
  L__SD_Init105
  L__SD_Init106
  L__SD_Init107
  L__SD_Init108
  L__SD_Init109
  L__SD_Init110
  L__SD_Init111
  L__SD_Init112
  L__SD_Init113
  L__SD_Init114
  L__SD_Init115
  L__SD_Init116
  L__SD_Init117
  L__SD_Init118
  L__SD_Init119
  L__SD_Init120
  L__SD_Init121
  L__SD_Init122
  L__SD_Init123
  L__SD_Init124
  L__SD_Init125
  L__SD_Init126
  L__SD_Init127
  L__SD_Init128
  L_end_R1_Response
  _R1_Response
  L_end_R2_Response
  _R2_Response
  L_end_Response_32b
  _Response_32b
  L_end_SD_Send_Command
  _SD_Send_Command
  L_end_SD_Ready
  _SD_Ready
  L__SD_Ready134
  L__SD_Ready135
  L__SD_Ready136
  L_end_Release_SD
  _Release_SD
  L_end_Select_SD
  _Select_SD
  L_end_SD_Detect
  _SD_Detect
  L_SPISD_Init0
  L_SPISD_Init1
  L_SPISD_Write2
  L_SPISD_Write3
  L_SPISD_Write4
  L_SPISD_Write5
  L_end_SPISD_Init
  _SPISD_Init
  L__SPISD_Init7
  L_end_SPISD_Write
  _SPISD_Write
  Delay_Cyc_loop
  Delay_Cyc_rez
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_ms3
  L_VDelay_ms4
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_VDelay_Advanced_ms7
  L_VDelay_Advanced_ms8
  Label1
  Label2
  Delay_Cyc_loop
  Delay_Cyc_rem
  L_Delay_1us11
  L_Delay_10us13
  L_Delay_22us15
  L_Delay_50us17
  L_Delay_80us19
  L_Delay_500us21
  L_Delay_5500us23
  L_Delay_1ms25
  L_Delay_5ms27
  L_Delay_8ms29
  L_Delay_10ms31
  L_Delay_100ms33
  L_Delay_1sec35
  L_end_Get_Fosc_kHz
  _Get_Fosc_kHz
  L_end_Get_Fosc_Per_Cyc
  _Get_Fosc_Per_Cyc
  L_end_Delay_Cyc
  _Delay_Cyc
  L_end_Delay_Cyc_Long
  _Delay_Cyc_Long
  L_end_VDelay_ms
  _VDelay_ms
  L_end_VDelay_Advanced_ms
  _VDelay_Advanced_ms
  L_end_Delay_W0
  _Delay_W0
  L_end_Delay_1us
  _Delay_1us
  L_end_Delay_10us
  _Delay_10us
  L_end_Delay_22us
  _Delay_22us
  L_end_Delay_50us
  _Delay_50us
  L_end_Delay_80us
  _Delay_80us
  L_end_Delay_500us
  _Delay_500us
  L_end_Delay_5500us
  _Delay_5500us
  L_end_Delay_1ms
  _Delay_1ms
  L_end_Delay_5ms
  _Delay_5ms
  L_end_Delay_8ms
  _Delay_8ms
  L_end_Delay_10ms
  _Delay_10ms
  L_end_Delay_100ms
  _Delay_100ms
  L_end_Delay_1sec
  _Delay_1sec
  Divide_32x32___testsus
  the_end_Divide_32x32
  Divide_32x32___divsi3
  Divide_32x32___udivsi3
  Divide_32x32_divtestb
  Divide_32x32_calcquot
  Divide_32x32_returnq
  Divide_32x32_nextbit
  Divide_32x32_iterate
  Modulus_32x32___testsus
  the_end_Modulus_32x32
  Modulus_32x32___modsi3
  Modulus_32x32___umodsi3
  Modulus_32x32_modtestb
  Modulus_32x32_calcrem
  Modulus_32x32_exitr
  Modulus_32x32___udivsi3
  Modulus_32x32_nextbit
  Modulus_32x32_iterate
  L_end__Multiply_32x32
  __Multiply_32x32
  L_end__Divide_32x32
  __Divide_32x32
  L_end__Modulus_32x32
  __Modulus_32x32
  L_SPI1_Read0
  L_SPI1_Read1
  L_SPI1_Read2
  L_SPI1_Read3
  L_SPI2_Read4
  L_SPI2_Read5
  L_SPI2_Read6
  L_SPI2_Read7
  L_end_SPI1_Read
  _SPI1_Read
  L_end_SPI1_Write
  _SPI1_Write
  L_end_SPI1_Init_Advanced
  _SPI1_Init_Advanced
  L_end_SPI1_Init
  _SPI1_Init
  L_end_SPI2_Read
  _SPI2_Read
  L_end_SPI2_Write
  _SPI2_Write
  L_end_SPI2_Init_Advanced
  _SPI2_Init_Advanced
  L_end_SPI2_Init
  _SPI2_Init
  L_end_SPI_Set_Active
  _SPI_Set_Active
  L_end_SPI_Read
  _SPI_Read
  L_end_SPI_Write
  _SPI_Write
  L_UART1_Write0
  L_UART1_Write1
  L_UART1_Write_Text2
  L_UART1_Write_Text3
  L_UART1_Read_Text4
  L_UART1_Read_Text5
  L_UART1_Read_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Init13
  L_UART1_Init14
  L_UART1_Init15
  L_UART1_Init_Advanced16
  L_UART1_Init_Advanced17
  L_UART1_Init_Advanced18
  L_UART1_Init_Advanced19
  L_UART1_Init_Advanced20
  L_UART1_Init_Advanced21
  L_UART1_Init_Advanced22
  L_UART1_Init_Advanced23
  L_UART1_Init_Advanced24
  L_UART2_Write25
  L_UART2_Write26
  L_UART2_Write_Text27
  L_UART2_Write_Text28
  L_UART2_Read_Text29
  L_UART2_Read_Text30
  L_UART2_Read_Text31
  L_UART2_Read_Text32
  L_UART2_Read_Text33
  L_UART2_Read_Text34
  L_UART2_Read_Text35
  L_UART2_Read_Text36
  L_UART2_Read_Text37
  L_UART2_Init38
  L_UART2_Init39
  L_UART2_Init40
  L_UART2_Init_Advanced41
  L_UART2_Init_Advanced42
  L_UART2_Init_Advanced43
  L_UART2_Init_Advanced44
  L_UART2_Init_Advanced45
  L_UART2_Init_Advanced46
  L_UART2_Init_Advanced47
  L_UART2_Init_Advanced48
  L_UART2_Init_Advanced49
  L_UART_Write_Text50
  L_UART_Write_Text51
  L_UART_Read_Text52
  L_UART_Read_Text53
  L_UART_Read_Text54
  L_UART_Read_Text55
  L_UART_Read_Text56
  L_UART_Read_Text57
  L_UART_Read_Text58
  L_UART_Read_Text59
  L_UART_Read_Text60
  L__UART1_Read_Text61
  L__UART1_Init62
  L__UART1_Init63
  L__UART1_Init64
  L__UART2_Read_Text65
  L__UART2_Init66
  L__UART2_Init67
  L__UART2_Init68
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L__UART1_Write_Text71
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L__UART1_Read_Text75
  L__UART1_Read_Text76
  L__UART1_Read_Text77
  L__UART1_Read_Text78
  L__UART1_Read_Text79
  L__UART1_Read_Text80
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Init
  _UART1_Init
  L__UART1_Init83
  L__UART1_Init84
  L__UART1_Init85
  L__UART1_Init86
  L__UART1_Init87
  L__UART1_Init88
  L__UART1_Init89
  L_end_UART1_Init_Advanced
  _UART1_Init_Advanced
  L__UART1_Init_Advanced91
  L__UART1_Init_Advanced92
  L__UART1_Init_Advanced93
  L__UART1_Init_Advanced94
  L__UART1_Init_Advanced95
  L__UART1_Init_Advanced96
  L__UART1_Init_Advanced97
  L__UART1_Init_Advanced98
  L__UART1_Init_Advanced99
  L__UART1_Init_Advanced100
  L__UART1_Init_Advanced101
  L__UART1_Init_Advanced102
  L__UART1_Init_Advanced103
  L__UART1_Init_Advanced104
  L__UART1_Init_Advanced105
  L_end_UART2_Write
  _UART2_Write
  L_end_UART2_Write_Text
  _UART2_Write_Text
  L__UART2_Write_Text108
  L_end_UART2_Data_Ready
  _UART2_Data_Ready
  L_end_UART2_Read
  _UART2_Read
  L_end_UART2_Read_Text
  _UART2_Read_Text
  L__UART2_Read_Text112
  L__UART2_Read_Text113
  L__UART2_Read_Text114
  L__UART2_Read_Text115
  L__UART2_Read_Text116
  L__UART2_Read_Text117
  L_end_UART2_Tx_Idle
  _UART2_Tx_Idle
  L_end_UART2_Init
  _UART2_Init
  L__UART2_Init120
  L__UART2_Init121
  L__UART2_Init122
  L__UART2_Init123
  L__UART2_Init124
  L__UART2_Init125
  L__UART2_Init126
  L_end_UART2_Init_Advanced
  _UART2_Init_Advanced
  L__UART2_Init_Advanced128
  L__UART2_Init_Advanced129
  L__UART2_Init_Advanced130
  L__UART2_Init_Advanced131
  L__UART2_Init_Advanced132
  L__UART2_Init_Advanced133
  L__UART2_Init_Advanced134
  L__UART2_Init_Advanced135
  L__UART2_Init_Advanced136
  L__UART2_Init_Advanced137
  L__UART2_Init_Advanced138
  L__UART2_Init_Advanced139
  L__UART2_Init_Advanced140
  L__UART2_Init_Advanced141
  L__UART2_Init_Advanced142
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L__UART_Write_Text146
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L__UART_Read_Text150
  L__UART_Read_Text151
  L__UART_Read_Text152
  L__UART_Read_Text153
  L__UART_Read_Text154
  L__UART_Read_Text155
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
  L_ADXL355_init0
  L_ADXL355_init2
  L_ADXL355_init3
  L_ADXL355_init4
  L_ADXL355_init5
  L_ADXL355_init6
  L_ADXL355_init7
  L_ADXL355_read_data8
  L_ADXL355_read_data9
  L_ADXL355_read_data10
  L_ADXL355_read_data11
  L_ADXL355_read_data12
  L_ADXL355_read_data13
  L_ADXL355_read_data14
  L_ADXL355_read_data15
  L_ADXL355_read_FIFO16
  L_EnviarTramaRS48518
  L_EnviarTramaRS48519
  L_EnviarTramaRS48520
  L_EnviarTramaRS48521
  L_EnviarTramaRS48522
  L_EnviarTramaRS48523
  L_EnviarTramaRS48524
  L_EnviarTramaRS48525
  L_EnviarTramaRS48526
  L_EnviarTramaRS48527
  L_EnviarTramaRS48528
  L_EnviarTramaRS48529
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main36
  L_main37
  L_main38
  L_main39
  L_main40
  L_main41
  L_main43
  L_main44
  L_ConfiguracionPrincipal45
  L_Muestrear47
  L_Muestrear48
  L_Muestrear49
  L_Muestrear50
  L_Muestrear51
  L_Muestrear52
  L_Muestrear53
  L_Muestrear54
  L_Muestrear55
  L_Muestrear56
  L_Muestrear57
  L_Muestrear58
  L_Muestrear59
  L_Muestrear60
  L_Muestrear61
  L_Muestrear62
  L_Muestrear63
  L_Muestrear64
  L_Muestrear65
  L_GuardarTramaSD66
  L_GuardarTramaSD67
  L_GuardarTramaSD68
  L_GuardarTramaSD69
  L_GuardarTramaSD70
  L_GuardarTramaSD71
  L_GuardarTramaSD72
  L_GuardarTramaSD73
  L_GuardarTramaSD74
  L_GuardarTramaSD75
  L_GuardarTramaSD76
  L_GuardarTramaSD77
  L_int_179
  L_Timer1Int80
  L_Timer1Int81
  L_Timer1Int82
  L_Timer1Int83
  L_Timer1Int84
  L_Timer1Int85
  L_Timer1Int86
  L_Timer1Int87
  L_Timer1Int88
  L_Timer1Int89
  L_Timer1Int90
  L_Timer1Int91
  L_Timer1Int92
  L_Timer1Int93
  L_urx_194
  L_urx_195
  L_urx_196
  L_urx_197
  L_urx_198
  L_urx_199
  L_urx_1100
  L_urx_1101
  L_urx_1102
  L_urx_1103
  L_urx_1104
  L_urx_1105
  L_urx_1106
  L_urx_1107
  L_urx_1108
  L_urx_1109
  L_urx_1110
  L_urx_1111
  L__EnviarTramaRS485112
  L__main113
  L__main114
  L__main115
  L__Muestrear116
  L__Muestrear117
  L__Muestrear118
  L__Timer1Int119
  L__Timer1Int120
  L__Timer1Int121
  L__urx_1122
  L__urx_1123
  L__urx_1124
  L__urx_1125
  L__urx_1126
  L__urx_1127
  L__urx_1128
  L__urx_1129
  L__urx_1130
  L_end_ADXL355_init
  _ADXL355_init
  L__ADXL355_init132
  L__ADXL355_init133
  L__ADXL355_init134
  L__ADXL355_init135
  L_end_ADXL355_write_byte
  _ADXL355_write_byte
  L_end_ADXL355_read_byte
  _ADXL355_read_byte
  L_end_ADXL355_read_data
  _ADXL355_read_data
  L__ADXL355_read_data139
  L__ADXL355_read_data140
  L__ADXL355_read_data141
  L_end_ADXL355_read_FIFO
  _ADXL355_read_FIFO
  L_end_DS3234_init
  _DS3234_init
  L_end_DS3234_write_byte
  _DS3234_write_byte
  L_end_DS3234_read_byte
  _DS3234_read_byte
  L_end_DS3234_setDate
  _DS3234_setDate
  L_end_RecuperarHoraRTC
  _RecuperarHoraRTC
  L_end_RecuperarFechaRTC
  _RecuperarFechaRTC
  L_end_AjustarTiempoSistema
  _AjustarTiempoSistema
  L_end_EnviarTramaRS485
  _EnviarTramaRS485
  L__EnviarTramaRS485151
  L__EnviarTramaRS485152
  L__EnviarTramaRS485153
  L__EnviarTramaRS485154
  L__EnviarTramaRS485155
  L__EnviarTramaRS485156
  L_end_main
  _main
  L__main158
  L__main159
  L__main_end_loop
  L_end_ConfiguracionPrincipal
  _ConfiguracionPrincipal
  L_end_Muestrear
  _Muestrear
  L__Muestrear163
  L__Muestrear164
  L__Muestrear165
  L__Muestrear166
  L__Muestrear167
  L__Muestrear168
  L__Muestrear169
  L__Muestrear170
  L_end_GuardarTramaSD
  _GuardarTramaSD
  L__GuardarTramaSD172
  L__GuardarTramaSD173
  L__GuardarTramaSD174
  L__GuardarTramaSD175
  L__GuardarTramaSD176
  L_end_int_1
  _int_1
  L__int_1178
  L_end_Timer1Int
  _Timer1Int
  L__Timer1Int180
  L__Timer1Int181
  L__Timer1Int182
  L__Timer1Int183
  L__Timer1Int184
  L__Timer1Int185
  L_end_urx_1
  _urx_1
  L__urx_1187
  L__urx_1188
  L__urx_1189
  L__urx_1190
  L__urx_1191
  L__urx_1192
  L__urx_1193
  L__urx_1194
  L__urx_1195
  L__urx_1196
  L__urx_1197
  L__urx_1198
  L_SD_Read0
  L_SD_Read1
  L_SD_Read2
  L_SD_Read3
  L_SD_Read4
  L_SD_Read5
  L_SD_Read6
  L_SD_Read7
  L_SD_Read_Block8
  L_SD_Read_Block9
  L_SD_Read_Block10
  L_SD_Write_Block11
  L_SD_Write_Block12
  L_SD_Write_Block13
  L_SD_Write_Block14
  L_SD_Write_Block15
  L_SD_Write_Block16
  L_SD_Write_Block17
  L_SD_Write_Block18
  L_SD_Write_Block19
  L_SD_Write_Block20
  L_SD_Write_Block21
  L_SD_Write_Block22
  L_SD_Write_Block23
  L_SD_Init_Try24
  L_SD_Init_Try25
  L_SD_Init_Try26
  L_SD_Init_Try27
  L_SD_Init_Try28
  L_SD_Init_Try29
  L_SD_Init31
  L_SD_Init32
  L_SD_Init33
  L_SD_Init34
  L_SD_Init35
  L_SD_Init36
  L_SD_Init37
  L_SD_Init38
  L_SD_Init39
  L_SD_Init40
  L_SD_Init41
  L_SD_Init42
  L_SD_Init43
  L_SD_Init44
  L_SD_Init45
  L_SD_Init46
  L_SD_Init47
  L_SD_Init48
  L_SD_Init49
  L_SD_Init50
  L_SD_Init51
  L_SD_Init52
  L_SD_Init53
  L_SD_Init54
  L_SD_Init55
  L_SD_Init56
  L_SD_Init57
  L_SD_Init58
  L_SD_Init59
  L_SD_Init60
  L_SD_Init61
  L_SD_Init62
  L_SD_Init63
  L_SD_Init64
  L_SD_Init65
  L_SD_Init66
  L_SD_Init67
  L_SD_Init68
  L_SD_Init69
  L_SD_Ready70
  L_SD_Ready71
  L_SD_Ready72
  L_SD_Ready73
  L_SD_Ready74
  L_SD_Detect75
  L_SD_Detect76
  L_end_SD_Read
  _SD_Read
  L__SD_Read78
  L__SD_Read79
  L__SD_Read80
  L__SD_Read81
  L_end_SD_Read_Block
  _SD_Read_Block
  L__SD_Read_Block83
  L__SD_Read_Block84
  L__SD_Read_Block85
  L_end_SD_Write_Block
  _SD_Write_Block
  L__SD_Write_Block87
  L__SD_Write_Block88
  L__SD_Write_Block89
  L__SD_Write_Block90
  L__SD_Write_Block91
  L__SD_Write_Block92
  L__SD_Write_Block93
  L__SD_Write_Block94
  L_end_SD_Init_Try
  _SD_Init_Try
  L__SD_Init_Try96
  L__SD_Init_Try97
  L__SD_Init_Try98
  L_end_SD_Init
  _SD_Init
  L__SD_Init100
  L__SD_Init101
  L__SD_Init102
  L__SD_Init103
  L__SD_Init104
  L__SD_Init105
  L__SD_Init106
  L__SD_Init107
  L__SD_Init108
  L__SD_Init109
  L__SD_Init110
  L__SD_Init111
  L__SD_Init112
  L__SD_Init113
  L__SD_Init114
  L__SD_Init115
  L__SD_Init116
  L__SD_Init117
  L__SD_Init118
  L__SD_Init119
  L__SD_Init120
  L__SD_Init121
  L__SD_Init122
  L__SD_Init123
  L__SD_Init124
  L__SD_Init125
  L__SD_Init126
  L__SD_Init127
  L__SD_Init128
  L_end_R1_Response
  _R1_Response
  L_end_R2_Response
  _R2_Response
  L_end_Response_32b
  _Response_32b
  L_end_SD_Send_Command
  _SD_Send_Command
  L_end_SD_Ready
  _SD_Ready
  L__SD_Ready134
  L__SD_Ready135
  L__SD_Ready136
  L_end_Release_SD
  _Release_SD
  L_end_Select_SD
  _Select_SD
  L_end_SD_Detect
  _SD_Detect
  L_UART1_Write0
  L_UART1_Write1
  L_UART1_Write_Text2
  L_UART1_Write_Text3
  L_UART1_Read_Text4
  L_UART1_Read_Text5
  L_UART1_Read_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Init13
  L_UART1_Init14
  L_UART1_Init15
  L_UART1_Init_Advanced16
  L_UART1_Init_Advanced17
  L_UART1_Init_Advanced18
  L_UART1_Init_Advanced19
  L_UART1_Init_Advanced20
  L_UART1_Init_Advanced21
  L_UART1_Init_Advanced22
  L_UART1_Init_Advanced23
  L_UART1_Init_Advanced24
  L_UART2_Write25
  L_UART2_Write26
  L_UART2_Write_Text27
  L_UART2_Write_Text28
  L_UART2_Read_Text29
  L_UART2_Read_Text30
  L_UART2_Read_Text31
  L_UART2_Read_Text32
  L_UART2_Read_Text33
  L_UART2_Read_Text34
  L_UART2_Read_Text35
  L_UART2_Read_Text36
  L_UART2_Read_Text37
  L_UART2_Init38
  L_UART2_Init39
  L_UART2_Init40
  L_UART2_Init_Advanced41
  L_UART2_Init_Advanced42
  L_UART2_Init_Advanced43
  L_UART2_Init_Advanced44
  L_UART2_Init_Advanced45
  L_UART2_Init_Advanced46
  L_UART2_Init_Advanced47
  L_UART2_Init_Advanced48
  L_UART2_Init_Advanced49
  L_UART_Write_Text50
  L_UART_Write_Text51
  L_UART_Read_Text52
  L_UART_Read_Text53
  L_UART_Read_Text54
  L_UART_Read_Text55
  L_UART_Read_Text56
  L_UART_Read_Text57
  L_UART_Read_Text58
  L_UART_Read_Text59
  L_UART_Read_Text60
  L__UART1_Read_Text61
  L__UART1_Init62
  L__UART1_Init63
  L__UART1_Init64
  L__UART2_Read_Text65
  L__UART2_Init66
  L__UART2_Init67
  L__UART2_Init68
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L__UART1_Write_Text71
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L__UART1_Read_Text75
  L__UART1_Read_Text76
  L__UART1_Read_Text77
  L__UART1_Read_Text78
  L__UART1_Read_Text79
  L__UART1_Read_Text80
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Init
  _UART1_Init
  L__UART1_Init83
  L__UART1_Init84
  L__UART1_Init85
  L__UART1_Init86
  L__UART1_Init87
  L__UART1_Init88
  L__UART1_Init89
  L_end_UART1_Init_Advanced
  _UART1_Init_Advanced
  L__UART1_Init_Advanced91
  L__UART1_Init_Advanced92
  L__UART1_Init_Advanced93
  L__UART1_Init_Advanced94
  L__UART1_Init_Advanced95
  L__UART1_Init_Advanced96
  L__UART1_Init_Advanced97
  L__UART1_Init_Advanced98
  L__UART1_Init_Advanced99
  L__UART1_Init_Advanced100
  L__UART1_Init_Advanced101
  L__UART1_Init_Advanced102
  L__UART1_Init_Advanced103
  L__UART1_Init_Advanced104
  L__UART1_Init_Advanced105
  L_end_UART2_Write
  _UART2_Write
  L_end_UART2_Write_Text
  _UART2_Write_Text
  L__UART2_Write_Text108
  L_end_UART2_Data_Ready
  _UART2_Data_Ready
  L_end_UART2_Read
  _UART2_Read
  L_end_UART2_Read_Text
  _UART2_Read_Text
  L__UART2_Read_Text112
  L__UART2_Read_Text113
  L__UART2_Read_Text114
  L__UART2_Read_Text115
  L__UART2_Read_Text116
  L__UART2_Read_Text117
  L_end_UART2_Tx_Idle
  _UART2_Tx_Idle
  L_end_UART2_Init
  _UART2_Init
  L__UART2_Init120
  L__UART2_Init121
  L__UART2_Init122
  L__UART2_Init123
  L__UART2_Init124
  L__UART2_Init125
  L__UART2_Init126
  L_end_UART2_Init_Advanced
  _UART2_Init_Advanced
  L__UART2_Init_Advanced128
  L__UART2_Init_Advanced129
  L__UART2_Init_Advanced130
  L__UART2_Init_Advanced131
  L__UART2_Init_Advanced132
  L__UART2_Init_Advanced133
  L__UART2_Init_Advanced134
  L__UART2_Init_Advanced135
  L__UART2_Init_Advanced136
  L__UART2_Init_Advanced137
  L__UART2_Init_Advanced138
  L__UART2_Init_Advanced139
  L__UART2_Init_Advanced140
  L__UART2_Init_Advanced141
  L__UART2_Init_Advanced142
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L__UART_Write_Text146
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L__UART_Read_Text150
  L__UART_Read_Text151
  L__UART_Read_Text152
  L__UART_Read_Text153
  L__UART_Read_Text154
  L__UART_Read_Text155
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
  L_ADXL355_init0
  L_ADXL355_init2
  L_ADXL355_init3
  L_ADXL355_init4
  L_ADXL355_init5
  L_ADXL355_init6
  L_ADXL355_init7
  L_ADXL355_read_data8
  L_ADXL355_read_data9
  L_ADXL355_read_data10
  L_ADXL355_read_data11
  L_ADXL355_read_data12
  L_ADXL355_read_data13
  L_ADXL355_read_data14
  L_ADXL355_read_data15
  L_ADXL355_read_FIFO16
  L_EnviarTramaRS48518
  L_EnviarTramaRS48519
  L_EnviarTramaRS48520
  L_EnviarTramaRS48521
  L_EnviarTramaRS48522
  L_EnviarTramaRS48523
  L_EnviarTramaRS48524
  L_EnviarTramaRS48525
  L_EnviarTramaRS48526
  L_EnviarTramaRS48527
  L_EnviarTramaRS48528
  L_EnviarTramaRS48529
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main36
  L_main37
  L_main38
  L_main39
  L_main40
  L_main41
  L_main43
  L_main44
  L_ConfiguracionPrincipal45
  L_Muestrear47
  L_Muestrear48
  L_Muestrear49
  L_Muestrear50
  L_Muestrear51
  L_Muestrear52
  L_Muestrear53
  L_Muestrear54
  L_Muestrear55
  L_Muestrear56
  L_Muestrear57
  L_Muestrear58
  L_Muestrear59
  L_Muestrear60
  L_Muestrear61
  L_Muestrear62
  L_Muestrear63
  L_Muestrear64
  L_Muestrear65
  L_GuardarTramaSD66
  L_GuardarTramaSD67
  L_GuardarTramaSD68
  L_GuardarTramaSD69
  L_GuardarTramaSD70
  L_GuardarTramaSD71
  L_GuardarTramaSD72
  L_GuardarTramaSD73
  L_GuardarTramaSD74
  L_GuardarTramaSD75
  L_GuardarTramaSD76
  L_GuardarTramaSD77
  L_int_179
  L_Timer1Int80
  L_Timer1Int81
  L_Timer1Int82
  L_Timer1Int83
  L_Timer1Int84
  L_Timer1Int85
  L_Timer1Int86
  L_Timer1Int87
  L_Timer1Int88
  L_Timer1Int89
  L_Timer1Int90
  L_Timer1Int91
  L_Timer1Int92
  L_Timer1Int93
  L_urx_194
  L_urx_195
  L_urx_196
  L_urx_197
  L_urx_198
  L_urx_199
  L_urx_1100
  L_urx_1101
  L_urx_1102
  L_urx_1103
  L_urx_1104
  L_urx_1105
  L_urx_1106
  L_urx_1107
  L_urx_1108
  L_urx_1109
  L_urx_1110
  L_urx_1111
  L__EnviarTramaRS485112
  L__main113
  L__main114
  L__main115
  L__Muestrear116
  L__Muestrear117
  L__Muestrear118
  L__Timer1Int119
  L__Timer1Int120
  L__Timer1Int121
  L__urx_1122
  L__urx_1123
  L__urx_1124
  L__urx_1125
  L__urx_1126
  L__urx_1127
  L__urx_1128
  L__urx_1129
  L__urx_1130
  L_end_ADXL355_init
  _ADXL355_init
  L__ADXL355_init132
  L__ADXL355_init133
  L__ADXL355_init134
  L__ADXL355_init135
  L_end_ADXL355_write_byte
  _ADXL355_write_byte
  L_end_ADXL355_read_byte
  _ADXL355_read_byte
  L_end_ADXL355_read_data
  _ADXL355_read_data
  L__ADXL355_read_data139
  L__ADXL355_read_data140
  L__ADXL355_read_data141
  L_end_ADXL355_read_FIFO
  _ADXL355_read_FIFO
  L_end_DS3234_init
  _DS3234_init
  L_end_DS3234_write_byte
  _DS3234_write_byte
  L_end_DS3234_read_byte
  _DS3234_read_byte
  L_end_DS3234_setDate
  _DS3234_setDate
  L_end_RecuperarHoraRTC
  _RecuperarHoraRTC
  L_end_RecuperarFechaRTC
  _RecuperarFechaRTC
  L_end_AjustarTiempoSistema
  _AjustarTiempoSistema
  L_end_EnviarTramaRS485
  _EnviarTramaRS485
  L__EnviarTramaRS485151
  L__EnviarTramaRS485152
  L__EnviarTramaRS485153
  L__EnviarTramaRS485154
  L__EnviarTramaRS485155
  L__EnviarTramaRS485156
  L_end_main
  _main
  L__main158
  L__main159
  L__main_end_loop
  L_end_ConfiguracionPrincipal
  _ConfiguracionPrincipal
  L_end_Muestrear
  _Muestrear
  L__Muestrear163
  L__Muestrear164
  L__Muestrear165
  L__Muestrear166
  L__Muestrear167
  L__Muestrear168
  L__Muestrear169
  L__Muestrear170
  L_end_GuardarTramaSD
  _GuardarTramaSD
  L__GuardarTramaSD172
  L__GuardarTramaSD173
  L__GuardarTramaSD174
  L__GuardarTramaSD175
  L__GuardarTramaSD176
  L_end_int_1
  _int_1
  L__int_1178
  L_end_Timer1Int
  _Timer1Int
  L__Timer1Int180
  L__Timer1Int181
  L__Timer1Int182
  L__Timer1Int183
  L__Timer1Int184
  L__Timer1Int185
  L_end_urx_1
  _urx_1
  L__urx_1187
  L__urx_1188
  L__urx_1189
  L__urx_1190
  L__urx_1191
  L__urx_1192
  L__urx_1193
  L__urx_1194
  L__urx_1195
  L__urx_1196
  L__urx_1197
  L__urx_1198
  L_ADXL355_init0
  L_ADXL355_init2
  L_ADXL355_init3
  L_ADXL355_init4
  L_ADXL355_init5
  L_ADXL355_init6
  L_ADXL355_init7
  L_ADXL355_read_data8
  L_ADXL355_read_data9
  L_ADXL355_read_data10
  L_ADXL355_read_data11
  L_ADXL355_read_data12
  L_ADXL355_read_data13
  L_ADXL355_read_data14
  L_ADXL355_read_data15
  L_ADXL355_read_FIFO16
  L_EnviarTramaRS48518
  L_EnviarTramaRS48519
  L_EnviarTramaRS48520
  L_EnviarTramaRS48521
  L_EnviarTramaRS48522
  L_EnviarTramaRS48523
  L_EnviarTramaRS48524
  L_EnviarTramaRS48525
  L_EnviarTramaRS48526
  L_EnviarTramaRS48527
  L_EnviarTramaRS48528
  L_EnviarTramaRS48529
  L_main30
  L_main31
  L_main32
  L_main33
  L_main34
  L_main36
  L_main37
  L_main38
  L_main39
  L_main40
  L_main41
  L_main43
  L_main44
  L_ConfiguracionPrincipal45
  L_Muestrear47
  L_Muestrear48
  L_Muestrear49
  L_Muestrear50
  L_Muestrear51
  L_Muestrear52
  L_Muestrear53
  L_Muestrear54
  L_Muestrear55
  L_Muestrear56
  L_Muestrear57
  L_Muestrear58
  L_Muestrear59
  L_Muestrear60
  L_Muestrear61
  L_Muestrear62
  L_Muestrear63
  L_Muestrear64
  L_Muestrear65
  L_GuardarTramaSD66
  L_GuardarTramaSD67
  L_GuardarTramaSD68
  L_GuardarTramaSD69
  L_GuardarTramaSD70
  L_GuardarTramaSD71
  L_GuardarTramaSD72
  L_GuardarTramaSD73
  L_GuardarTramaSD74
  L_GuardarTramaSD75
  L_GuardarTramaSD76
  L_GuardarTramaSD77
  L_int_179
  L_Timer1Int80
  L_Timer1Int81
  L_Timer1Int82
  L_Timer1Int83
  L_Timer1Int84
  L_Timer1Int85
  L_Timer1Int86
  L_Timer1Int87
  L_Timer1Int88
  L_Timer1Int89
  L_Timer1Int90
  L_Timer1Int91
  L_Timer1Int92
  L_Timer1Int93
  L_urx_194
  L_urx_195
  L_urx_196
  L_urx_197
  L_urx_198
  L_urx_199
  L_urx_1100
  L_urx_1101
  L_urx_1102
  L_urx_1103
  L_urx_1104
  L_urx_1105
  L_urx_1106
  L_urx_1107
  L_urx_1108
  L_urx_1109
  L_urx_1110
  L_urx_1111
  L__EnviarTramaRS485112
  L__main113
  L__main114
  L__main115
  L__Muestrear116
  L__Muestrear117
  L__Muestrear118
  L__Timer1Int119
  L__Timer1Int120
  L__Timer1Int121
  L__urx_1122
  L__urx_1123
  L__urx_1124
  L__urx_1125
  L__urx_1126
  L__urx_1127
  L__urx_1128
  L__urx_1129
  L__urx_1130
  L_end_ADXL355_init
  _ADXL355_init
  L__ADXL355_init132
  L__ADXL355_init133
  L__ADXL355_init134
  L__ADXL355_init135
  L_end_ADXL355_write_byte
  _ADXL355_write_byte
  L_end_ADXL355_read_byte
  _ADXL355_read_byte
  L_end_ADXL355_read_data
  _ADXL355_read_data
  L__ADXL355_read_data139
  L__ADXL355_read_data140
  L__ADXL355_read_data141
  L_end_ADXL355_read_FIFO
  _ADXL355_read_FIFO
  L_end_DS3234_init
  _DS3234_init
  L_end_DS3234_write_byte
  _DS3234_write_byte
  L_end_DS3234_read_byte
  _DS3234_read_byte
  L_end_DS3234_setDate
  _DS3234_setDate
  L_end_RecuperarHoraRTC
  _RecuperarHoraRTC
  L_end_RecuperarFechaRTC
  _RecuperarFechaRTC
  L_end_AjustarTiempoSistema
  _AjustarTiempoSistema
  L_end_EnviarTramaRS485
  _EnviarTramaRS485
  L__EnviarTramaRS485151
  L__EnviarTramaRS485152
  L__EnviarTramaRS485153
  L__EnviarTramaRS485154
  L__EnviarTramaRS485155
  L__EnviarTramaRS485156
  L_end_main
  _main
  L__main158
  L__main159
  L__main_end_loop
  L_end_ConfiguracionPrincipal
  _ConfiguracionPrincipal
  L_end_Muestrear
  _Muestrear
  L__Muestrear163
  L__Muestrear164
  L__Muestrear165
  L__Muestrear166
  L__Muestrear167
  L__Muestrear168
  L__Muestrear169
  L__Muestrear170
  L_end_GuardarTramaSD
  _GuardarTramaSD
  L__GuardarTramaSD172
  L__GuardarTramaSD173
  L__GuardarTramaSD174
  L__GuardarTramaSD175
  L__GuardarTramaSD176
  L_end_int_1
  _int_1
  L__int_1178
  L_end_Timer1Int
  _Timer1Int
  L__Timer1Int180
  L__Timer1Int181
  L__Timer1Int182
  L__Timer1Int183
  L__Timer1Int184
  L__Timer1Int185
  L_end_urx_1
  _urx_1
  L__urx_1187
  L__urx_1188
  L__urx_1189
  L__urx_1190
  L__urx_1191
  L__urx_1192
  L__urx_1193
  L__urx_1194
  L__urx_1195
  L__urx_1196
  L__urx_1197
  L__urx_1198
