# 16-Bit-Array-Multiplier
This project implements a 16-bit Array Multiplier and verifies its functionality using a modular SystemVerilog Testbench. The project is structured and implemented in EDA Playground, incorporating the following testbench components: Generator, Driver, DUT (Design Under Test), Monitor, Checker, and the top-level Testbench.
