{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682741380358 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682741380358 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 21:09:40 2023 " "Processing started: Fri Apr 28 21:09:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682741380358 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1682741380358 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MCycMIPS32 -c MCycMIPS32_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off MCycMIPS32 -c MCycMIPS32_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1682741380359 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Design Software" 0 -1 1682741380819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1682741380844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1682741380844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/decoder3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/decoder3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8 " "Found entity 1: decoder3to8" {  } { { "SourceCode/decoder3to8.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/decoder3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/outputcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/outputcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputControl " "Found entity 1: outputControl" {  } { { "SourceCode/outputControl.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/outputControl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/mydefines.v 0 0 " "Found 0 design units, including 0 entities, in source file sourcecode/mydefines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/signext.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "SourceCode/signext.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/signext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/shiftleft2.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/shiftleft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft2 " "Found entity 1: shiftLeft2" {  } { { "SourceCode/shiftLeft2.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/shiftLeft2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "SourceCode/RegisterFile.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "SourceCode/PC.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/mux2to1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/mux2to1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_32 " "Found entity 1: mux2to1_32" {  } { { "SourceCode/mux2to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux2to1_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/id.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "SourceCode/ID.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "SourceCode/ALU.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/mcycmips32_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/mcycmips32_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 MCycMIPS32_top " "Found entity 1: MCycMIPS32_top" {  } { { "SourceCode/MCycMIPS32_top.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MCycMIPS32_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/zeroextimm.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/zeroextimm.v" { { "Info" "ISGN_ENTITY_NAME" "1 zeroExtImm " "Found entity 1: zeroExtImm" {  } { { "SourceCode/zeroExtImm.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/zeroExtImm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/shiftright2.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/shiftright2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftRight2 " "Found entity 1: shiftRight2" {  } { { "SourceCode/shiftRight2.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/shiftRight2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/mux8to1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/mux8to1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1_32 " "Found entity 1: mux8to1_32" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388907 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do reg32.v(5) " "Verilog HDL Declaration warning at reg32.v(5): \"do\" is SystemVerilog-2005 keyword" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1682741388909 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do reg32.v(7) " "Verilog HDL Declaration warning at reg32.v(7): \"do\" is SystemVerilog-2005 keyword" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 7 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1682741388909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/bit_extender_4.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/bit_extender_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_extender_4 " "Found entity 1: bit_extender_4" {  } { { "SourceCode/bit_extender_4.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/bit_extender_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388911 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do shiftleft2_26.v(3) " "Verilog HDL Declaration warning at shiftleft2_26.v(3): \"do\" is SystemVerilog-2005 keyword" {  } { { "SourceCode/shiftleft2_26.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/shiftleft2_26.v" 3 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1682741388912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/shiftleft2_26.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/shiftleft2_26.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftleft2_26 " "Found entity 1: shiftleft2_26" {  } { { "SourceCode/shiftleft2_26.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/shiftleft2_26.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/control.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "SourceCode/control.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388917 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "rom.v(15) " "Verilog HDL warning at rom.v(15): extended using \"x\" or \"z\"" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1682741388921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388921 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ram.v(21) " "Verilog HDL warning at ram.v(21): extended using \"x\" or \"z\"" {  } { { "SourceCode/ram.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/ram.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1682741388923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "SourceCode/ram.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/outputmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/outputmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputModule " "Found entity 1: outputModule" {  } { { "SourceCode/outputModule.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/outputModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/real_reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/real_reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 real_reg32 " "Found entity 1: real_reg32" {  } { { "SourceCode/real_reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/real_reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/mips32.v 1 1 " "Found 1 design units, including 1 entities, in source file sourcecode/mips32.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS32 " "Found entity 1: MIPS32" {  } { { "SourceCode/MIPS32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682741388929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1682741388929 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ce MIPS32.v(88) " "Verilog HDL Implicit Net warning at MIPS32.v(88): created implicit net for \"ce\"" {  } { { "SourceCode/MIPS32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1682741388929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MCycMIPS32_top " "Elaborating entity \"MCycMIPS32_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1682741388967 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 MCycMIPS32_top.v(10) " "Output port \"HEX0\" at MCycMIPS32_top.v(10) has no driver" {  } { { "SourceCode/MCycMIPS32_top.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MCycMIPS32_top.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682741388967 "|MCycMIPS32_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 MCycMIPS32_top.v(11) " "Output port \"HEX1\" at MCycMIPS32_top.v(11) has no driver" {  } { { "SourceCode/MCycMIPS32_top.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MCycMIPS32_top.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682741388968 "|MCycMIPS32_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 MCycMIPS32_top.v(12) " "Output port \"HEX2\" at MCycMIPS32_top.v(12) has no driver" {  } { { "SourceCode/MCycMIPS32_top.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MCycMIPS32_top.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682741388968 "|MCycMIPS32_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 MCycMIPS32_top.v(13) " "Output port \"HEX3\" at MCycMIPS32_top.v(13) has no driver" {  } { { "SourceCode/MCycMIPS32_top.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MCycMIPS32_top.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682741388968 "|MCycMIPS32_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 MCycMIPS32_top.v(14) " "Output port \"HEX4\" at MCycMIPS32_top.v(14) has no driver" {  } { { "SourceCode/MCycMIPS32_top.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MCycMIPS32_top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682741388968 "|MCycMIPS32_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 MCycMIPS32_top.v(15) " "Output port \"HEX5\" at MCycMIPS32_top.v(15) has no driver" {  } { { "SourceCode/MCycMIPS32_top.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MCycMIPS32_top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682741388968 "|MCycMIPS32_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS32 MIPS32:M1 " "Elaborating entity \"MIPS32\" for hierarchy \"MIPS32:M1\"" {  } { { "SourceCode/MCycMIPS32_top.v" "M1" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MCycMIPS32_top.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741388968 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out MIPS32.v(5) " "Output port \"data_out\" at MIPS32.v(5) has no driver" {  } { { "SourceCode/MIPS32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1682741388972 "|MCycMIPS32_top|MIPS32:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 MIPS32:M1\|reg32:M1 " "Elaborating entity \"reg32\" for hierarchy \"MIPS32:M1\|reg32:M1\"" {  } { { "SourceCode/MIPS32.v" "M1" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741388994 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "do reg32.v(10) " "Verilog HDL Always Construct warning at reg32.v(10): inferring latch(es) for variable \"do\", which holds its previous value in one or more paths through the always construct" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[0\] reg32.v(10) " "Inferred latch for \"do\[0\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[1\] reg32.v(10) " "Inferred latch for \"do\[1\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[2\] reg32.v(10) " "Inferred latch for \"do\[2\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[3\] reg32.v(10) " "Inferred latch for \"do\[3\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[4\] reg32.v(10) " "Inferred latch for \"do\[4\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[5\] reg32.v(10) " "Inferred latch for \"do\[5\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[6\] reg32.v(10) " "Inferred latch for \"do\[6\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[7\] reg32.v(10) " "Inferred latch for \"do\[7\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[8\] reg32.v(10) " "Inferred latch for \"do\[8\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[9\] reg32.v(10) " "Inferred latch for \"do\[9\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[10\] reg32.v(10) " "Inferred latch for \"do\[10\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[11\] reg32.v(10) " "Inferred latch for \"do\[11\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[12\] reg32.v(10) " "Inferred latch for \"do\[12\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[13\] reg32.v(10) " "Inferred latch for \"do\[13\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[14\] reg32.v(10) " "Inferred latch for \"do\[14\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[15\] reg32.v(10) " "Inferred latch for \"do\[15\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388996 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[16\] reg32.v(10) " "Inferred latch for \"do\[16\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[17\] reg32.v(10) " "Inferred latch for \"do\[17\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[18\] reg32.v(10) " "Inferred latch for \"do\[18\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[19\] reg32.v(10) " "Inferred latch for \"do\[19\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[20\] reg32.v(10) " "Inferred latch for \"do\[20\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[21\] reg32.v(10) " "Inferred latch for \"do\[21\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[22\] reg32.v(10) " "Inferred latch for \"do\[22\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[23\] reg32.v(10) " "Inferred latch for \"do\[23\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[24\] reg32.v(10) " "Inferred latch for \"do\[24\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[25\] reg32.v(10) " "Inferred latch for \"do\[25\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[26\] reg32.v(10) " "Inferred latch for \"do\[26\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[27\] reg32.v(10) " "Inferred latch for \"do\[27\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[28\] reg32.v(10) " "Inferred latch for \"do\[28\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[29\] reg32.v(10) " "Inferred latch for \"do\[29\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[30\] reg32.v(10) " "Inferred latch for \"do\[30\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "do\[31\] reg32.v(10) " "Inferred latch for \"do\[31\]\" at reg32.v(10)" {  } { { "SourceCode/reg32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/reg32.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741388997 "|MCycMIPS32_top|reg32:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID MIPS32:M1\|ID:M3 " "Elaborating entity \"ID\" for hierarchy \"MIPS32:M1\|ID:M3\"" {  } { { "SourceCode/MIPS32.v" "M3" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741388998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_32 MIPS32:M1\|mux2to1_32:M4 " "Elaborating entity \"mux2to1_32\" for hierarchy \"MIPS32:M1\|mux2to1_32:M4\"" {  } { { "SourceCode/MIPS32.v" "M4" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741389000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile MIPS32:M1\|RegisterFile:M6 " "Elaborating entity \"RegisterFile\" for hierarchy \"MIPS32:M1\|RegisterFile:M6\"" {  } { { "SourceCode/MIPS32.v" "M6" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741389002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext MIPS32:M1\|signext:M7 " "Elaborating entity \"signext\" for hierarchy \"MIPS32:M1\|signext:M7\"" {  } { { "SourceCode/MIPS32.v" "M7" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741389003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroExtImm MIPS32:M1\|zeroExtImm:M8 " "Elaborating entity \"zeroExtImm\" for hierarchy \"MIPS32:M1\|zeroExtImm:M8\"" {  } { { "SourceCode/MIPS32.v" "M8" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741389005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftLeft2 MIPS32:M1\|shiftLeft2:M11 " "Elaborating entity \"shiftLeft2\" for hierarchy \"MIPS32:M1\|shiftLeft2:M11\"" {  } { { "SourceCode/MIPS32.v" "M11" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741389007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1_32 MIPS32:M1\|mux8to1_32:M12 " "Elaborating entity \"mux8to1_32\" for hierarchy \"MIPS32:M1\|mux8to1_32:M12\"" {  } { { "SourceCode/MIPS32.v" "M12" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741389008 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mux8to1_32.v(22) " "Verilog HDL Case Statement warning at mux8to1_32.v(22): incomplete case statement has no default case item" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux8to1_32.v(22) " "Verilog HDL Always Construct warning at mux8to1_32.v(22): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux8to1_32.v(22) " "Inferred latch for \"out\[0\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux8to1_32.v(22) " "Inferred latch for \"out\[1\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux8to1_32.v(22) " "Inferred latch for \"out\[2\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux8to1_32.v(22) " "Inferred latch for \"out\[3\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux8to1_32.v(22) " "Inferred latch for \"out\[4\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux8to1_32.v(22) " "Inferred latch for \"out\[5\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux8to1_32.v(22) " "Inferred latch for \"out\[6\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux8to1_32.v(22) " "Inferred latch for \"out\[7\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux8to1_32.v(22) " "Inferred latch for \"out\[8\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux8to1_32.v(22) " "Inferred latch for \"out\[9\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux8to1_32.v(22) " "Inferred latch for \"out\[10\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux8to1_32.v(22) " "Inferred latch for \"out\[11\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux8to1_32.v(22) " "Inferred latch for \"out\[12\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux8to1_32.v(22) " "Inferred latch for \"out\[13\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux8to1_32.v(22) " "Inferred latch for \"out\[14\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux8to1_32.v(22) " "Inferred latch for \"out\[15\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux8to1_32.v(22) " "Inferred latch for \"out\[16\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux8to1_32.v(22) " "Inferred latch for \"out\[17\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] mux8to1_32.v(22) " "Inferred latch for \"out\[18\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] mux8to1_32.v(22) " "Inferred latch for \"out\[19\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] mux8to1_32.v(22) " "Inferred latch for \"out\[20\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] mux8to1_32.v(22) " "Inferred latch for \"out\[21\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] mux8to1_32.v(22) " "Inferred latch for \"out\[22\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] mux8to1_32.v(22) " "Inferred latch for \"out\[23\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] mux8to1_32.v(22) " "Inferred latch for \"out\[24\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389011 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] mux8to1_32.v(22) " "Inferred latch for \"out\[25\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389012 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] mux8to1_32.v(22) " "Inferred latch for \"out\[26\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389012 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] mux8to1_32.v(22) " "Inferred latch for \"out\[27\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389012 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] mux8to1_32.v(22) " "Inferred latch for \"out\[28\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389012 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] mux8to1_32.v(22) " "Inferred latch for \"out\[29\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389012 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] mux8to1_32.v(22) " "Inferred latch for \"out\[30\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389012 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] mux8to1_32.v(22) " "Inferred latch for \"out\[31\]\" at mux8to1_32.v(22)" {  } { { "SourceCode/mux8to1_32.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/mux8to1_32.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389012 "|MCycMIPS32_top|mux8to1_32:M12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftleft2_26 MIPS32:M1\|shiftleft2_26:M13 " "Elaborating entity \"shiftleft2_26\" for hierarchy \"MIPS32:M1\|shiftleft2_26:M13\"" {  } { { "SourceCode/MIPS32.v" "M13" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741389012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_extender_4 MIPS32:M1\|bit_extender_4:M14 " "Elaborating entity \"bit_extender_4\" for hierarchy \"MIPS32:M1\|bit_extender_4:M14\"" {  } { { "SourceCode/MIPS32.v" "M14" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741389014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU MIPS32:M1\|ALU:M16 " "Elaborating entity \"ALU\" for hierarchy \"MIPS32:M1\|ALU:M16\"" {  } { { "SourceCode/MIPS32.v" "M16" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741389016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC MIPS32:M1\|PC:M19 " "Elaborating entity \"PC\" for hierarchy \"MIPS32:M1\|PC:M19\"" {  } { { "SourceCode/MIPS32.v" "M19" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741389026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control MIPS32:M1\|control:M21 " "Elaborating entity \"control\" for hierarchy \"MIPS32:M1\|control:M21\"" {  } { { "SourceCode/MIPS32.v" "M21" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MIPS32.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741389028 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextState control.v(48) " "Verilog HDL Always Construct warning at control.v(48): inferring latch(es) for variable \"nextState\", which holds its previous value in one or more paths through the always construct" {  } { { "SourceCode/control.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1682741389029 "|MCycMIPS32_top|MIPS32:M1|control:M21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.S_WB_LW control.v(48) " "Inferred latch for \"nextState.S_WB_LW\" at control.v(48)" {  } { { "SourceCode/control.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389030 "|MCycMIPS32_top|MIPS32:M1|control:M21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.S_WB_I control.v(48) " "Inferred latch for \"nextState.S_WB_I\" at control.v(48)" {  } { { "SourceCode/control.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389031 "|MCycMIPS32_top|MIPS32:M1|control:M21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.S_WB_R control.v(48) " "Inferred latch for \"nextState.S_WB_R\" at control.v(48)" {  } { { "SourceCode/control.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389031 "|MCycMIPS32_top|MIPS32:M1|control:M21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.S_MEM_SW control.v(48) " "Inferred latch for \"nextState.S_MEM_SW\" at control.v(48)" {  } { { "SourceCode/control.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389031 "|MCycMIPS32_top|MIPS32:M1|control:M21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.S_MEM_LW control.v(48) " "Inferred latch for \"nextState.S_MEM_LW\" at control.v(48)" {  } { { "SourceCode/control.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389031 "|MCycMIPS32_top|MIPS32:M1|control:M21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.S_EXE_LW control.v(48) " "Inferred latch for \"nextState.S_EXE_LW\" at control.v(48)" {  } { { "SourceCode/control.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389031 "|MCycMIPS32_top|MIPS32:M1|control:M21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.S_EXE_BEQ control.v(48) " "Inferred latch for \"nextState.S_EXE_BEQ\" at control.v(48)" {  } { { "SourceCode/control.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389031 "|MCycMIPS32_top|MIPS32:M1|control:M21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.S_EXE_I control.v(48) " "Inferred latch for \"nextState.S_EXE_I\" at control.v(48)" {  } { { "SourceCode/control.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389031 "|MCycMIPS32_top|MIPS32:M1|control:M21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.S_EXE_R control.v(48) " "Inferred latch for \"nextState.S_EXE_R\" at control.v(48)" {  } { { "SourceCode/control.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389031 "|MCycMIPS32_top|MIPS32:M1|control:M21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.S_ID control.v(48) " "Inferred latch for \"nextState.S_ID\" at control.v(48)" {  } { { "SourceCode/control.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389031 "|MCycMIPS32_top|MIPS32:M1|control:M21"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextState.S_IF control.v(48) " "Inferred latch for \"nextState.S_IF\" at control.v(48)" {  } { { "SourceCode/control.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389031 "|MCycMIPS32_top|MIPS32:M1|control:M21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:M2 " "Elaborating entity \"rom\" for hierarchy \"rom:M2\"" {  } { { "SourceCode/MCycMIPS32_top.v" "M2" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MCycMIPS32_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741389040 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[1..43\] 0 rom.v(13) " "Net \"mem\[1..43\]\" at rom.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1682741389063 "|MCycMIPS32_top|rom:M2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[45..67\] 0 rom.v(13) " "Net \"mem\[45..67\]\" at rom.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1682741389063 "|MCycMIPS32_top|rom:M2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[69..511\] 0 rom.v(13) " "Net \"mem\[69..511\]\" at rom.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1682741389064 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[0\] rom.v(18) " "Inferred latch for \"mem\[68\]\[0\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389071 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[1\] rom.v(18) " "Inferred latch for \"mem\[68\]\[1\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389071 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[2\] rom.v(18) " "Inferred latch for \"mem\[68\]\[2\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389071 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[3\] rom.v(18) " "Inferred latch for \"mem\[68\]\[3\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389071 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[4\] rom.v(18) " "Inferred latch for \"mem\[68\]\[4\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389071 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[5\] rom.v(18) " "Inferred latch for \"mem\[68\]\[5\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389071 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[6\] rom.v(18) " "Inferred latch for \"mem\[68\]\[6\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389071 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[7\] rom.v(18) " "Inferred latch for \"mem\[68\]\[7\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389071 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[8\] rom.v(18) " "Inferred latch for \"mem\[68\]\[8\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389071 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[9\] rom.v(18) " "Inferred latch for \"mem\[68\]\[9\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[10\] rom.v(18) " "Inferred latch for \"mem\[68\]\[10\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[11\] rom.v(18) " "Inferred latch for \"mem\[68\]\[11\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[12\] rom.v(18) " "Inferred latch for \"mem\[68\]\[12\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[13\] rom.v(18) " "Inferred latch for \"mem\[68\]\[13\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[14\] rom.v(18) " "Inferred latch for \"mem\[68\]\[14\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[15\] rom.v(18) " "Inferred latch for \"mem\[68\]\[15\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[16\] rom.v(18) " "Inferred latch for \"mem\[68\]\[16\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[17\] rom.v(18) " "Inferred latch for \"mem\[68\]\[17\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[18\] rom.v(18) " "Inferred latch for \"mem\[68\]\[18\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[19\] rom.v(18) " "Inferred latch for \"mem\[68\]\[19\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[20\] rom.v(18) " "Inferred latch for \"mem\[68\]\[20\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[21\] rom.v(18) " "Inferred latch for \"mem\[68\]\[21\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[22\] rom.v(18) " "Inferred latch for \"mem\[68\]\[22\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[23\] rom.v(18) " "Inferred latch for \"mem\[68\]\[23\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[24\] rom.v(18) " "Inferred latch for \"mem\[68\]\[24\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[25\] rom.v(18) " "Inferred latch for \"mem\[68\]\[25\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389072 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[26\] rom.v(18) " "Inferred latch for \"mem\[68\]\[26\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389073 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[27\] rom.v(18) " "Inferred latch for \"mem\[68\]\[27\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389073 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[28\] rom.v(18) " "Inferred latch for \"mem\[68\]\[28\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389073 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[29\] rom.v(18) " "Inferred latch for \"mem\[68\]\[29\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389073 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[30\] rom.v(18) " "Inferred latch for \"mem\[68\]\[30\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389073 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[68\]\[31\] rom.v(18) " "Inferred latch for \"mem\[68\]\[31\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389073 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[0\] rom.v(18) " "Inferred latch for \"mem\[44\]\[0\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389073 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[1\] rom.v(18) " "Inferred latch for \"mem\[44\]\[1\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389073 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[2\] rom.v(18) " "Inferred latch for \"mem\[44\]\[2\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389073 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[3\] rom.v(18) " "Inferred latch for \"mem\[44\]\[3\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389073 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[4\] rom.v(18) " "Inferred latch for \"mem\[44\]\[4\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389073 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[5\] rom.v(18) " "Inferred latch for \"mem\[44\]\[5\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389073 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[6\] rom.v(18) " "Inferred latch for \"mem\[44\]\[6\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389074 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[7\] rom.v(18) " "Inferred latch for \"mem\[44\]\[7\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389074 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[8\] rom.v(18) " "Inferred latch for \"mem\[44\]\[8\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389074 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[9\] rom.v(18) " "Inferred latch for \"mem\[44\]\[9\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389074 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[10\] rom.v(18) " "Inferred latch for \"mem\[44\]\[10\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389074 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[11\] rom.v(18) " "Inferred latch for \"mem\[44\]\[11\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389074 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[12\] rom.v(18) " "Inferred latch for \"mem\[44\]\[12\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389074 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[13\] rom.v(18) " "Inferred latch for \"mem\[44\]\[13\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389074 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[14\] rom.v(18) " "Inferred latch for \"mem\[44\]\[14\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389074 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[15\] rom.v(18) " "Inferred latch for \"mem\[44\]\[15\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389074 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[16\] rom.v(18) " "Inferred latch for \"mem\[44\]\[16\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389074 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[17\] rom.v(18) " "Inferred latch for \"mem\[44\]\[17\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389074 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[18\] rom.v(18) " "Inferred latch for \"mem\[44\]\[18\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389074 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[19\] rom.v(18) " "Inferred latch for \"mem\[44\]\[19\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389074 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[20\] rom.v(18) " "Inferred latch for \"mem\[44\]\[20\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[21\] rom.v(18) " "Inferred latch for \"mem\[44\]\[21\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[22\] rom.v(18) " "Inferred latch for \"mem\[44\]\[22\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[23\] rom.v(18) " "Inferred latch for \"mem\[44\]\[23\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[24\] rom.v(18) " "Inferred latch for \"mem\[44\]\[24\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[25\] rom.v(18) " "Inferred latch for \"mem\[44\]\[25\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[26\] rom.v(18) " "Inferred latch for \"mem\[44\]\[26\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[27\] rom.v(18) " "Inferred latch for \"mem\[44\]\[27\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[28\] rom.v(18) " "Inferred latch for \"mem\[44\]\[28\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[29\] rom.v(18) " "Inferred latch for \"mem\[44\]\[29\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[30\] rom.v(18) " "Inferred latch for \"mem\[44\]\[30\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[44\]\[31\] rom.v(18) " "Inferred latch for \"mem\[44\]\[31\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[0\] rom.v(18) " "Inferred latch for \"mem\[0\]\[0\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[1\] rom.v(18) " "Inferred latch for \"mem\[0\]\[1\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[2\] rom.v(18) " "Inferred latch for \"mem\[0\]\[2\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[3\] rom.v(18) " "Inferred latch for \"mem\[0\]\[3\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[4\] rom.v(18) " "Inferred latch for \"mem\[0\]\[4\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[5\] rom.v(18) " "Inferred latch for \"mem\[0\]\[5\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[6\] rom.v(18) " "Inferred latch for \"mem\[0\]\[6\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[7\] rom.v(18) " "Inferred latch for \"mem\[0\]\[7\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[8\] rom.v(18) " "Inferred latch for \"mem\[0\]\[8\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[9\] rom.v(18) " "Inferred latch for \"mem\[0\]\[9\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[10\] rom.v(18) " "Inferred latch for \"mem\[0\]\[10\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[11\] rom.v(18) " "Inferred latch for \"mem\[0\]\[11\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[12\] rom.v(18) " "Inferred latch for \"mem\[0\]\[12\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389075 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[13\] rom.v(18) " "Inferred latch for \"mem\[0\]\[13\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[14\] rom.v(18) " "Inferred latch for \"mem\[0\]\[14\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[15\] rom.v(18) " "Inferred latch for \"mem\[0\]\[15\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[16\] rom.v(18) " "Inferred latch for \"mem\[0\]\[16\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[17\] rom.v(18) " "Inferred latch for \"mem\[0\]\[17\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[18\] rom.v(18) " "Inferred latch for \"mem\[0\]\[18\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[19\] rom.v(18) " "Inferred latch for \"mem\[0\]\[19\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[20\] rom.v(18) " "Inferred latch for \"mem\[0\]\[20\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[21\] rom.v(18) " "Inferred latch for \"mem\[0\]\[21\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[22\] rom.v(18) " "Inferred latch for \"mem\[0\]\[22\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[23\] rom.v(18) " "Inferred latch for \"mem\[0\]\[23\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[24\] rom.v(18) " "Inferred latch for \"mem\[0\]\[24\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[25\] rom.v(18) " "Inferred latch for \"mem\[0\]\[25\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[26\] rom.v(18) " "Inferred latch for \"mem\[0\]\[26\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[27\] rom.v(18) " "Inferred latch for \"mem\[0\]\[27\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[28\] rom.v(18) " "Inferred latch for \"mem\[0\]\[28\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[29\] rom.v(18) " "Inferred latch for \"mem\[0\]\[29\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[30\] rom.v(18) " "Inferred latch for \"mem\[0\]\[30\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\]\[31\] rom.v(18) " "Inferred latch for \"mem\[0\]\[31\]\" at rom.v(18)" {  } { { "SourceCode/rom.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/rom.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1682741389076 "|MCycMIPS32_top|rom:M2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:M3 " "Elaborating entity \"ram\" for hierarchy \"ram:M3\"" {  } { { "SourceCode/MCycMIPS32_top.v" "M3" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MCycMIPS32_top.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741389100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputModule outputModule:M4 " "Elaborating entity \"outputModule\" for hierarchy \"outputModule:M4\"" {  } { { "SourceCode/MCycMIPS32_top.v" "M4" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MCycMIPS32_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741389116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 outputModule.v(14) " "Verilog HDL assignment warning at outputModule.v(14): truncated value with size 32 to match size of target (10)" {  } { { "SourceCode/outputModule.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/outputModule.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1682741389116 "|MCycMIPS32_top|outputModule:M4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3to8 decoder3to8:M5 " "Elaborating entity \"decoder3to8\" for hierarchy \"decoder3to8:M5\"" {  } { { "SourceCode/MCycMIPS32_top.v" "M5" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MCycMIPS32_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1682741389122 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT" "decoder3to8.v(15) " "Verilog HDL unsupported feature error at decoder3to8.v(15): Procedural Continuous Assignment to register is not supported" {  } { { "SourceCode/decoder3to8.v" "" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/decoder3to8.v" 15 0 0 } }  } 0 10043 "Verilog HDL unsupported feature error at %1!s!: Procedural Continuous Assignment to register is not supported" 0 0 "Design Software" 0 -1 1682741389122 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "decoder3to8:M5 " "Can't elaborate user hierarchy \"decoder3to8:M5\"" {  } { { "SourceCode/MCycMIPS32_top.v" "M5" { Text "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/SourceCode/MCycMIPS32_top.v" 34 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1682741389123 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/output_files/MCycMIPS32_top.map.smsg " "Generated suppressed messages file C:/Users/scodm/Desktop/School/Spring_2023/4480/Project_Git/Multi-Cycle-MIPS32/output_files/MCycMIPS32_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1682741389153 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 20 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682741389161 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 28 21:09:49 2023 " "Processing ended: Fri Apr 28 21:09:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682741389161 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682741389161 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682741389161 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1682741389161 ""}
