<strong>verilog-auto-ignore-concat</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>nil</pre></br>
<ul><li>  This variable is safe as a file local variable if its value</br>
  satisfies the predicate `verilog-booleanp'.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Non-nil means ignore signals in {...} concatenations for AUTOWIRE etc.</br>
This will exclude signals referenced as pin connections in {...}</br>
from AUTOWIRE, AUTOOUTPUT and friends.  This flag should be set</br>
for backward compatibility only and not set in new designs; it</br>
may be removed in future versions.</br>
</br>
You can customize this variable.