{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745375518476 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745375518476 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 22 20:31:58 2025 " "Processing started: Tue Apr 22 20:31:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745375518476 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1745375518476 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sec_conx -c Sec_conx --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sec_conx -c Sec_conx --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1745375518476 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1745375518750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1745375518750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_conx.sv 1 1 " "Found 1 design units, including 1 entities, in source file sec_conx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sec_conx " "Found entity 1: Sec_conx" {  } { { "Sec_conx.sv" "" { Text "C:/Proyecto3/Sec_conx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745375524601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745375524601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.sv 1 1 " "Found 1 design units, including 1 entities, in source file baudrate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BaudRate " "Found entity 1: BaudRate" {  } { { "BaudRate.sv" "" { Text "C:/Proyecto3/BaudRate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745375524603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745375524603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_conx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_conx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Conx " "Found entity 1: UART_Conx" {  } { { "UART_Conx.sv" "" { Text "C:/Proyecto3/UART_Conx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745375524604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745375524604 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 UART_Conx_tb.sv(53) " "Verilog HDL Expression warning at UART_Conx_tb.sv(53): truncated literal to match 3 bits" {  } { { "UART_Conx_tb.sv" "" { Text "C:/Proyecto3/UART_Conx_tb.sv" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1745375524607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_conx_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_conx_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Conx_tb " "Found entity 1: UART_Conx_tb" {  } { { "UART_Conx_tb.sv" "" { Text "C:/Proyecto3/UART_Conx_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745375524608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1745375524608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Conx " "Elaborating entity \"UART_Conx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1745375524624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRate BaudRate:baud_gen " "Elaborating entity \"BaudRate\" for hierarchy \"BaudRate:baud_gen\"" {  } { { "UART_Conx.sv" "baud_gen" { Text "C:/Proyecto3/UART_Conx.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1745375524629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sec_conx Sec_conx:uart_rx " "Elaborating entity \"Sec_conx\" for hierarchy \"Sec_conx:uart_rx\"" {  } { { "UART_Conx.sv" "uart_rx" { Text "C:/Proyecto3/UART_Conx.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1745375524634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sec_conx.sv(54) " "Verilog HDL assignment warning at Sec_conx.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "Sec_conx.sv" "" { Text "C:/Proyecto3/Sec_conx.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745375524635 "|UART_Conx|Sec_conx:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Sec_conx.sv(64) " "Verilog HDL assignment warning at Sec_conx.sv(64): truncated value with size 32 to match size of target (5)" {  } { { "Sec_conx.sv" "" { Text "C:/Proyecto3/Sec_conx.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1745375524635 "|UART_Conx|Sec_conx:uart_rx"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Sec_conx.sv(82) " "Verilog HDL Case Statement warning at Sec_conx.sv(82): case item expression never matches the case expression" {  } { { "Sec_conx.sv" "" { Text "C:/Proyecto3/Sec_conx.sv" 82 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1745375524636 "|UART_Conx|Sec_conx:uart_rx"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745375524710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 22 20:32:04 2025 " "Processing ended: Tue Apr 22 20:32:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745375524710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745375524710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745375524710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1745375524710 ""}
