Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Apr 28 18:08:37 2020
| Host         : DESKTOP-K5RU7EC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: gF/s_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: gF/s_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: gF/s_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: gF/s_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.004        0.000                      0                   21        0.171        0.000                      0                   21        4.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.004        0.000                      0                   21        0.171        0.000                      0                   21        4.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 d3/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gF/s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.900ns (35.674%)  route 1.623ns (64.326%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 13.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.558     5.079    d3/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  d3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.478     5.557 f  d3/state_reg[1]/Q
                         net (fo=7, routed)           0.839     6.396    d3/de_w[0]
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.298     6.694 r  d3/s[3]_i_3/O
                         net (fo=1, routed)           0.452     7.146    gF/s_reg[0]_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.270 r  gF/s[3]_i_1/O
                         net (fo=4, routed)           0.332     7.602    gF/s[3]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    13.184    m2/clk_IBUF
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.100    13.284 r  m2/out/O
                         net (fo=4, routed)           0.491    13.776    gF/s_reg[0]_1
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[0]/C
                         clock pessimism              0.070    13.846    
                         clock uncertainty           -0.035    13.811    
    SLICE_X13Y19         FDRE (Setup_fdre_C_CE)      -0.205    13.606    gF/s_reg[0]
  -------------------------------------------------------------------
                         required time                         13.606    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 d3/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gF/s_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.900ns (35.674%)  route 1.623ns (64.326%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 13.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.558     5.079    d3/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  d3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.478     5.557 f  d3/state_reg[1]/Q
                         net (fo=7, routed)           0.839     6.396    d3/de_w[0]
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.298     6.694 r  d3/s[3]_i_3/O
                         net (fo=1, routed)           0.452     7.146    gF/s_reg[0]_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.270 r  gF/s[3]_i_1/O
                         net (fo=4, routed)           0.332     7.602    gF/s[3]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    13.184    m2/clk_IBUF
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.100    13.284 r  m2/out/O
                         net (fo=4, routed)           0.491    13.776    gF/s_reg[0]_1
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[1]/C
                         clock pessimism              0.070    13.846    
                         clock uncertainty           -0.035    13.811    
    SLICE_X13Y19         FDRE (Setup_fdre_C_CE)      -0.205    13.606    gF/s_reg[1]
  -------------------------------------------------------------------
                         required time                         13.606    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 d3/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gF/s_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.900ns (35.674%)  route 1.623ns (64.326%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 13.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.558     5.079    d3/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  d3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.478     5.557 f  d3/state_reg[1]/Q
                         net (fo=7, routed)           0.839     6.396    d3/de_w[0]
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.298     6.694 r  d3/s[3]_i_3/O
                         net (fo=1, routed)           0.452     7.146    gF/s_reg[0]_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.270 r  gF/s[3]_i_1/O
                         net (fo=4, routed)           0.332     7.602    gF/s[3]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    13.184    m2/clk_IBUF
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.100    13.284 r  m2/out/O
                         net (fo=4, routed)           0.491    13.776    gF/s_reg[0]_1
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[2]/C
                         clock pessimism              0.070    13.846    
                         clock uncertainty           -0.035    13.811    
    SLICE_X13Y19         FDRE (Setup_fdre_C_CE)      -0.205    13.606    gF/s_reg[2]
  -------------------------------------------------------------------
                         required time                         13.606    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 d3/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gF/s_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.900ns (35.674%)  route 1.623ns (64.326%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 13.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.558     5.079    d3/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  d3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.478     5.557 f  d3/state_reg[1]/Q
                         net (fo=7, routed)           0.839     6.396    d3/de_w[0]
    SLICE_X12Y20         LUT4 (Prop_lut4_I0_O)        0.298     6.694 r  d3/s[3]_i_3/O
                         net (fo=1, routed)           0.452     7.146    gF/s_reg[0]_0
    SLICE_X12Y20         LUT5 (Prop_lut5_I2_O)        0.124     7.270 r  gF/s[3]_i_1/O
                         net (fo=4, routed)           0.332     7.602    gF/s[3]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    13.184    m2/clk_IBUF
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.100    13.284 r  m2/out/O
                         net (fo=4, routed)           0.491    13.776    gF/s_reg[0]_1
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[3]/C
                         clock pessimism              0.070    13.846    
                         clock uncertainty           -0.035    13.811    
    SLICE_X13Y19         FDRE (Setup_fdre_C_CE)      -0.205    13.606    gF/s_reg[3]
  -------------------------------------------------------------------
                         required time                         13.606    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gF/s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.929ns (34.247%)  route 1.784ns (65.753%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 13.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.558     5.079    d1/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  d1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  d1/state_reg[1]/Q
                         net (fo=8, routed)           1.008     6.565    gF/de_w[0]
    SLICE_X13Y20         LUT6 (Prop_lut6_I1_O)        0.301     6.866 r  gF/s[1]_i_2/O
                         net (fo=1, routed)           0.776     7.642    gF/s[1]_i_2_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I2_O)        0.150     7.792 r  gF/s[1]_i_1/O
                         net (fo=1, routed)           0.000     7.792    gF/s[1]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    13.184    m2/clk_IBUF
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.100    13.284 r  m2/out/O
                         net (fo=4, routed)           0.491    13.776    gF/s_reg[0]_1
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[1]/C
                         clock pessimism              0.070    13.846    
                         clock uncertainty           -0.035    13.811    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)        0.075    13.886    gF/s_reg[1]
  -------------------------------------------------------------------
                         required time                         13.886    
                         arrival time                          -7.792    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.513ns  (required time - arrival time)
  Source:                 d2/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gF/s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.903ns (40.167%)  route 1.345ns (59.833%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 13.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.557     5.078    d2/clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  d2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  d2/state_reg[1]/Q
                         net (fo=8, routed)           0.876     6.432    gF/de_w[1]
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.301     6.733 r  gF/s[0]_i_2/O
                         net (fo=1, routed)           0.469     7.202    gF/s[0]_i_2_n_0
    SLICE_X13Y19         LUT3 (Prop_lut3_I2_O)        0.124     7.326 r  gF/s[0]_i_1/O
                         net (fo=1, routed)           0.000     7.326    gF/s[0]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    13.184    m2/clk_IBUF
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.100    13.284 r  m2/out/O
                         net (fo=4, routed)           0.491    13.776    gF/s_reg[0]_1
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[0]/C
                         clock pessimism              0.070    13.846    
                         clock uncertainty           -0.035    13.811    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)        0.029    13.840    gF/s_reg[0]
  -------------------------------------------------------------------
                         required time                         13.840    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  6.513    

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 d4/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gF/s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.805ns (42.854%)  route 1.073ns (57.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 13.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.557     5.078    d4/clk_IBUF_BUFG
    SLICE_X14Y19         FDCE                                         r  d4/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.478     5.556 r  d4/state_reg[1]/Q
                         net (fo=8, routed)           0.747     6.303    d4/state_reg[1]_0[0]
    SLICE_X14Y19         LUT2 (Prop_lut2_I0_O)        0.327     6.630 r  d4/s[3]_i_2/O
                         net (fo=1, routed)           0.326     6.957    gF/s_reg[3]_0
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    13.184    m2/clk_IBUF
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.100    13.284 r  m2/out/O
                         net (fo=4, routed)           0.491    13.776    gF/s_reg[0]_1
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[3]/C
                         clock pessimism              0.070    13.846    
                         clock uncertainty           -0.035    13.811    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)       -0.266    13.545    gF/s_reg[3]
  -------------------------------------------------------------------
                         required time                         13.545    
                         arrival time                          -6.957    
  -------------------------------------------------------------------
                         slack                                  6.588    

Slack (MET) :             7.117ns  (required time - arrival time)
  Source:                 d1/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gF/s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.779ns (47.330%)  route 0.867ns (52.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.776ns = ( 13.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.558     5.079    d1/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  d1/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  d1/state_reg[1]/Q
                         net (fo=8, routed)           0.867     6.424    gF/de_w[0]
    SLICE_X13Y19         LUT5 (Prop_lut5_I3_O)        0.301     6.725 r  gF/s[2]_i_1/O
                         net (fo=1, routed)           0.000     6.725    gF/s[2]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.796    13.184    m2/clk_IBUF
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.100    13.284 r  m2/out/O
                         net (fo=4, routed)           0.491    13.776    gF/s_reg[0]_1
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[2]/C
                         clock pessimism              0.070    13.846    
                         clock uncertainty           -0.035    13.811    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)        0.031    13.842    gF/s_reg[2]
  -------------------------------------------------------------------
                         required time                         13.842    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  7.117    

Slack (MET) :             8.372ns  (required time - arrival time)
  Source:                 d3/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.642ns (38.399%)  route 1.030ns (61.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.558     5.079    d3/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  d3/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  d3/state_reg[0]/Q
                         net (fo=3, routed)           1.030     6.627    d3/state[0]
    SLICE_X12Y18         LUT4 (Prop_lut4_I0_O)        0.124     6.751 r  d3/state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.751    d3/state[0]_i_1_n_0
    SLICE_X12Y18         FDCE                                         r  d3/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.440    14.781    d3/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  d3/state_reg[0]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X12Y18         FDCE (Setup_fdce_C_D)        0.079    15.123    d3/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                  8.372    

Slack (MET) :             8.379ns  (required time - arrival time)
  Source:                 d3/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.674ns (39.556%)  route 1.030ns (60.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.558     5.079    d3/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  d3/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  d3/state_reg[0]/Q
                         net (fo=3, routed)           1.030     6.627    d3/state[0]
    SLICE_X12Y18         LUT3 (Prop_lut3_I0_O)        0.156     6.783 r  d3/state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.783    d3/state[1]_i_1_n_0
    SLICE_X12Y18         FDCE                                         r  d3/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          1.440    14.781    d3/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  d3/state_reg[1]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X12Y18         FDCE (Setup_fdce_C_D)        0.118    15.162    d3/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  8.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 d4/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gF/s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.247ns (60.679%)  route 0.160ns (39.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.558     1.441    d4/clk_IBUF_BUFG
    SLICE_X14Y19         FDCE                                         r  d4/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDCE (Prop_fdce_C_Q)         0.148     1.589 r  d4/state_reg[1]/Q
                         net (fo=8, routed)           0.160     1.749    gF/de_w[3]
    SLICE_X13Y19         LUT5 (Prop_lut5_I4_O)        0.099     1.848 r  gF/s[2]_i_1/O
                         net (fo=1, routed)           0.000     1.848    gF/s[2]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.069     1.483    m2/clk_IBUF
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.056     1.539 r  m2/out/O
                         net (fo=4, routed)           0.233     1.773    gF/s_reg[0]_1
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[2]/C
                         clock pessimism             -0.188     1.585    
    SLICE_X13Y19         FDRE (Hold_fdre_C_D)         0.092     1.677    gF/s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 d3/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.401%)  route 0.089ns (26.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.559     1.442    d3/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  d3/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDCE (Prop_fdce_C_Q)         0.148     1.590 r  d3/state_reg[1]/Q
                         net (fo=7, routed)           0.089     1.679    d3/de_w[0]
    SLICE_X12Y18         LUT3 (Prop_lut3_I2_O)        0.098     1.777 r  d3/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.777    d3/counter_next
    SLICE_X12Y18         FDPE                                         r  d3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.827     1.954    d3/clk_IBUF_BUFG
    SLICE_X12Y18         FDPE                                         r  d3/counter_reg[0]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X12Y18         FDPE (Hold_fdpe_C_D)         0.121     1.563    d3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 d1/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.559     1.442    d1/clk_IBUF_BUFG
    SLICE_X12Y18         FDPE                                         r  d1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDPE (Prop_fdpe_C_Q)         0.164     1.606 r  d1/counter_reg[0]/Q
                         net (fo=3, routed)           0.174     1.780    d1/counter
    SLICE_X12Y18         LUT3 (Prop_lut3_I1_O)        0.043     1.823 r  d1/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    d1/state[1]_i_1_n_0
    SLICE_X12Y18         FDCE                                         r  d1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.827     1.954    d1/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  d1/state_reg[1]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X12Y18         FDCE (Hold_fdce_C_D)         0.131     1.573    d1/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 d2/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.558     1.441    d2/clk_IBUF_BUFG
    SLICE_X12Y19         FDPE                                         r  d2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  d2/counter_reg[0]/Q
                         net (fo=3, routed)           0.174     1.779    d2/counter_reg_n_0_[0]
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.043     1.822 r  d2/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.822    d2/state[1]_i_1_n_0
    SLICE_X12Y19         FDCE                                         r  d2/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.826     1.953    d2/clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  d2/state_reg[1]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X12Y19         FDCE (Hold_fdce_C_D)         0.131     1.572    d2/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 d4/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d4/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.558     1.441    d4/clk_IBUF_BUFG
    SLICE_X14Y19         FDPE                                         r  d4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  d4/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.780    d4/counter_reg_n_0_[0]
    SLICE_X14Y19         LUT3 (Prop_lut3_I1_O)        0.043     1.823 r  d4/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    d4/state[1]_i_1_n_0
    SLICE_X14Y19         FDCE                                         r  d4/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.826     1.953    d4/clk_IBUF_BUFG
    SLICE_X14Y19         FDCE                                         r  d4/state_reg[1]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X14Y19         FDCE (Hold_fdce_C_D)         0.131     1.572    d4/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 d2/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gF/s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.248ns (48.923%)  route 0.259ns (51.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.773ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.558     1.441    d2/clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  d2/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDCE (Prop_fdce_C_Q)         0.148     1.589 r  d2/state_reg[1]/Q
                         net (fo=8, routed)           0.259     1.848    gF/de_w[1]
    SLICE_X13Y19         LUT3 (Prop_lut3_I0_O)        0.100     1.948 r  gF/s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.948    gF/s[1]_i_1_n_0
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.069     1.483    m2/clk_IBUF
    SLICE_X13Y19         LUT3 (Prop_lut3_I1_O)        0.056     1.539 r  m2/out/O
                         net (fo=4, routed)           0.233     1.773    gF/s_reg[0]_1
    SLICE_X13Y19         FDRE                                         r  gF/s_reg[1]/C
                         clock pessimism             -0.188     1.585    
    SLICE_X13Y19         FDRE (Hold_fdre_C_D)         0.107     1.692    gF/s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 d1/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.559     1.442    d1/clk_IBUF_BUFG
    SLICE_X12Y18         FDPE                                         r  d1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDPE (Prop_fdpe_C_Q)         0.164     1.606 r  d1/counter_reg[0]/Q
                         net (fo=3, routed)           0.174     1.780    d1/counter
    SLICE_X12Y18         LUT4 (Prop_lut4_I1_O)        0.045     1.825 r  d1/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    d1/state[0]_i_1_n_0
    SLICE_X12Y18         FDCE                                         r  d1/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.827     1.954    d1/clk_IBUF_BUFG
    SLICE_X12Y18         FDCE                                         r  d1/state_reg[0]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X12Y18         FDCE (Hold_fdce_C_D)         0.121     1.563    d1/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 d2/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.558     1.441    d2/clk_IBUF_BUFG
    SLICE_X12Y19         FDPE                                         r  d2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDPE (Prop_fdpe_C_Q)         0.164     1.605 r  d2/counter_reg[0]/Q
                         net (fo=3, routed)           0.174     1.779    d2/counter_reg_n_0_[0]
    SLICE_X12Y19         LUT4 (Prop_lut4_I1_O)        0.045     1.824 r  d2/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    d2/state[0]_i_1_n_0
    SLICE_X12Y19         FDCE                                         r  d2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.826     1.953    d2/clk_IBUF_BUFG
    SLICE_X12Y19         FDCE                                         r  d2/state_reg[0]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X12Y19         FDCE (Hold_fdce_C_D)         0.121     1.562    d2/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d1/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.559     1.442    d1/clk_IBUF_BUFG
    SLICE_X12Y18         FDPE                                         r  d1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDPE (Prop_fdpe_C_Q)         0.164     1.606 f  d1/counter_reg[0]/Q
                         net (fo=3, routed)           0.174     1.780    d1/counter
    SLICE_X12Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.825 r  d1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    d1/counter_next
    SLICE_X12Y18         FDPE                                         r  d1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.827     1.954    d1/clk_IBUF_BUFG
    SLICE_X12Y18         FDPE                                         r  d1/counter_reg[0]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X12Y18         FDPE (Hold_fdpe_C_D)         0.120     1.562    d1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d2/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.558     1.441    d2/clk_IBUF_BUFG
    SLICE_X12Y19         FDPE                                         r  d2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDPE (Prop_fdpe_C_Q)         0.164     1.605 f  d2/counter_reg[0]/Q
                         net (fo=3, routed)           0.174     1.779    d2/counter_reg_n_0_[0]
    SLICE_X12Y19         LUT3 (Prop_lut3_I1_O)        0.045     1.824 r  d2/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    d2/counter_next
    SLICE_X12Y19         FDPE                                         r  d2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=13, routed)          0.826     1.953    d2/clk_IBUF_BUFG
    SLICE_X12Y19         FDPE                                         r  d2/counter_reg[0]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X12Y19         FDPE (Hold_fdpe_C_D)         0.120     1.561    d2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y18   c/Q_reg_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y18   d1/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y18   d1/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y18   d1/state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19   d2/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19   d2/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y19   d2/state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y18   d3/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y18   d3/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   gF/s_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   gF/s_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   gF/s_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   gF/s_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   gF/s_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   gF/s_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   gF/s_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   gF/s_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   c/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   c/Q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   c/Q_reg_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   d1/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   d1/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   d1/state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   d2/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   d2/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y19   d2/state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   d3/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   d3/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y18   d3/state_reg[1]/C



