vhdl xil_defaultlib  \
"../../../bd/Zynq_CPU/ip/Zynq_CPU_rst_ps7_0_100M_0/sim/Zynq_CPU_rst_ps7_0_100M_0.vhd" \
"../../../bd/Zynq_CPU/ip/Zynq_CPU_axi_uartlite_0_0/sim/Zynq_CPU_axi_uartlite_0_0.vhd" \

nosort
