{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753695027541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753695027541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 28 16:30:27 2025 " "Processing started: Mon Jul 28 16:30:27 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753695027541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695027541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695027541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753695027842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753695027842 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test.sv " "Can't analyze file -- file test.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1753695034667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "c C test.v(247) " "Verilog HDL Declaration information at test.v(247): object \"c\" differs only in case from object \"C\" in the same scope" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 247 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1753695034670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 4 4 " "Found 4 design units, including 4 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 partition " "Found entity 1: partition" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753695034670 ""} { "Info" "ISGN_ENTITY_NAME" "2 stack " "Found entity 2: stack" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753695034670 ""} { "Info" "ISGN_ENTITY_NAME" "3 controller " "Found entity 3: controller" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753695034670 ""} { "Info" "ISGN_ENTITY_NAME" "4 test " "Found entity 4: test" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753695034670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1753695034690 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c test.v(247) " "Verilog HDL or VHDL warning at test.v(247): object \"c\" assigned a value but never read" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753695034693 "|test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:C " "Elaborating entity \"controller\" for hierarchy \"controller:C\"" {  } { { "test.v" "C" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753695034693 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "size test.v(192) " "Verilog HDL Always Construct warning at test.v(192): variable \"size\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ret1 test.v(218) " "Verilog HDL Always Construct warning at test.v(218): variable \"ret1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "loc test.v(218) " "Verilog HDL Always Construct warning at test.v(218): variable \"loc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ret1 test.v(221) " "Verilog HDL Always Construct warning at test.v(221): variable \"ret1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "loc test.v(222) " "Verilog HDL Always Construct warning at test.v(222): variable \"loc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 222 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "loc test.v(227) " "Verilog HDL Always Construct warning at test.v(227): variable \"loc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ret2 test.v(227) " "Verilog HDL Always Construct warning at test.v(227): variable \"ret2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 227 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "loc test.v(230) " "Verilog HDL Always Construct warning at test.v(230): variable \"loc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ret2 test.v(231) " "Verilog HDL Always Construct warning at test.v(231): variable \"ret2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "test.v(187) " "Verilog HDL Case Statement warning at test.v(187): incomplete case statement has no default case item" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 187 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "test.v(187) " "Verilog HDL Case Statement information at test.v(187): all case item expressions in this case statement are onehot" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 187 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "push test.v(185) " "Verilog HDL Always Construct warning at test.v(185): inferring latch(es) for variable \"push\", which holds its previous value in one or more paths through the always construct" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val1 test.v(185) " "Verilog HDL Always Construct warning at test.v(185): inferring latch(es) for variable \"val1\", which holds its previous value in one or more paths through the always construct" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val2 test.v(185) " "Verilog HDL Always Construct warning at test.v(185): inferring latch(es) for variable \"val2\", which holds its previous value in one or more paths through the always construct" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Qcomp test.v(185) " "Verilog HDL Always Construct warning at test.v(185): inferring latch(es) for variable \"Qcomp\", which holds its previous value in one or more paths through the always construct" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "init_p test.v(185) " "Verilog HDL Always Construct warning at test.v(185): inferring latch(es) for variable \"init_p\", which holds its previous value in one or more paths through the always construct" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pop test.v(185) " "Verilog HDL Always Construct warning at test.v(185): inferring latch(es) for variable \"pop\", which holds its previous value in one or more paths through the always construct" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pop test.v(185) " "Inferred latch for \"pop\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init_p test.v(185) " "Inferred latch for \"init_p\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034695 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qcomp test.v(185) " "Inferred latch for \"Qcomp\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[0\] test.v(185) " "Inferred latch for \"val2\[0\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[1\] test.v(185) " "Inferred latch for \"val2\[1\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[2\] test.v(185) " "Inferred latch for \"val2\[2\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[3\] test.v(185) " "Inferred latch for \"val2\[3\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[4\] test.v(185) " "Inferred latch for \"val2\[4\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[5\] test.v(185) " "Inferred latch for \"val2\[5\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[6\] test.v(185) " "Inferred latch for \"val2\[6\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[7\] test.v(185) " "Inferred latch for \"val2\[7\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[8\] test.v(185) " "Inferred latch for \"val2\[8\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[9\] test.v(185) " "Inferred latch for \"val2\[9\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[10\] test.v(185) " "Inferred latch for \"val2\[10\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[11\] test.v(185) " "Inferred latch for \"val2\[11\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[12\] test.v(185) " "Inferred latch for \"val2\[12\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[13\] test.v(185) " "Inferred latch for \"val2\[13\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[14\] test.v(185) " "Inferred latch for \"val2\[14\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[15\] test.v(185) " "Inferred latch for \"val2\[15\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[16\] test.v(185) " "Inferred latch for \"val2\[16\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[17\] test.v(185) " "Inferred latch for \"val2\[17\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[18\] test.v(185) " "Inferred latch for \"val2\[18\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[19\] test.v(185) " "Inferred latch for \"val2\[19\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[20\] test.v(185) " "Inferred latch for \"val2\[20\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[21\] test.v(185) " "Inferred latch for \"val2\[21\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[22\] test.v(185) " "Inferred latch for \"val2\[22\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[23\] test.v(185) " "Inferred latch for \"val2\[23\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[24\] test.v(185) " "Inferred latch for \"val2\[24\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[25\] test.v(185) " "Inferred latch for \"val2\[25\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[26\] test.v(185) " "Inferred latch for \"val2\[26\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[27\] test.v(185) " "Inferred latch for \"val2\[27\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[28\] test.v(185) " "Inferred latch for \"val2\[28\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[29\] test.v(185) " "Inferred latch for \"val2\[29\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[30\] test.v(185) " "Inferred latch for \"val2\[30\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val2\[31\] test.v(185) " "Inferred latch for \"val2\[31\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[0\] test.v(185) " "Inferred latch for \"val1\[0\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[1\] test.v(185) " "Inferred latch for \"val1\[1\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[2\] test.v(185) " "Inferred latch for \"val1\[2\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[3\] test.v(185) " "Inferred latch for \"val1\[3\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[4\] test.v(185) " "Inferred latch for \"val1\[4\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[5\] test.v(185) " "Inferred latch for \"val1\[5\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[6\] test.v(185) " "Inferred latch for \"val1\[6\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[7\] test.v(185) " "Inferred latch for \"val1\[7\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[8\] test.v(185) " "Inferred latch for \"val1\[8\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[9\] test.v(185) " "Inferred latch for \"val1\[9\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[10\] test.v(185) " "Inferred latch for \"val1\[10\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[11\] test.v(185) " "Inferred latch for \"val1\[11\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[12\] test.v(185) " "Inferred latch for \"val1\[12\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[13\] test.v(185) " "Inferred latch for \"val1\[13\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[14\] test.v(185) " "Inferred latch for \"val1\[14\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[15\] test.v(185) " "Inferred latch for \"val1\[15\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[16\] test.v(185) " "Inferred latch for \"val1\[16\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[17\] test.v(185) " "Inferred latch for \"val1\[17\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[18\] test.v(185) " "Inferred latch for \"val1\[18\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[19\] test.v(185) " "Inferred latch for \"val1\[19\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[20\] test.v(185) " "Inferred latch for \"val1\[20\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[21\] test.v(185) " "Inferred latch for \"val1\[21\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[22\] test.v(185) " "Inferred latch for \"val1\[22\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[23\] test.v(185) " "Inferred latch for \"val1\[23\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[24\] test.v(185) " "Inferred latch for \"val1\[24\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[25\] test.v(185) " "Inferred latch for \"val1\[25\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[26\] test.v(185) " "Inferred latch for \"val1\[26\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[27\] test.v(185) " "Inferred latch for \"val1\[27\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[28\] test.v(185) " "Inferred latch for \"val1\[28\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[29\] test.v(185) " "Inferred latch for \"val1\[29\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[30\] test.v(185) " "Inferred latch for \"val1\[30\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "val1\[31\] test.v(185) " "Inferred latch for \"val1\[31\]\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "push test.v(185) " "Inferred latch for \"push\" at test.v(185)" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695034697 "|test|controller:C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack stack:S " "Elaborating entity \"stack\" for hierarchy \"stack:S\"" {  } { { "test.v" "S" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753695034699 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "counter\[0\] 0 test.v(126) " "Net \"counter\[0\]\" at test.v(126) has no driver or initial value, using a default initial value '0'" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 126 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1753695034712 "|test|stack:S"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partition partition:P " "Elaborating entity \"partition\" for hierarchy \"partition:P\"" {  } { { "test.v" "P" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753695034712 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "set test.v(11) " "Verilog HDL or VHDL warning at test.v(11): object \"set\" assigned a value but never read" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1753695034720 "|test|partition:P"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|Qcomp " "Latch controller:C\|Qcomp has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.Si " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.Si" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038292 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 153 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038292 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|init_p " "Latch controller:C\|init_p has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S4 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S4" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|pop " "Latch controller:C\|pop has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S3 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S3" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 151 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[0\] " "Latch controller:C\|val2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[1\] " "Latch controller:C\|val2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[2\] " "Latch controller:C\|val2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[3\] " "Latch controller:C\|val2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[4\] " "Latch controller:C\|val2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[5\] " "Latch controller:C\|val2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[6\] " "Latch controller:C\|val2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[7\] " "Latch controller:C\|val2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[8\] " "Latch controller:C\|val2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[9\] " "Latch controller:C\|val2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[10\] " "Latch controller:C\|val2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[11\] " "Latch controller:C\|val2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[12\] " "Latch controller:C\|val2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[13\] " "Latch controller:C\|val2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[14\] " "Latch controller:C\|val2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[15\] " "Latch controller:C\|val2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[16\] " "Latch controller:C\|val2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[17\] " "Latch controller:C\|val2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[18\] " "Latch controller:C\|val2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[19\] " "Latch controller:C\|val2\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[20\] " "Latch controller:C\|val2\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[21\] " "Latch controller:C\|val2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[22\] " "Latch controller:C\|val2\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[23\] " "Latch controller:C\|val2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[24\] " "Latch controller:C\|val2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038294 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[25\] " "Latch controller:C\|val2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[26\] " "Latch controller:C\|val2\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[27\] " "Latch controller:C\|val2\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[28\] " "Latch controller:C\|val2\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[29\] " "Latch controller:C\|val2\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[30\] " "Latch controller:C\|val2\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val2\[31\] " "Latch controller:C\|val2\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[0\] " "Latch controller:C\|val1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[1\] " "Latch controller:C\|val1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[2\] " "Latch controller:C\|val1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[31\] " "Latch controller:C\|val1\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[30\] " "Latch controller:C\|val1\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[29\] " "Latch controller:C\|val1\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[28\] " "Latch controller:C\|val1\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[27\] " "Latch controller:C\|val1\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[26\] " "Latch controller:C\|val1\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[25\] " "Latch controller:C\|val1\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[24\] " "Latch controller:C\|val1\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[23\] " "Latch controller:C\|val1\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[22\] " "Latch controller:C\|val1\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[21\] " "Latch controller:C\|val1\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[20\] " "Latch controller:C\|val1\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[19\] " "Latch controller:C\|val1\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[18\] " "Latch controller:C\|val1\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[17\] " "Latch controller:C\|val1\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[16\] " "Latch controller:C\|val1\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[15\] " "Latch controller:C\|val1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[14\] " "Latch controller:C\|val1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[13\] " "Latch controller:C\|val1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[12\] " "Latch controller:C\|val1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[11\] " "Latch controller:C\|val1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038296 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[10\] " "Latch controller:C\|val1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038298 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[9\] " "Latch controller:C\|val1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038298 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[8\] " "Latch controller:C\|val1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038298 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[7\] " "Latch controller:C\|val1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038298 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[6\] " "Latch controller:C\|val1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038298 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[5\] " "Latch controller:C\|val1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038298 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[4\] " "Latch controller:C\|val1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038298 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:C\|val1\[3\] " "Latch controller:C\|val1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:C\|state.S7 " "Ports D and ENA on the latch are fed by the same signal controller:C\|state.S7" {  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 155 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1753695038298 ""}  } { { "test.v" "" { Text "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/test.v" 185 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1753695038298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1753695039635 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1753695041440 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/output_files/test.map.smsg " "Generated suppressed messages file C:/Document_forme/project_tiny/DO_TT/04_imple/test_everything/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695041550 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1753695041750 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1753695041750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5519 " "Implemented 5519 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1753695042008 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1753695042008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5450 " "Implemented 5450 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1753695042008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1753695042008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753695042032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 28 16:30:42 2025 " "Processing ended: Mon Jul 28 16:30:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753695042032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753695042032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753695042032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753695042032 ""}
