// Seed: 148111599
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wand id_14, id_15;
  wor  id_16 = 1;
  wire id_17;
  assign id_13 = id_14 - id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_5 = 1'b0 || 1;
  assign id_5 = id_5;
  module_0(
      id_1, id_4, id_5, id_5, id_4, id_3, id_3, id_5, id_1, id_5, id_3, id_2, id_4
  );
  wire id_6;
  wire id_7;
endmodule
