C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/testbench/tb_break_counter.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/testbench/tb_break_counter.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity tb_break_counter
-- Compiling architecture bhv of tb_break_counter

} {} {}} C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/rx_control.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/rx_control.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity rx_control
-- Compiling architecture struct of rx_control

} {} {}} C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/components/dff_n.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/components/dff_n.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
** Error (suppressible): C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/components/dff_n.vhd(2): (vcom-1491) Empty source files.

} {} {}} C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/break_counter.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/break_counter.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity break_counter
-- Compiling architecture struct of break_counter

} {} {}} C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/rx_synch.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/rx_synch.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity rx_synch
-- Compiling architecture struct of rx_synch

} {} {}} C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/components/xor_8_b.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/components/xor_8_b.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity xor_8_b
-- Compiling architecture behavioral of xor_8_b

} {} {}} C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/testbench/tb_rx_control.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/testbench/tb_rx_control.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity tb_rx_control
-- Compiling architecture bhv of tb_rx_control

} {} {}} C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/components/fifo.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/components/fifo.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
** Error (suppressible): C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/components/fifo.vhd(2): (vcom-1491) Empty source files.

} {} {}} C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/testbench/tb_rx_buff.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/testbench/tb_rx_buff.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity tb_rx_buff
-- Compiling architecture bhv of tb_rx_buff

} {} {}} C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/testbench/tb_uart_rx.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/testbench/tb_uart_rx.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity tb_uart_rx
-- Compiling architecture bhv of tb_uart_rx

} {} {}} C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/rx_buffer.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/rx_buffer.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity rx_buff
-- Compiling architecture struct of rx_buff

} {} {}} C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/testbench/tb_rx_synch.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/testbench/tb_rx_synch.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity tb_rx_synch
-- Compiling architecture bhv of tb_rx_synch

} {} {}} C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/uart_rx.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/bruno/Desktop/Clones/uart-receiver-circuit/src/uart_rx.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity uart_rx
-- Compiling architecture struct of uart_rx

} {} {}}
