/* structural Verilog generated by lepton-netlist */
/* WARNING: This is a generated file, edits       */
/*          made here will be lost next time      */
/*          you run netlister!                    */

module \not found  (

      );

/* Port directions begin here */


/* Wires from the design */
wire GND ;
wire eight ;
wire eleven ;
wire five ;
wire nine ;
wire one ;
wire seven ;
wire six ;
wire ten ;
wire three ;
wire two ;

/* continuous assignments */

/* Package instantiations */
POLARIZED_CAPACITOR C1 (
    .\1  ( eight ),
    .\2  ( nine )
    );

POLARIZED_CAPACITOR C2 (
    .\1  ( eight ),
    .\2  ( nine )
    );

POLARIZED_CAPACITOR C3 (
    .\1  ( ten ),
    .\2  ( nine )
    );

POLARIZED_CAPACITOR C4 (
    .\1  ( eleven ),
    .\2  ( nine )
    );

MAINS_CONNECTOR CONN1 (
    .\1  ( one ),
    .\2  ( five ),
    .\3  ( GND )
    );

FUSE F1 (
    .\1  ( two ),
    .\2  ( three )
    );

VARIABLE_RESISTOR R1 (
    .\1  ( nine ),
    .\2  ( ten ),
    .\3  ( nine )
    );

RESISTOR R2 (
    .\1  ( ten ),
    .\2  ( eleven )
    );

SPST S1 (
    .\1  ( one ),
    .\2  ( two )
    );

transformer T1 (
    .\1  ( three ),
    .\2  ( five ),
    .\3  ( six ),
    .\4  ( seven )
    );

\DIODE-BRIDGE  U1 (
    .\1  ( eight ),
    .\2  ( nine ),
    .\3  ( seven ),
    .\4  ( six )
    );

LM317 U2 (
    .\1  ( ten ),
    .\2  ( eleven ),
    .\3  ( eight )
    );

endmodule
