C:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis   -part M2GL025  -package FBGA484  -grade STD    -maxfan 10000 -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\synlog\report\TopModule_fpga_mapper.xml  -top_level_module  work.TopModule  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -oedif  C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\TopModule.edn   -freq 100.000   C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\synwork\TopModule_prem.srd  -sap  C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\TopModule.sap  -otap  C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\TopModule.tap  -omap  C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\TopModule.map  -devicelib  C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\igloo2.v  -sap  C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\TopModule.sap  -ologparam  C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\syntmp\TopModule.plg  -osyn  C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\TopModule.srm  -prjdir  C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\  -prjname  TopModule_syn  -log  C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\synlog\TopModule_fpga_mapper.srr 
rc:0 success:1
C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\scratchproject.prs|o|1485505710|2689
C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\TopModule.edn|o|1485512309|71611
C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\synwork\TopModule_prem.srd|i|1485512308|8212
C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\TopModule.sap|o|1485512308|90
C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\TopModule.tap|o|0|0
C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\TopModule.map|o|1485512309|28
C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\igloo2.v|i|1449214530|16387
C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\TopModule.sap|o|1485512308|90
C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\syntmp\TopModule.plg|o|1485512309|194
C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\TopModule.srm|o|1485512309|6639
C:\Users\c001\Desktop\Cemre_imer\serhat_git\SERHAT_code_coverage\HI6110\synthesis\synlog\TopModule_fpga_mapper.srr|o|1485512309|7074
C:\Microsemi\Libero_SoC_v11.7\Synplify\bin\m_generic.exe|i|1480934719|15814144
C:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\m_generic.exe|i|1480934750|27632640
