                 -1   $modde0cv
0000              1   ;  MODDDE2: Register definition for DE2-8052 softcore
0000              2   ;
0000              3   ;   Copyright (C) 2011  Jesus Calvino-Fraga, jesusc at ece.ubc.ca
0000              4   ;
0000              5   ;   This library is free software; you can redistribute it and/or
0000              6   ;   modify it under the terms of the GNU Lesser General Public
0000              7   ;   License as published by the Free Software Foundation; either
0000              8   ;   version 2.1 of the License, or (at your option) any later version.
0000              9   ;
0000             10   ;   This library is distributed in the hope that it will be useful,
0000             11   ;   but WITHOUT ANY WARRANTY; without even the implied warranty of
0000             12   ;   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
0000             13   ;   Lesser General Public License for more details.
0000             14   ;
0000             15   ;   You should have received a copy of the GNU Lesser General Public
0000             16   ;   License along with this library; if not, write to the Free Software
0000             17   ;   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
0000             18   ;
0000             19       
0000             20   P0     DATA  080H  ;PORT 0
0000             21   SP     DATA  081H  ;STACK POINTER
0000             22   DPL    DATA  082H  ;DATA POINTER 0 - LOW BYTE
0000             23   DPH    DATA  083H  ;DATA POINTER 0 - HIGH BYTE
0000             24   DPL1   DATA  084H  ;DATA POINTER 1 - LOW BYTE
0000             25   DPH1   DATA  085H  ;DATA POINTER 1 - HIGH BYTE
0000             26   DPS    DATA  086H  ;DATA POINTER SELECT. DPH1, DPL1 active when DPS.0=1
0000             27   PCON   DATA  087H  ;POWER CONTROL
0000             28   TCON   DATA  088H  ;TIMER CONTROL
0000             29   TMOD   DATA  089H  ;TIMER MODE
0000             30   TL0    DATA  08AH  ;TIMER 0 - LOW BYTE
0000             31   TL1    DATA  08BH  ;TIMER 1 - LOW BYTE
0000             32   TH0    DATA  08CH  ;TIMER 0 - HIGH BYTE
0000             33   TH1    DATA  08DH  ;TIMER 1 - HIGH BYTE
0000             34   P1     DATA  090H  ;PORT 1
0000             35   SCON   DATA  098H  ;SERIAL PORT CONTROL
0000             36   SBUF   DATA  099H  ;SERIAL PORT BUFFER
0000             37   P2     DATA  0A0H  ;PORT 2
0000             38   IE     DATA  0A8H  ;INTERRUPT ENABLE
0000             39   P3     DATA  0B0H  ;PORT 3
0000             40   IP     DATA  0B8H  ;INTERRUPT PRIORITY
0000             41   T2CON  DATA  0C8H  ;TIMER 2 CONTROL
0000             42   T2MOD  DATA  0C9H  ;TIMER 2 MODE
0000             43   RCAP2L DATA  0CAH  ;TIMER 2 CAPTURE REGISTER - LOW BYTE
0000             44   RCAP2H DATA  0CBH  ;TIMER 2 CAPTURE REGISTER - HIGH BYTE
0000             45   TL2    DATA  0CCH  ;TIMER 2 - LOW BYTE
0000             46   TH2    DATA  0CDH  ;TIMER 2 - HIGH BYTE
0000             47   PSW    DATA  0D0H  ;PROGRAM STATUS WORD
0000             48   ACC    DATA  0E0H  ;ACCUMULATOR
0000             49   B      DATA  0F0H  ;MULTIPLICATION REGISTER
0000             50   IT0    BIT   088H  ;TCON.0 - EXT. INTERRUPT 0 TYPE
0000             51   IE0    BIT   089H  ;TCON.1 - EXT. INTERRUPT 0 EDGE FLAG
0000             52   IT1    BIT   08AH  ;TCON.2 - EXT. INTERRUPT 1 TYPE
0000             53   IE1    BIT   08BH  ;TCON.3 - EXT. INTERRUPT 1 EDGE FLAG
0000             54   TR0    BIT   08CH  ;TCON.4 - TIMER 0 ON/OFF CONTROL
0000             55   TF0    BIT   08DH  ;TCON.5 - TIMER 0 OVERFLOW FLAG
0000             56   TR1    BIT   08EH  ;TCON.6 - TIMER 1 ON/OFF CONTROL
0000             57   TF1    BIT   08FH  ;TCON.7 - TIMER 1 OVERFLOW FLAG
0000             58   RI     BIT   098H  ;SCON.0 - RECEIVE INTERRUPT FLAG
0000             59   TI     BIT   099H  ;SCON.1 - TRANSMIT INTERRUPT FLAG
0000             60   RB8    BIT   09AH  ;SCON.2 - RECEIVE BIT 8
0000             61   TB8    BIT   09BH  ;SCON.3 - TRANSMIT BIT 8
0000             62   REN    BIT   09CH  ;SCON.4 - RECEIVE ENABLE
0000             63   SM2    BIT   09DH  ;SCON.5 - SERIAL MODE CONTROL BIT 2
0000             64   SM1    BIT   09EH  ;SCON.6 - SERIAL MODE CONTROL BIT 1
0000             65   SM0    BIT   09FH  ;SCON.7 - SERIAL MODE CONTROL BIT 0
0000             66   EX0    BIT   0A8H  ;IE.0 - EXTERNAL INTERRUPT 0 ENABLE
0000             67   ET0    BIT   0A9H  ;IE.1 - TIMER 0 INTERRUPT ENABLE
0000             68   EX1    BIT   0AAH  ;IE.2 - EXTERNAL INTERRUPT 1 ENABLE
0000             69   ET1    BIT   0ABH  ;IE.3 - TIMER 1 INTERRUPT ENABLE
0000             70   ES     BIT   0ACH  ;IE.4 - SERIAL PORT INTERRUPT ENABLE
0000             71   ET2    BIT   0ADH  ;IE.5 - TIMER 2 INTERRUPT ENABLE
0000             72   EA     BIT   0AFH  ;IE.7 - GLOBAL INTERRUPT ENABLE
0000             73   RXD    BIT   0B0H  ;P3.0 - SERIAL PORT RECEIVE INPUT
0000             74   TXD    BIT   0B1H  ;P3.1 - SERIAL PORT TRANSMIT OUTPUT
0000             75   INT0   BIT   0B2H  ;P3.2 - EXTERNAL INTERRUPT 0 INPUT
0000             76   INT1   BIT   0B3H  ;P3.3 - EXTERNAL INTERRUPT 1 INPUT
0000             77   T0     BIT   0B4H  ;P3.4 - TIMER 0 COUNT INPUT
0000             78   T1     BIT   0B5H  ;P3.5 - TIMER 1 COUNT INPUT
0000             79   WR     BIT   0B6H  ;P3.6 - WRITE CONTROL FOR EXT. MEMORY
0000             80   RD     BIT   0B7H  ;P3.7 - READ CONTROL FOR EXT. MEMORY
0000             81   PX0    BIT   0B8H  ;IP.0 - EXTERNAL INTERRUPT 0 PRIORITY
0000             82   PT0    BIT   0B9H  ;IP.1 - TIMER 0 PRIORITY
0000             83   PX1    BIT   0BAH  ;IP.2 - EXTERNAL INTERRUPT 1 PRIORITY
0000             84   PT1    BIT   0BBH  ;IP.3 - TIMER 1 PRIORITY
0000             85   PS     BIT   0BCH  ;IP.4 - SERIAL PORT PRIORITY
0000             86   PT2    BIT   0BDH  ;IP.5 - TIMER 2 PRIORITY
0000             87   CAP2   BIT   0C8H  ;T2CON.0 - CAPTURE OR RELOAD SELECT
0000             88   CNT2   BIT   0C9H  ;T2CON.1 - TIMER OR COUNTER SELECT
0000             89   TR2    BIT   0CAH  ;T2CON.2 - TIMER 2 ON/OFF CONTROL
0000             90   EXEN2  BIT   0CBH  ;T2CON.3 - TIMER 2 EXTERNAL ENABLE FLAG
0000             91   TCLK   BIT   0CCH  ;T2CON.4 - TRANSMIT CLOCK SELECT
0000             92   RCLK   BIT   0CDH  ;T2CON.5 - RECEIVE CLOCK SELECTT
0000             93   EXF2   BIT   0CEH  ;T2CON.6 - EXTERNAL TRANSITION FLAG
0000             94   TF2    BIT   0CFH  ;T2CON.7 - TIMER 2 OVERFLOW FLAG
0000             95   P      BIT   0D0H  ;PSW.0 - ACCUMULATOR PARITY FLAG
0000             96   OV     BIT   0D2H  ;PSW.2 - OVERFLOW FLAG
0000             97   RS0    BIT   0D3H  ;PSW.3 - REGISTER BANK SELECT 0
0000             98   RS1    BIT   0D4H  ;PSW.4 - REGISTER BANK SELECT 1
0000             99   F0     BIT   0D5H  ;PSW.5 - FLAG 0
0000            100   AC     BIT   0D6H  ;PSW.6 - AUXILIARY CARRY FLAG
0000            101   CY     BIT   0D7H  ;PSW.7 - CARRY FLAG
0000            102   
0000            103   ; For the altera DE2 configured with an 8051/8052 softcore processor
0000            104   ; we have the following extra registers:
0000            105   
0000            106   HEX0   DATA  091H ; Zero turns the segment on
0000            107   HEX1   DATA  092H ; 
0000            108   HEX2   DATA  093H ; 
0000            109   HEX3   DATA  094H ; 
0000            110   HEX4   DATA  08EH ;
0000            111   HEX5   DATA  08FH ;
0000            112   HEX6   DATA  096H ;
0000            113   HEX7   DATA  097H ;
0000            114   
0000            115   P0MOD  DATA  09AH ; Input/output mode bits for port 0.  '1' sets the port to output mode.
0000            116   P1MOD  DATA  09BH ; Input/output mode bits for port 1
0000            117   P2MOD  DATA  09CH ; Input/output mode bits for port 2
0000            118   P3MOD  DATA  09DH ; Input/output mode bits for port 3
0000            119   
0000            120   LEDRA  DATA  0E8H ; LEDs LEDR0 to LEDR7 (bit addressable, ex: LEDRA.1 for LEDR1)
0000            121   LEDRB  DATA  095H ; LEDs LEDR8 to LEDR15
0000            122   LEDRC  DATA  09EH ; LEDs LEDR16, LEDR15, and LEDG8
0000            123   LEDG   DATA  0F8H ; LEDs LEDG0 to LEDG7 (bit addressable, ex: LEDG.3 for LEDG3)
0000            124   SWA    DATA  0E8H ; Switches SW0 to SW7 (bit addressable, ex: SWA.1 for SW1)
0000            125   SWB    DATA  095H ; Switches SW8 to SW15
0000            126   SWC    DATA  09EH ; Switches SW16 and SW17
0000            127   KEY    DATA  0F8H ; KEY1=KEY.1, KEY2=KEY.2, KEY3=KEY.3.  KEY0 is the reset button! 
0000            128   
0000            129   LCD_CMD   DATA 0D8H ;
0000            130   LCD_DATA  DATA 0D9H ;
0000            131   LCD_MOD   DATA 0DAH ; Write 0xff to make LCD_DATA an output
0000            132   LCD_RW    BIT  0D8H ; '0' writes to LCD
0000            133   LCD_EN    BIT  0D9H ; Toggle from '1' to '0'
0000            134   LCD_RS    BIT  0DAH ; '0' for commands, '1' for data
0000            135   LCD_ON    BIT  0DBH ; Write '1' to power the LCD
0000            136   LCD_BLON  BIT  0DCH ; Write '1' to turn on back light
0000            137   
0000            138   FLASH_CMD  data 0DBH ; The control bits of the flash memory:
0000            139   ; bit 0: FL_RST_N  Set to 1 for normal operation
0000            140   ; bit 1: FL_WE_N
0000            141   ; bit 2: FL_OE_N
0000            142   ; bit 3: FL_CE_N
0000            143   FLASH_DATA data 0DCH ; 8-bit data bus of flash memory.
0000            144   FLASH_MOD  data 0DDH ; 0xff makes FLASH_DATA output.  0x00 makes FLASH_DATA input.
0000            145   FLASH_ADD0 data 0E1H ; address bits 0 to 7.
0000            146   FLASH_ADD1 data 0E2H ; address bits 8 to 15.
0000            147   FLASH_ADD2 data 0E3H ; address bits 16 to 21.
0000            148   
0000              2   
0000              3            CSEG at 0
0000 0200AA       4            ljmp mycode
0003              5   
0030              6            DSEG at 30H
0030              7   bcd:     ds 5
0035              8   
0003              9            CSEG
0003             10   
0003             11   ; Look-up table for 7-seg displays
0003             12   myLUT:
0003 C0F9A4B0    13       DB 0C0H, 0F9H, 0A4H, 0B0H, 099H        ; 0 TO 4
     99
0008 9282F880    14       DB 092H, 082H, 0F8H, 080H, 090H        ; 4 TO 9
     90
000D             15   
                 16   showBCD MAC
                 17   	; Display LSD
                 18       mov A, %0
                 19       anl a, #0fh
                 20       movc A, @A+dptr
                 21       mov %1, A
                 22   	; Display MSD
                 23       mov A, %0
                 24       swap a
                 25       anl a, #0fh
                 26       movc A, @A+dptr
                 27       mov %2, A
                 28   ENDMAC
000D             29   
000D             30   Display:
000D 900003      31            mov dptr, #myLUT
0010             32            ; Display LSD
0010 E530        32       mov A, bcd+0
0012 540F        32       anl a, #0fh
0014 93          32       movc A, @A+dptr
0015 F591        32       mov HEX0, A
0017             32            ; Display MSD
0017 E530        32       mov A, bcd+0
0019 C4          32       swap a
001A 540F        32       anl a, #0fh
001C 93          32       movc A, @A+dptr
001D F592        32       mov HEX1, A
001F             33            ; Display LSD
001F E531        33       mov A, bcd+1
0021 540F        33       anl a, #0fh
0023 93          33       movc A, @A+dptr
0024 F593        33       mov HEX2, A
0026             33            ; Display MSD
0026 E531        33       mov A, bcd+1
0028 C4          33       swap a
0029 540F        33       anl a, #0fh
002B 93          33       movc A, @A+dptr
002C F594        33       mov HEX3, A
002E             34            ; Display LSD
002E E532        34       mov A, bcd+2
0030 540F        34       anl a, #0fh
0032 93          34       movc A, @A+dptr
0033 F58E        34       mov HEX4, A
0035             34            ; Display MSD
0035 E532        34       mov A, bcd+2
0037 C4          34       swap a
0038 540F        34       anl a, #0fh
003A 93          34       movc A, @A+dptr
003B F58F        34       mov HEX5, A
003D 22          35       ret
003E             36   
                 37   MYRLC MAC
                 38   	mov a, %0
                 39   	rlc a
                 40   	mov %0, a
                 41   ENDMAC
003E             42   
003E             43   Shift_Digits:
003E 7804        44            mov R0, #4 ; shift left four bits
0040             45   Shift_Digits_L0:
0040 C3          46            clr c
0041 E530        47            mov a, bcd+0
0043 33          47            rlc a
0044 F530        47            mov bcd+0, a
0046 E531        48            mov a, bcd+1
0048 33          48            rlc a
0049 F531        48            mov bcd+1, a
004B E532        49            mov a, bcd+2
004D 33          49            rlc a
004E F532        49            mov bcd+2, a
0050 E533        50            mov a, bcd+3
0052 33          50            rlc a
0053 F533        50            mov bcd+3, a
0055 E534        51            mov a, bcd+4
0057 33          51            rlc a
0058 F534        51            mov bcd+4, a
005A D8E4        52            djnz R0, Shift_Digits_L0
005C             53            ; R7 has the new bcd digit      
005C EF          54            mov a, R7
005D 4530        55            orl a, bcd+0
005F F530        56            mov bcd+0, a
0061             57            ; bcd+3 and bcd+4 don't fit in the 7-segment displays so make them zero
0061 E4          58            clr a
0062 F534        59            mov bcd+4, a
0064 22          60            ret
0065             61   
0065             62   Wait50ms:
0065             63   ;33.33MHz, 1 clk per cycle: 0.03us
0065 781E        64            mov R0, #30
0067 794A        65   L3: mov R1, #74
0069 7AFA        66   L2: mov R2, #250
006B DAFE        67   L1: djnz R2, L1 ;3*250*0.03us=22.5us
006D D9FA        68       djnz R1, L2 ;74*22.5us=1.665ms
006F D8F6        69       djnz R0, L3 ;1.665ms*30=50ms
0071 22          70       ret
0072             71   
0072             72   ; Check if SW0 to SW9 are toggled up.  Returns the toggled switch in
0072             73   ; R7.  If the carry is not set, no toggling switches were detected.
0072             74   ReadNumber:
0072 ACE8        75            mov r4, SWA ; Read switches 0 to 7
0074 E595        76            mov a, SWB ; Read switches 8 to 9
0076 5403        77            anl a, #00000011B ; Only two bits of SWB available
0078 FD          78            mov r5, a
0079 EC          79            mov a, r4
007A 4D          80            orl a, r5
007B 602B        81            jz ReadNumber_no_number
007D 120065      82            lcall Wait50ms ; debounce
0080 E5E8        83            mov a, SWA
0082 C3          84            clr c
0083 9C          85            subb a, r4
0084 7022        86            jnz ReadNumber_no_number ; it was a bounce
0086 E595        87            mov a, SWB
0088 5403        88            anl a, #00000011B
008A C3          89            clr c
008B 9D          90            subb a, r5
008C 701A        91            jnz ReadNumber_no_number ; it was a bounce
008E 7F10        92            mov r7, #16 ; Loop counter
0090             93   ReadNumber_L0:
0090 C3          94            clr c
0091 EC          95            mov a, r4
0092 33          96            rlc a
0093 FC          97            mov r4, a
0094 ED          98            mov a, r5
0095 33          99            rlc a
0096 FD         100            mov r5, a
0097 4004       101            jc ReadNumber_decode
0099 DFF5       102            djnz r7, ReadNumber_L0
009B 800B       103            sjmp ReadNumber_no_number       
009D            104   ReadNumber_decode:
009D 1F         105            dec r7
009E D3         106            setb c
009F            107   ReadNumber_L1:
009F E5E8       108            mov a, SWA
00A1 70FC       109            jnz ReadNumber_L1
00A3            110   ReadNumber_L2:
00A3 E595       111            mov a, SWB
00A5 70FC       112            jnz ReadNumber_L2
00A7 22         113            ret
00A8            114   ReadNumber_no_number:
00A8 C3         115            clr c
00A9 22         116            ret
00AA            117            
00AA            118   mycode:
00AA 75817F     119            mov SP, #7FH
00AD E4         120            clr a
00AE F5E8       121            mov LEDRA, a
00B0 F595       122            mov LEDRB, a
00B2 F530       123            mov bcd+0, a
00B4 F531       124            mov bcd+1, a
00B6 F532       125            mov bcd+2, a
00B8 F533       126            mov bcd+3, a
00BA F534       127            mov bcd+4, a
00BC 12000D     128            lcall Display
00BF            129   
00BF            130   forever:
00BF 120072     131            lcall ReadNumber
00C2 50FB       132            jnc forever
00C4 12003E     133            lcall Shift_Digits
00C7 12000D     134            lcall Display
00CA 0200BF     135            ljmp forever
00CD            136            
00CD            137   end
