// Seed: 2768910384
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7,
    output logic id_8
);
  assign id_8 = 1;
  logic id_9;
  logic id_10;
  task id_11;
    begin
      if (id_6 || id_9)
        if (1'b0) id_11 = 1;
        else id_3 <= id_1;
    end
  endtask
  assign id_8 = id_11;
  type_17(
      id_3 >> id_5 && id_6, 1
  );
  assign id_8 = 1 == id_4;
endmodule
