// Seed: 1139525363
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  input id_2;
  inout id_1;
  type_3(
      1, 1
  ); type_4(
      id_1, id_3, id_1, id_3 - 1, id_3 + 1, 1, 1, id_1
  );
endmodule
