
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source runs/M250_W8/run.tcl
# read_verilog -sv runs/M250_W8/sum_signed.sv
# read_xdc runs/M250_W8/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2580562
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.324 ; gain = 239.832 ; free physical = 138255 ; free virtual = 209666
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.363; parent = 2373.171; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.371; parent = 3040.297; children = 973.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W8/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W8/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3136.262 ; gain = 338.770 ; free physical = 138177 ; free virtual = 209589
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.363; parent = 2373.171; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4109.340; parent = 3136.266; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3151.105 ; gain = 353.613 ; free physical = 138177 ; free virtual = 209589
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.363; parent = 2373.171; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4124.184; parent = 3151.109; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3151.105 ; gain = 353.613 ; free physical = 138177 ; free virtual = 209589
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.363; parent = 2373.171; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4124.184; parent = 3151.109; children = 973.074
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3151.105 ; gain = 0.000 ; free physical = 138177 ; free virtual = 209589
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W8/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W8/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3310.824 ; gain = 0.000 ; free physical = 138195 ; free virtual = 209609
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3310.824 ; gain = 0.000 ; free physical = 138200 ; free virtual = 209614
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3310.824 ; gain = 513.332 ; free physical = 138295 ; free virtual = 209710
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.383; parent = 2385.190; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.887; parent = 3278.812; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3310.824 ; gain = 513.332 ; free physical = 138295 ; free virtual = 209710
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.383; parent = 2385.190; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.887; parent = 3278.812; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3310.824 ; gain = 513.332 ; free physical = 138295 ; free virtual = 209710
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.383; parent = 2385.190; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.887; parent = 3278.812; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3310.824 ; gain = 513.332 ; free physical = 138284 ; free virtual = 209700
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.383; parent = 2385.190; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.887; parent = 3278.812; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 4     
	   2 Input   13 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 16    
	   2 Input   11 Bit       Adders := 31    
	   2 Input   10 Bit       Adders := 62    
	   2 Input    9 Bit       Adders := 125   
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 16    
	               11 Bit    Registers := 31    
	               10 Bit    Registers := 62    
	                9 Bit    Registers := 127   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 3310.824 ; gain = 513.332 ; free physical = 138317 ; free virtual = 209742
Synthesis current peak Physical Memory [PSS] (MB): peak = 2639.383; parent = 2385.190; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4251.887; parent = 3278.812; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 3675.168 ; gain = 877.676 ; free physical = 137878 ; free virtual = 209306
Synthesis current peak Physical Memory [PSS] (MB): peak = 3211.871; parent = 2957.710; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4648.246; parent = 3675.172; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3686.168 ; gain = 888.676 ; free physical = 137867 ; free virtual = 209294
Synthesis current peak Physical Memory [PSS] (MB): peak = 3221.867; parent = 2967.706; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4659.246; parent = 3686.172; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3705.199 ; gain = 907.707 ; free physical = 137857 ; free virtual = 209285
Synthesis current peak Physical Memory [PSS] (MB): peak = 3225.957; parent = 2971.796; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4678.277; parent = 3705.203; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3715.105 ; gain = 917.613 ; free physical = 137859 ; free virtual = 209287
Synthesis current peak Physical Memory [PSS] (MB): peak = 3226.691; parent = 2972.530; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.184; parent = 3715.109; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 3715.105 ; gain = 917.613 ; free physical = 137859 ; free virtual = 209287
Synthesis current peak Physical Memory [PSS] (MB): peak = 3226.707; parent = 2972.546; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.184; parent = 3715.109; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3715.105 ; gain = 917.613 ; free physical = 137866 ; free virtual = 209294
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.418; parent = 2973.257; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.184; parent = 3715.109; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3715.105 ; gain = 917.613 ; free physical = 137866 ; free virtual = 209294
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.480; parent = 2973.319; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.184; parent = 3715.109; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3715.105 ; gain = 917.613 ; free physical = 137867 ; free virtual = 209295
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.480; parent = 2973.319; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.184; parent = 3715.109; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3715.105 ; gain = 917.613 ; free physical = 137867 ; free virtual = 209295
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.512; parent = 2973.351; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.184; parent = 3715.109; children = 973.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   498|
|3     |LUT1   |   249|
|4     |LUT2   |  2235|
|5     |FDRE   |  2510|
|6     |IBUF   |  2003|
|7     |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3715.105 ; gain = 917.613 ; free physical = 137867 ; free virtual = 209295
Synthesis current peak Physical Memory [PSS] (MB): peak = 3227.527; parent = 2973.366; children = 254.192
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4688.184; parent = 3715.109; children = 973.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 3715.105 ; gain = 757.895 ; free physical = 137872 ; free virtual = 209300
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 3715.113 ; gain = 917.613 ; free physical = 137873 ; free virtual = 209300
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3721.043 ; gain = 0.000 ; free physical = 138005 ; free virtual = 209432
INFO: [Netlist 29-17] Analyzing 2502 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W8/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M250_W8/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3783.512 ; gain = 0.000 ; free physical = 138067 ; free virtual = 209495
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2004 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 2003 instances

Synth Design complete, checksum: eb1408c4
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 3783.512 ; gain = 2078.840 ; free physical = 138149 ; free virtual = 209577
# report_utilization -file runs/M250_W8/util.rpt
# report_timing_summary -file runs/M250_W8/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 4528.500 ; gain = 744.988 ; free physical = 137776 ; free virtual = 209205
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 17:59:36 2025...
