Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec 10 23:11:14 2024
| Host         : DESKTOP-A7KB9SN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Logic_LED_timing_summary_routed.rpt -pb Logic_LED_timing_summary_routed.pb -rpx Logic_LED_timing_summary_routed.rpx -warn_on_violation
| Design       : Logic_LED
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  63          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (189)
5. checking no_input_delay (3)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 63 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (189)
--------------------------------------------------
 There are 189 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  221          inf        0.000                      0                  221           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           221 Endpoints
Min Delay           221 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SENAL
                            (input port)
  Destination:            N_LED_reg[30]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.342ns  (logic 10.590ns (31.760%)  route 22.753ns (68.240%))
  Logic Levels:           38  (CARRY4=24 IBUF=1 LUT2=2 LUT3=4 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  SENAL (IN)
                         net (fo=0)                   0.000     0.000    SENAL
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  SENAL_IBUF_inst/O
                         net (fo=3, routed)           1.437     2.442    SENAL_IBUF
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.566 r  FIN_OK_i_7/O
                         net (fo=1, routed)           0.000     2.566    FIN_OK_i_7_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.098 r  FIN_OK_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.098    FIN_OK_reg_i_6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  N_LED_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.212    N_LED_reg[30]_i_15_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  N_LED_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.001     3.326    N_LED_reg[30]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  N_LED_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.440    N_LED_reg[30]_i_14_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.554 r  N_LED_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.554    N_LED_reg[30]_i_9_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.668 r  N_LED_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.668    N_LED_reg[30]_i_8_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.981 r  N_LED_reg[30]_i_4/O[3]
                         net (fo=232, routed)         4.103     8.085    N_LED_reg[30]_i_4_n_4
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.306     8.391 r  N_LED[0]_i_118/O
                         net (fo=32, routed)          1.975    10.366    N_LED[0]_i_118_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124    10.490 r  N_LED[28]_i_38/O
                         net (fo=6, routed)           1.288    11.778    N_LED[28]_i_38_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.902 r  N_LED[0]_i_199/O
                         net (fo=1, routed)           0.000    11.902    N_LED[0]_i_199_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.282 r  N_LED_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    12.282    N_LED_reg[0]_i_145_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.399 r  N_LED_reg[12]_i_45/CO[3]
                         net (fo=1, routed)           0.001    12.400    N_LED_reg[12]_i_45_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.654 f  N_LED_reg[28]_i_51/CO[0]
                         net (fo=36, routed)          1.688    14.342    N_LED_reg[28]_i_51_n_3
    SLICE_X9Y55          LUT3 (Prop_lut3_I2_O)        0.395    14.737 r  N_LED[28]_i_22/O
                         net (fo=19, routed)          1.519    16.256    N_LED[28]_i_22_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.332    16.588 r  N_LED[28]_i_48/O
                         net (fo=1, routed)           0.000    16.588    N_LED[28]_i_48_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.835 r  N_LED_reg[28]_i_21/O[0]
                         net (fo=2, routed)           1.026    17.861    N_LED_reg[28]_i_21_n_7
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.321    18.182 r  N_LED[24]_i_11/O
                         net (fo=2, routed)           0.857    19.039    N_LED[24]_i_11_n_0
    SLICE_X6Y54          LUT4 (Prop_lut4_I3_O)        0.328    19.367 r  N_LED[24]_i_15/O
                         net (fo=1, routed)           0.000    19.367    N_LED[24]_i_15_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.900 r  N_LED_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.900    N_LED_reg[24]_i_4_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.223 r  N_LED_reg[28]_i_4/O[1]
                         net (fo=6, routed)           1.602    21.824    N_LED_reg[28]_i_4_n_6
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.306    22.130 r  N_LED[0]_i_60/O
                         net (fo=1, routed)           0.000    22.130    N_LED[0]_i_60_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.710 r  N_LED_reg[0]_i_26/O[2]
                         net (fo=3, routed)           0.936    23.646    N_LED_reg[0]_i_26_n_5
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.302    23.948 r  N_LED[0]_i_44/O
                         net (fo=1, routed)           0.624    24.572    N_LED[0]_i_44_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.970 r  N_LED_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.970    N_LED_reg[0]_i_18_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.241 r  N_LED_reg[0]_i_6/CO[0]
                         net (fo=1, routed)           1.020    26.261    N_LED_reg[0]_i_6_n_3
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.373    26.634 r  N_LED[0]_i_3/O
                         net (fo=58, routed)          2.222    28.856    N_LED[0]_i_3_n_0
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124    28.980 r  N_LED[4]_i_5/O
                         net (fo=1, routed)           0.477    29.456    N_LED[4]_i_5_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.036 r  N_LED_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.036    N_LED_reg[4]_i_3_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.150 r  N_LED_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.150    N_LED_reg[8]_i_3_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  N_LED_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.264    N_LED_reg[12]_i_3_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  N_LED_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.001    30.379    N_LED_reg[16]_i_3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.493 r  N_LED_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.493    N_LED_reg[20]_i_3_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.607 r  N_LED_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.607    N_LED_reg[24]_i_3_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.721 r  N_LED_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.721    N_LED_reg[28]_i_3_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.992 f  N_LED_reg[30]_i_3/CO[0]
                         net (fo=1, routed)           1.267    32.259    N_LED_reg[30]_i_3_n_3
    SLICE_X1Y55          LUT5 (Prop_lut5_I0_O)        0.373    32.632 r  N_LED[30]_i_1/O
                         net (fo=2, routed)           0.710    33.342    p_0_in[30]
    SLICE_X1Y55          FDCE                                         r  N_LED_reg[30]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENAL
                            (input port)
  Destination:            N_LED_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.153ns  (logic 10.590ns (31.942%)  route 22.563ns (68.058%))
  Logic Levels:           38  (CARRY4=24 IBUF=1 LUT2=2 LUT3=4 LUT4=3 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  SENAL (IN)
                         net (fo=0)                   0.000     0.000    SENAL
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  SENAL_IBUF_inst/O
                         net (fo=3, routed)           1.437     2.442    SENAL_IBUF
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.566 r  FIN_OK_i_7/O
                         net (fo=1, routed)           0.000     2.566    FIN_OK_i_7_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.098 r  FIN_OK_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.098    FIN_OK_reg_i_6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  N_LED_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.212    N_LED_reg[30]_i_15_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  N_LED_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.001     3.326    N_LED_reg[30]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  N_LED_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.440    N_LED_reg[30]_i_14_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.554 r  N_LED_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.554    N_LED_reg[30]_i_9_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.668 r  N_LED_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.668    N_LED_reg[30]_i_8_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.981 r  N_LED_reg[30]_i_4/O[3]
                         net (fo=232, routed)         4.103     8.085    N_LED_reg[30]_i_4_n_4
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.306     8.391 r  N_LED[0]_i_118/O
                         net (fo=32, routed)          1.975    10.366    N_LED[0]_i_118_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124    10.490 r  N_LED[28]_i_38/O
                         net (fo=6, routed)           1.288    11.778    N_LED[28]_i_38_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.902 r  N_LED[0]_i_199/O
                         net (fo=1, routed)           0.000    11.902    N_LED[0]_i_199_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.282 r  N_LED_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    12.282    N_LED_reg[0]_i_145_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.399 r  N_LED_reg[12]_i_45/CO[3]
                         net (fo=1, routed)           0.001    12.400    N_LED_reg[12]_i_45_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.654 f  N_LED_reg[28]_i_51/CO[0]
                         net (fo=36, routed)          1.688    14.342    N_LED_reg[28]_i_51_n_3
    SLICE_X9Y55          LUT3 (Prop_lut3_I2_O)        0.395    14.737 r  N_LED[28]_i_22/O
                         net (fo=19, routed)          1.519    16.256    N_LED[28]_i_22_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.332    16.588 r  N_LED[28]_i_48/O
                         net (fo=1, routed)           0.000    16.588    N_LED[28]_i_48_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.835 r  N_LED_reg[28]_i_21/O[0]
                         net (fo=2, routed)           1.026    17.861    N_LED_reg[28]_i_21_n_7
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.321    18.182 r  N_LED[24]_i_11/O
                         net (fo=2, routed)           0.857    19.039    N_LED[24]_i_11_n_0
    SLICE_X6Y54          LUT4 (Prop_lut4_I3_O)        0.328    19.367 r  N_LED[24]_i_15/O
                         net (fo=1, routed)           0.000    19.367    N_LED[24]_i_15_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.900 r  N_LED_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.900    N_LED_reg[24]_i_4_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.223 r  N_LED_reg[28]_i_4/O[1]
                         net (fo=6, routed)           1.602    21.824    N_LED_reg[28]_i_4_n_6
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.306    22.130 r  N_LED[0]_i_60/O
                         net (fo=1, routed)           0.000    22.130    N_LED[0]_i_60_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.710 r  N_LED_reg[0]_i_26/O[2]
                         net (fo=3, routed)           0.936    23.646    N_LED_reg[0]_i_26_n_5
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.302    23.948 r  N_LED[0]_i_44/O
                         net (fo=1, routed)           0.624    24.572    N_LED[0]_i_44_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.970 r  N_LED_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.970    N_LED_reg[0]_i_18_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.241 r  N_LED_reg[0]_i_6/CO[0]
                         net (fo=1, routed)           1.020    26.261    N_LED_reg[0]_i_6_n_3
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.373    26.634 r  N_LED[0]_i_3/O
                         net (fo=58, routed)          2.222    28.856    N_LED[0]_i_3_n_0
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124    28.980 r  N_LED[4]_i_5/O
                         net (fo=1, routed)           0.477    29.456    N_LED[4]_i_5_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.036 r  N_LED_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.036    N_LED_reg[4]_i_3_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.150 r  N_LED_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.150    N_LED_reg[8]_i_3_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  N_LED_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.264    N_LED_reg[12]_i_3_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  N_LED_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.001    30.379    N_LED_reg[16]_i_3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.493 r  N_LED_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.493    N_LED_reg[20]_i_3_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.607 r  N_LED_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.607    N_LED_reg[24]_i_3_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.721 r  N_LED_reg[28]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.721    N_LED_reg[28]_i_3_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    30.992 f  N_LED_reg[30]_i_3/CO[0]
                         net (fo=1, routed)           1.267    32.259    N_LED_reg[30]_i_3_n_3
    SLICE_X1Y55          LUT5 (Prop_lut5_I0_O)        0.373    32.632 r  N_LED[30]_i_1/O
                         net (fo=2, routed)           0.521    33.153    p_0_in[30]
    SLICE_X1Y55          FDCE                                         r  N_LED_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENAL
                            (input port)
  Destination:            N_LED_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.260ns  (logic 10.451ns (32.395%)  route 21.809ns (67.605%))
  Logic Levels:           37  (CARRY4=23 IBUF=1 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  SENAL (IN)
                         net (fo=0)                   0.000     0.000    SENAL
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  SENAL_IBUF_inst/O
                         net (fo=3, routed)           1.437     2.442    SENAL_IBUF
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.566 r  FIN_OK_i_7/O
                         net (fo=1, routed)           0.000     2.566    FIN_OK_i_7_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.098 r  FIN_OK_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.098    FIN_OK_reg_i_6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  N_LED_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.212    N_LED_reg[30]_i_15_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  N_LED_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.001     3.326    N_LED_reg[30]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  N_LED_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.440    N_LED_reg[30]_i_14_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.554 r  N_LED_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.554    N_LED_reg[30]_i_9_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.668 r  N_LED_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.668    N_LED_reg[30]_i_8_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.981 r  N_LED_reg[30]_i_4/O[3]
                         net (fo=232, routed)         4.103     8.085    N_LED_reg[30]_i_4_n_4
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.306     8.391 r  N_LED[0]_i_118/O
                         net (fo=32, routed)          1.975    10.366    N_LED[0]_i_118_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124    10.490 r  N_LED[28]_i_38/O
                         net (fo=6, routed)           1.288    11.778    N_LED[28]_i_38_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.902 r  N_LED[0]_i_199/O
                         net (fo=1, routed)           0.000    11.902    N_LED[0]_i_199_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.282 r  N_LED_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    12.282    N_LED_reg[0]_i_145_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.399 r  N_LED_reg[12]_i_45/CO[3]
                         net (fo=1, routed)           0.001    12.400    N_LED_reg[12]_i_45_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.654 f  N_LED_reg[28]_i_51/CO[0]
                         net (fo=36, routed)          1.688    14.342    N_LED_reg[28]_i_51_n_3
    SLICE_X9Y55          LUT3 (Prop_lut3_I2_O)        0.395    14.737 r  N_LED[28]_i_22/O
                         net (fo=19, routed)          1.519    16.256    N_LED[28]_i_22_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.332    16.588 r  N_LED[28]_i_48/O
                         net (fo=1, routed)           0.000    16.588    N_LED[28]_i_48_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.835 r  N_LED_reg[28]_i_21/O[0]
                         net (fo=2, routed)           1.026    17.861    N_LED_reg[28]_i_21_n_7
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.321    18.182 r  N_LED[24]_i_11/O
                         net (fo=2, routed)           0.857    19.039    N_LED[24]_i_11_n_0
    SLICE_X6Y54          LUT4 (Prop_lut4_I3_O)        0.328    19.367 r  N_LED[24]_i_15/O
                         net (fo=1, routed)           0.000    19.367    N_LED[24]_i_15_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.900 r  N_LED_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.900    N_LED_reg[24]_i_4_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.223 r  N_LED_reg[28]_i_4/O[1]
                         net (fo=6, routed)           1.602    21.824    N_LED_reg[28]_i_4_n_6
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.306    22.130 r  N_LED[0]_i_60/O
                         net (fo=1, routed)           0.000    22.130    N_LED[0]_i_60_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.710 r  N_LED_reg[0]_i_26/O[2]
                         net (fo=3, routed)           0.936    23.646    N_LED_reg[0]_i_26_n_5
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.302    23.948 r  N_LED[0]_i_44/O
                         net (fo=1, routed)           0.624    24.572    N_LED[0]_i_44_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.970 r  N_LED_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.970    N_LED_reg[0]_i_18_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.241 r  N_LED_reg[0]_i_6/CO[0]
                         net (fo=1, routed)           1.020    26.261    N_LED_reg[0]_i_6_n_3
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.373    26.634 r  N_LED[0]_i_3/O
                         net (fo=58, routed)          2.222    28.856    N_LED[0]_i_3_n_0
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124    28.980 r  N_LED[4]_i_5/O
                         net (fo=1, routed)           0.477    29.456    N_LED[4]_i_5_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.036 r  N_LED_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.036    N_LED_reg[4]_i_3_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.150 r  N_LED_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.150    N_LED_reg[8]_i_3_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  N_LED_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.264    N_LED_reg[12]_i_3_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  N_LED_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.001    30.379    N_LED_reg[16]_i_3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.493 r  N_LED_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.493    N_LED_reg[20]_i_3_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.607 r  N_LED_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.607    N_LED_reg[24]_i_3_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.920 r  N_LED_reg[28]_i_3/O[3]
                         net (fo=1, routed)           1.034    31.954    N_LED1[28]
    SLICE_X0Y55          LUT6 (Prop_lut6_I2_O)        0.306    32.260 r  N_LED[28]_i_1/O
                         net (fo=1, routed)           0.000    32.260    p_0_in[28]
    SLICE_X0Y55          FDCE                                         r  N_LED_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENAL
                            (input port)
  Destination:            N_LED_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.244ns  (logic 10.373ns (32.169%)  route 21.872ns (67.831%))
  Logic Levels:           37  (CARRY4=23 IBUF=1 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  SENAL (IN)
                         net (fo=0)                   0.000     0.000    SENAL
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  SENAL_IBUF_inst/O
                         net (fo=3, routed)           1.437     2.442    SENAL_IBUF
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.566 r  FIN_OK_i_7/O
                         net (fo=1, routed)           0.000     2.566    FIN_OK_i_7_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.098 r  FIN_OK_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.098    FIN_OK_reg_i_6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  N_LED_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.212    N_LED_reg[30]_i_15_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  N_LED_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.001     3.326    N_LED_reg[30]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  N_LED_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.440    N_LED_reg[30]_i_14_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.554 r  N_LED_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.554    N_LED_reg[30]_i_9_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.668 r  N_LED_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.668    N_LED_reg[30]_i_8_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.981 r  N_LED_reg[30]_i_4/O[3]
                         net (fo=232, routed)         4.103     8.085    N_LED_reg[30]_i_4_n_4
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.306     8.391 r  N_LED[0]_i_118/O
                         net (fo=32, routed)          1.975    10.366    N_LED[0]_i_118_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124    10.490 r  N_LED[28]_i_38/O
                         net (fo=6, routed)           1.288    11.778    N_LED[28]_i_38_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.902 r  N_LED[0]_i_199/O
                         net (fo=1, routed)           0.000    11.902    N_LED[0]_i_199_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.282 r  N_LED_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    12.282    N_LED_reg[0]_i_145_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.399 r  N_LED_reg[12]_i_45/CO[3]
                         net (fo=1, routed)           0.001    12.400    N_LED_reg[12]_i_45_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.654 f  N_LED_reg[28]_i_51/CO[0]
                         net (fo=36, routed)          1.688    14.342    N_LED_reg[28]_i_51_n_3
    SLICE_X9Y55          LUT3 (Prop_lut3_I2_O)        0.395    14.737 r  N_LED[28]_i_22/O
                         net (fo=19, routed)          1.519    16.256    N_LED[28]_i_22_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.332    16.588 r  N_LED[28]_i_48/O
                         net (fo=1, routed)           0.000    16.588    N_LED[28]_i_48_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.835 r  N_LED_reg[28]_i_21/O[0]
                         net (fo=2, routed)           1.026    17.861    N_LED_reg[28]_i_21_n_7
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.321    18.182 r  N_LED[24]_i_11/O
                         net (fo=2, routed)           0.857    19.039    N_LED[24]_i_11_n_0
    SLICE_X6Y54          LUT4 (Prop_lut4_I3_O)        0.328    19.367 r  N_LED[24]_i_15/O
                         net (fo=1, routed)           0.000    19.367    N_LED[24]_i_15_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.900 r  N_LED_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.900    N_LED_reg[24]_i_4_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.223 r  N_LED_reg[28]_i_4/O[1]
                         net (fo=6, routed)           1.602    21.824    N_LED_reg[28]_i_4_n_6
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.306    22.130 r  N_LED[0]_i_60/O
                         net (fo=1, routed)           0.000    22.130    N_LED[0]_i_60_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.710 r  N_LED_reg[0]_i_26/O[2]
                         net (fo=3, routed)           0.936    23.646    N_LED_reg[0]_i_26_n_5
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.302    23.948 r  N_LED[0]_i_44/O
                         net (fo=1, routed)           0.624    24.572    N_LED[0]_i_44_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.970 r  N_LED_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.970    N_LED_reg[0]_i_18_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.241 r  N_LED_reg[0]_i_6/CO[0]
                         net (fo=1, routed)           1.020    26.261    N_LED_reg[0]_i_6_n_3
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.373    26.634 r  N_LED[0]_i_3/O
                         net (fo=58, routed)          2.222    28.856    N_LED[0]_i_3_n_0
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124    28.980 r  N_LED[4]_i_5/O
                         net (fo=1, routed)           0.477    29.456    N_LED[4]_i_5_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.036 r  N_LED_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.036    N_LED_reg[4]_i_3_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.150 r  N_LED_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.150    N_LED_reg[8]_i_3_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  N_LED_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.264    N_LED_reg[12]_i_3_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  N_LED_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.001    30.379    N_LED_reg[16]_i_3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.493 r  N_LED_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.493    N_LED_reg[20]_i_3_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.607 r  N_LED_reg[24]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.607    N_LED_reg[24]_i_3_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.846 r  N_LED_reg[28]_i_3/O[2]
                         net (fo=1, routed)           1.097    31.942    N_LED1[27]
    SLICE_X0Y55          LUT6 (Prop_lut6_I2_O)        0.302    32.244 r  N_LED[27]_i_1/O
                         net (fo=1, routed)           0.000    32.244    p_0_in[27]
    SLICE_X0Y55          FDCE                                         r  N_LED_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENAL
                            (input port)
  Destination:            N_LED_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.119ns  (logic 10.125ns (31.522%)  route 21.994ns (68.478%))
  Logic Levels:           35  (CARRY4=21 IBUF=1 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  SENAL (IN)
                         net (fo=0)                   0.000     0.000    SENAL
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  SENAL_IBUF_inst/O
                         net (fo=3, routed)           1.437     2.442    SENAL_IBUF
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.566 r  FIN_OK_i_7/O
                         net (fo=1, routed)           0.000     2.566    FIN_OK_i_7_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.098 r  FIN_OK_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.098    FIN_OK_reg_i_6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  N_LED_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.212    N_LED_reg[30]_i_15_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  N_LED_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.001     3.326    N_LED_reg[30]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  N_LED_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.440    N_LED_reg[30]_i_14_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.554 r  N_LED_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.554    N_LED_reg[30]_i_9_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.668 r  N_LED_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.668    N_LED_reg[30]_i_8_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.981 r  N_LED_reg[30]_i_4/O[3]
                         net (fo=232, routed)         4.103     8.085    N_LED_reg[30]_i_4_n_4
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.306     8.391 r  N_LED[0]_i_118/O
                         net (fo=32, routed)          1.975    10.366    N_LED[0]_i_118_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124    10.490 r  N_LED[28]_i_38/O
                         net (fo=6, routed)           1.288    11.778    N_LED[28]_i_38_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.902 r  N_LED[0]_i_199/O
                         net (fo=1, routed)           0.000    11.902    N_LED[0]_i_199_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.282 r  N_LED_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    12.282    N_LED_reg[0]_i_145_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.399 r  N_LED_reg[12]_i_45/CO[3]
                         net (fo=1, routed)           0.001    12.400    N_LED_reg[12]_i_45_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.654 f  N_LED_reg[28]_i_51/CO[0]
                         net (fo=36, routed)          1.688    14.342    N_LED_reg[28]_i_51_n_3
    SLICE_X9Y55          LUT3 (Prop_lut3_I2_O)        0.395    14.737 r  N_LED[28]_i_22/O
                         net (fo=19, routed)          1.519    16.256    N_LED[28]_i_22_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.332    16.588 r  N_LED[28]_i_48/O
                         net (fo=1, routed)           0.000    16.588    N_LED[28]_i_48_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.835 r  N_LED_reg[28]_i_21/O[0]
                         net (fo=2, routed)           1.026    17.861    N_LED_reg[28]_i_21_n_7
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.321    18.182 r  N_LED[24]_i_11/O
                         net (fo=2, routed)           0.857    19.039    N_LED[24]_i_11_n_0
    SLICE_X6Y54          LUT4 (Prop_lut4_I3_O)        0.328    19.367 r  N_LED[24]_i_15/O
                         net (fo=1, routed)           0.000    19.367    N_LED[24]_i_15_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.900 r  N_LED_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.900    N_LED_reg[24]_i_4_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.223 r  N_LED_reg[28]_i_4/O[1]
                         net (fo=6, routed)           1.602    21.824    N_LED_reg[28]_i_4_n_6
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.306    22.130 r  N_LED[0]_i_60/O
                         net (fo=1, routed)           0.000    22.130    N_LED[0]_i_60_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.710 r  N_LED_reg[0]_i_26/O[2]
                         net (fo=3, routed)           0.936    23.646    N_LED_reg[0]_i_26_n_5
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.302    23.948 r  N_LED[0]_i_44/O
                         net (fo=1, routed)           0.624    24.572    N_LED[0]_i_44_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.970 r  N_LED_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.970    N_LED_reg[0]_i_18_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.241 r  N_LED_reg[0]_i_6/CO[0]
                         net (fo=1, routed)           1.020    26.261    N_LED_reg[0]_i_6_n_3
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.373    26.634 r  N_LED[0]_i_3/O
                         net (fo=58, routed)          2.222    28.856    N_LED[0]_i_3_n_0
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124    28.980 r  N_LED[4]_i_5/O
                         net (fo=1, routed)           0.477    29.456    N_LED[4]_i_5_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.036 r  N_LED_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.036    N_LED_reg[4]_i_3_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.150 r  N_LED_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.150    N_LED_reg[8]_i_3_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  N_LED_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.264    N_LED_reg[12]_i_3_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  N_LED_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.001    30.379    N_LED_reg[16]_i_3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.601 r  N_LED_reg[20]_i_3/O[0]
                         net (fo=1, routed)           1.219    31.820    N_LED1[17]
    SLICE_X0Y55          LUT6 (Prop_lut6_I2_O)        0.299    32.119 r  N_LED[17]_i_1/O
                         net (fo=1, routed)           0.000    32.119    p_0_in[17]
    SLICE_X0Y55          FDCE                                         r  N_LED_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENAL
                            (input port)
  Destination:            N_LED_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.112ns  (logic 10.337ns (32.189%)  route 21.776ns (67.811%))
  Logic Levels:           36  (CARRY4=22 IBUF=1 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  SENAL (IN)
                         net (fo=0)                   0.000     0.000    SENAL
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  SENAL_IBUF_inst/O
                         net (fo=3, routed)           1.437     2.442    SENAL_IBUF
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.566 r  FIN_OK_i_7/O
                         net (fo=1, routed)           0.000     2.566    FIN_OK_i_7_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.098 r  FIN_OK_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.098    FIN_OK_reg_i_6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  N_LED_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.212    N_LED_reg[30]_i_15_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  N_LED_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.001     3.326    N_LED_reg[30]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  N_LED_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.440    N_LED_reg[30]_i_14_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.554 r  N_LED_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.554    N_LED_reg[30]_i_9_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.668 r  N_LED_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.668    N_LED_reg[30]_i_8_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.981 r  N_LED_reg[30]_i_4/O[3]
                         net (fo=232, routed)         4.103     8.085    N_LED_reg[30]_i_4_n_4
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.306     8.391 r  N_LED[0]_i_118/O
                         net (fo=32, routed)          1.975    10.366    N_LED[0]_i_118_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124    10.490 r  N_LED[28]_i_38/O
                         net (fo=6, routed)           1.288    11.778    N_LED[28]_i_38_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.902 r  N_LED[0]_i_199/O
                         net (fo=1, routed)           0.000    11.902    N_LED[0]_i_199_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.282 r  N_LED_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    12.282    N_LED_reg[0]_i_145_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.399 r  N_LED_reg[12]_i_45/CO[3]
                         net (fo=1, routed)           0.001    12.400    N_LED_reg[12]_i_45_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.654 f  N_LED_reg[28]_i_51/CO[0]
                         net (fo=36, routed)          1.688    14.342    N_LED_reg[28]_i_51_n_3
    SLICE_X9Y55          LUT3 (Prop_lut3_I2_O)        0.395    14.737 r  N_LED[28]_i_22/O
                         net (fo=19, routed)          1.519    16.256    N_LED[28]_i_22_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.332    16.588 r  N_LED[28]_i_48/O
                         net (fo=1, routed)           0.000    16.588    N_LED[28]_i_48_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.835 r  N_LED_reg[28]_i_21/O[0]
                         net (fo=2, routed)           1.026    17.861    N_LED_reg[28]_i_21_n_7
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.321    18.182 r  N_LED[24]_i_11/O
                         net (fo=2, routed)           0.857    19.039    N_LED[24]_i_11_n_0
    SLICE_X6Y54          LUT4 (Prop_lut4_I3_O)        0.328    19.367 r  N_LED[24]_i_15/O
                         net (fo=1, routed)           0.000    19.367    N_LED[24]_i_15_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.900 r  N_LED_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.900    N_LED_reg[24]_i_4_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.223 r  N_LED_reg[28]_i_4/O[1]
                         net (fo=6, routed)           1.602    21.824    N_LED_reg[28]_i_4_n_6
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.306    22.130 r  N_LED[0]_i_60/O
                         net (fo=1, routed)           0.000    22.130    N_LED[0]_i_60_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.710 r  N_LED_reg[0]_i_26/O[2]
                         net (fo=3, routed)           0.936    23.646    N_LED_reg[0]_i_26_n_5
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.302    23.948 r  N_LED[0]_i_44/O
                         net (fo=1, routed)           0.624    24.572    N_LED[0]_i_44_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.970 r  N_LED_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.970    N_LED_reg[0]_i_18_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.241 r  N_LED_reg[0]_i_6/CO[0]
                         net (fo=1, routed)           1.020    26.261    N_LED_reg[0]_i_6_n_3
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.373    26.634 r  N_LED[0]_i_3/O
                         net (fo=58, routed)          2.222    28.856    N_LED[0]_i_3_n_0
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124    28.980 r  N_LED[4]_i_5/O
                         net (fo=1, routed)           0.477    29.456    N_LED[4]_i_5_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.036 r  N_LED_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.036    N_LED_reg[4]_i_3_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.150 r  N_LED_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.150    N_LED_reg[8]_i_3_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  N_LED_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.264    N_LED_reg[12]_i_3_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  N_LED_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.001    30.379    N_LED_reg[16]_i_3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.493 r  N_LED_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.493    N_LED_reg[20]_i_3_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.806 r  N_LED_reg[24]_i_3/O[3]
                         net (fo=1, routed)           1.000    31.806    N_LED1[24]
    SLICE_X1Y56          LUT6 (Prop_lut6_I2_O)        0.306    32.112 r  N_LED[24]_i_1/O
                         net (fo=1, routed)           0.000    32.112    p_0_in[24]
    SLICE_X1Y56          FDCE                                         r  N_LED_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENAL
                            (input port)
  Destination:            N_LED_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.085ns  (logic 10.223ns (31.861%)  route 21.863ns (68.139%))
  Logic Levels:           35  (CARRY4=21 IBUF=1 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  SENAL (IN)
                         net (fo=0)                   0.000     0.000    SENAL
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  SENAL_IBUF_inst/O
                         net (fo=3, routed)           1.437     2.442    SENAL_IBUF
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.566 r  FIN_OK_i_7/O
                         net (fo=1, routed)           0.000     2.566    FIN_OK_i_7_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.098 r  FIN_OK_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.098    FIN_OK_reg_i_6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  N_LED_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.212    N_LED_reg[30]_i_15_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  N_LED_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.001     3.326    N_LED_reg[30]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  N_LED_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.440    N_LED_reg[30]_i_14_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.554 r  N_LED_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.554    N_LED_reg[30]_i_9_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.668 r  N_LED_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.668    N_LED_reg[30]_i_8_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.981 r  N_LED_reg[30]_i_4/O[3]
                         net (fo=232, routed)         4.103     8.085    N_LED_reg[30]_i_4_n_4
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.306     8.391 r  N_LED[0]_i_118/O
                         net (fo=32, routed)          1.975    10.366    N_LED[0]_i_118_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124    10.490 r  N_LED[28]_i_38/O
                         net (fo=6, routed)           1.288    11.778    N_LED[28]_i_38_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.902 r  N_LED[0]_i_199/O
                         net (fo=1, routed)           0.000    11.902    N_LED[0]_i_199_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.282 r  N_LED_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    12.282    N_LED_reg[0]_i_145_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.399 r  N_LED_reg[12]_i_45/CO[3]
                         net (fo=1, routed)           0.001    12.400    N_LED_reg[12]_i_45_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.654 f  N_LED_reg[28]_i_51/CO[0]
                         net (fo=36, routed)          1.688    14.342    N_LED_reg[28]_i_51_n_3
    SLICE_X9Y55          LUT3 (Prop_lut3_I2_O)        0.395    14.737 r  N_LED[28]_i_22/O
                         net (fo=19, routed)          1.519    16.256    N_LED[28]_i_22_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.332    16.588 r  N_LED[28]_i_48/O
                         net (fo=1, routed)           0.000    16.588    N_LED[28]_i_48_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.835 r  N_LED_reg[28]_i_21/O[0]
                         net (fo=2, routed)           1.026    17.861    N_LED_reg[28]_i_21_n_7
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.321    18.182 r  N_LED[24]_i_11/O
                         net (fo=2, routed)           0.857    19.039    N_LED[24]_i_11_n_0
    SLICE_X6Y54          LUT4 (Prop_lut4_I3_O)        0.328    19.367 r  N_LED[24]_i_15/O
                         net (fo=1, routed)           0.000    19.367    N_LED[24]_i_15_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.900 r  N_LED_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.900    N_LED_reg[24]_i_4_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.223 r  N_LED_reg[28]_i_4/O[1]
                         net (fo=6, routed)           1.602    21.824    N_LED_reg[28]_i_4_n_6
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.306    22.130 r  N_LED[0]_i_60/O
                         net (fo=1, routed)           0.000    22.130    N_LED[0]_i_60_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.710 r  N_LED_reg[0]_i_26/O[2]
                         net (fo=3, routed)           0.936    23.646    N_LED_reg[0]_i_26_n_5
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.302    23.948 r  N_LED[0]_i_44/O
                         net (fo=1, routed)           0.624    24.572    N_LED[0]_i_44_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.970 r  N_LED_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.970    N_LED_reg[0]_i_18_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.241 r  N_LED_reg[0]_i_6/CO[0]
                         net (fo=1, routed)           1.020    26.261    N_LED_reg[0]_i_6_n_3
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.373    26.634 r  N_LED[0]_i_3/O
                         net (fo=58, routed)          2.222    28.856    N_LED[0]_i_3_n_0
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124    28.980 r  N_LED[4]_i_5/O
                         net (fo=1, routed)           0.477    29.456    N_LED[4]_i_5_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.036 r  N_LED_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.036    N_LED_reg[4]_i_3_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.150 r  N_LED_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.150    N_LED_reg[8]_i_3_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  N_LED_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.264    N_LED_reg[12]_i_3_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  N_LED_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.001    30.379    N_LED_reg[16]_i_3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    30.692 r  N_LED_reg[20]_i_3/O[3]
                         net (fo=1, routed)           1.087    31.779    N_LED1[20]
    SLICE_X1Y54          LUT6 (Prop_lut6_I2_O)        0.306    32.085 r  N_LED[20]_i_1/O
                         net (fo=1, routed)           0.000    32.085    p_0_in[20]
    SLICE_X1Y54          FDCE                                         r  N_LED_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENAL
                            (input port)
  Destination:            N_LED_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.988ns  (logic 10.259ns (32.070%)  route 21.729ns (67.930%))
  Logic Levels:           36  (CARRY4=22 IBUF=1 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  SENAL (IN)
                         net (fo=0)                   0.000     0.000    SENAL
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  SENAL_IBUF_inst/O
                         net (fo=3, routed)           1.437     2.442    SENAL_IBUF
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.566 r  FIN_OK_i_7/O
                         net (fo=1, routed)           0.000     2.566    FIN_OK_i_7_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.098 r  FIN_OK_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.098    FIN_OK_reg_i_6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  N_LED_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.212    N_LED_reg[30]_i_15_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  N_LED_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.001     3.326    N_LED_reg[30]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  N_LED_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.440    N_LED_reg[30]_i_14_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.554 r  N_LED_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.554    N_LED_reg[30]_i_9_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.668 r  N_LED_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.668    N_LED_reg[30]_i_8_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.981 r  N_LED_reg[30]_i_4/O[3]
                         net (fo=232, routed)         4.103     8.085    N_LED_reg[30]_i_4_n_4
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.306     8.391 r  N_LED[0]_i_118/O
                         net (fo=32, routed)          1.975    10.366    N_LED[0]_i_118_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124    10.490 r  N_LED[28]_i_38/O
                         net (fo=6, routed)           1.288    11.778    N_LED[28]_i_38_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.902 r  N_LED[0]_i_199/O
                         net (fo=1, routed)           0.000    11.902    N_LED[0]_i_199_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.282 r  N_LED_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    12.282    N_LED_reg[0]_i_145_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.399 r  N_LED_reg[12]_i_45/CO[3]
                         net (fo=1, routed)           0.001    12.400    N_LED_reg[12]_i_45_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.654 f  N_LED_reg[28]_i_51/CO[0]
                         net (fo=36, routed)          1.688    14.342    N_LED_reg[28]_i_51_n_3
    SLICE_X9Y55          LUT3 (Prop_lut3_I2_O)        0.395    14.737 r  N_LED[28]_i_22/O
                         net (fo=19, routed)          1.519    16.256    N_LED[28]_i_22_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.332    16.588 r  N_LED[28]_i_48/O
                         net (fo=1, routed)           0.000    16.588    N_LED[28]_i_48_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.835 r  N_LED_reg[28]_i_21/O[0]
                         net (fo=2, routed)           1.026    17.861    N_LED_reg[28]_i_21_n_7
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.321    18.182 r  N_LED[24]_i_11/O
                         net (fo=2, routed)           0.857    19.039    N_LED[24]_i_11_n_0
    SLICE_X6Y54          LUT4 (Prop_lut4_I3_O)        0.328    19.367 r  N_LED[24]_i_15/O
                         net (fo=1, routed)           0.000    19.367    N_LED[24]_i_15_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.900 r  N_LED_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.900    N_LED_reg[24]_i_4_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.223 r  N_LED_reg[28]_i_4/O[1]
                         net (fo=6, routed)           1.602    21.824    N_LED_reg[28]_i_4_n_6
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.306    22.130 r  N_LED[0]_i_60/O
                         net (fo=1, routed)           0.000    22.130    N_LED[0]_i_60_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.710 r  N_LED_reg[0]_i_26/O[2]
                         net (fo=3, routed)           0.936    23.646    N_LED_reg[0]_i_26_n_5
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.302    23.948 r  N_LED[0]_i_44/O
                         net (fo=1, routed)           0.624    24.572    N_LED[0]_i_44_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.970 r  N_LED_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.970    N_LED_reg[0]_i_18_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.241 r  N_LED_reg[0]_i_6/CO[0]
                         net (fo=1, routed)           1.020    26.261    N_LED_reg[0]_i_6_n_3
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.373    26.634 r  N_LED[0]_i_3/O
                         net (fo=58, routed)          2.222    28.856    N_LED[0]_i_3_n_0
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124    28.980 r  N_LED[4]_i_5/O
                         net (fo=1, routed)           0.477    29.456    N_LED[4]_i_5_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.036 r  N_LED_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.036    N_LED_reg[4]_i_3_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.150 r  N_LED_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.150    N_LED_reg[8]_i_3_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  N_LED_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.264    N_LED_reg[12]_i_3_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  N_LED_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.001    30.379    N_LED_reg[16]_i_3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.493 r  N_LED_reg[20]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.493    N_LED_reg[20]_i_3_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.732 r  N_LED_reg[24]_i_3/O[2]
                         net (fo=1, routed)           0.954    31.686    N_LED1[23]
    SLICE_X1Y54          LUT6 (Prop_lut6_I2_O)        0.302    31.988 r  N_LED[23]_i_1/O
                         net (fo=1, routed)           0.000    31.988    p_0_in[23]
    SLICE_X1Y54          FDCE                                         r  N_LED_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENAL
                            (input port)
  Destination:            N_LED_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.978ns  (logic 10.241ns (32.024%)  route 21.737ns (67.976%))
  Logic Levels:           35  (CARRY4=21 IBUF=1 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  SENAL (IN)
                         net (fo=0)                   0.000     0.000    SENAL
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  SENAL_IBUF_inst/O
                         net (fo=3, routed)           1.437     2.442    SENAL_IBUF
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.566 r  FIN_OK_i_7/O
                         net (fo=1, routed)           0.000     2.566    FIN_OK_i_7_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.098 r  FIN_OK_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.098    FIN_OK_reg_i_6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  N_LED_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.212    N_LED_reg[30]_i_15_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  N_LED_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.001     3.326    N_LED_reg[30]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  N_LED_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.440    N_LED_reg[30]_i_14_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.554 r  N_LED_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.554    N_LED_reg[30]_i_9_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.668 r  N_LED_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.668    N_LED_reg[30]_i_8_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.981 r  N_LED_reg[30]_i_4/O[3]
                         net (fo=232, routed)         4.103     8.085    N_LED_reg[30]_i_4_n_4
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.306     8.391 r  N_LED[0]_i_118/O
                         net (fo=32, routed)          1.975    10.366    N_LED[0]_i_118_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124    10.490 r  N_LED[28]_i_38/O
                         net (fo=6, routed)           1.288    11.778    N_LED[28]_i_38_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.902 r  N_LED[0]_i_199/O
                         net (fo=1, routed)           0.000    11.902    N_LED[0]_i_199_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.282 r  N_LED_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    12.282    N_LED_reg[0]_i_145_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.399 r  N_LED_reg[12]_i_45/CO[3]
                         net (fo=1, routed)           0.001    12.400    N_LED_reg[12]_i_45_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.654 f  N_LED_reg[28]_i_51/CO[0]
                         net (fo=36, routed)          1.688    14.342    N_LED_reg[28]_i_51_n_3
    SLICE_X9Y55          LUT3 (Prop_lut3_I2_O)        0.395    14.737 r  N_LED[28]_i_22/O
                         net (fo=19, routed)          1.519    16.256    N_LED[28]_i_22_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.332    16.588 r  N_LED[28]_i_48/O
                         net (fo=1, routed)           0.000    16.588    N_LED[28]_i_48_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.835 r  N_LED_reg[28]_i_21/O[0]
                         net (fo=2, routed)           1.026    17.861    N_LED_reg[28]_i_21_n_7
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.321    18.182 r  N_LED[24]_i_11/O
                         net (fo=2, routed)           0.857    19.039    N_LED[24]_i_11_n_0
    SLICE_X6Y54          LUT4 (Prop_lut4_I3_O)        0.328    19.367 r  N_LED[24]_i_15/O
                         net (fo=1, routed)           0.000    19.367    N_LED[24]_i_15_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.900 r  N_LED_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.900    N_LED_reg[24]_i_4_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.223 r  N_LED_reg[28]_i_4/O[1]
                         net (fo=6, routed)           1.602    21.824    N_LED_reg[28]_i_4_n_6
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.306    22.130 r  N_LED[0]_i_60/O
                         net (fo=1, routed)           0.000    22.130    N_LED[0]_i_60_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.710 r  N_LED_reg[0]_i_26/O[2]
                         net (fo=3, routed)           0.936    23.646    N_LED_reg[0]_i_26_n_5
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.302    23.948 r  N_LED[0]_i_44/O
                         net (fo=1, routed)           0.624    24.572    N_LED[0]_i_44_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.970 r  N_LED_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.970    N_LED_reg[0]_i_18_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.241 r  N_LED_reg[0]_i_6/CO[0]
                         net (fo=1, routed)           1.020    26.261    N_LED_reg[0]_i_6_n_3
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.373    26.634 r  N_LED[0]_i_3/O
                         net (fo=58, routed)          2.222    28.856    N_LED[0]_i_3_n_0
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124    28.980 r  N_LED[4]_i_5/O
                         net (fo=1, routed)           0.477    29.456    N_LED[4]_i_5_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.036 r  N_LED_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.036    N_LED_reg[4]_i_3_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.150 r  N_LED_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.150    N_LED_reg[8]_i_3_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  N_LED_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.264    N_LED_reg[12]_i_3_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  N_LED_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.001    30.379    N_LED_reg[16]_i_3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    30.713 r  N_LED_reg[20]_i_3/O[1]
                         net (fo=1, routed)           0.962    31.675    N_LED1[18]
    SLICE_X0Y54          LUT6 (Prop_lut6_I2_O)        0.303    31.978 r  N_LED[18]_i_1/O
                         net (fo=1, routed)           0.000    31.978    p_0_in[18]
    SLICE_X0Y54          FDCE                                         r  N_LED_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SENAL
                            (input port)
  Destination:            N_LED_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.940ns  (logic 10.145ns (31.762%)  route 21.795ns (68.238%))
  Logic Levels:           35  (CARRY4=21 IBUF=1 LUT2=2 LUT3=4 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T9                                                0.000     0.000 r  SENAL (IN)
                         net (fo=0)                   0.000     0.000    SENAL
    T9                   IBUF (Prop_ibuf_I_O)         1.005     1.005 r  SENAL_IBUF_inst/O
                         net (fo=3, routed)           1.437     2.442    SENAL_IBUF
    SLICE_X3Y47          LUT2 (Prop_lut2_I1_O)        0.124     2.566 r  FIN_OK_i_7/O
                         net (fo=1, routed)           0.000     2.566    FIN_OK_i_7_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.098 r  FIN_OK_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.098    FIN_OK_reg_i_6_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.212 r  N_LED_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.212    N_LED_reg[30]_i_15_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.326 r  N_LED_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.001     3.326    N_LED_reg[30]_i_13_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.440 r  N_LED_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000     3.440    N_LED_reg[30]_i_14_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.554 r  N_LED_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.554    N_LED_reg[30]_i_9_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.668 r  N_LED_reg[30]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.668    N_LED_reg[30]_i_8_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.981 r  N_LED_reg[30]_i_4/O[3]
                         net (fo=232, routed)         4.103     8.085    N_LED_reg[30]_i_4_n_4
    SLICE_X12Y48         LUT3 (Prop_lut3_I2_O)        0.306     8.391 r  N_LED[0]_i_118/O
                         net (fo=32, routed)          1.975    10.366    N_LED[0]_i_118_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I4_O)        0.124    10.490 r  N_LED[28]_i_38/O
                         net (fo=6, routed)           1.288    11.778    N_LED[28]_i_38_n_0
    SLICE_X10Y48         LUT6 (Prop_lut6_I1_O)        0.124    11.902 r  N_LED[0]_i_199/O
                         net (fo=1, routed)           0.000    11.902    N_LED[0]_i_199_n_0
    SLICE_X10Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.282 r  N_LED_reg[0]_i_145/CO[3]
                         net (fo=1, routed)           0.000    12.282    N_LED_reg[0]_i_145_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.399 r  N_LED_reg[12]_i_45/CO[3]
                         net (fo=1, routed)           0.001    12.400    N_LED_reg[12]_i_45_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.654 f  N_LED_reg[28]_i_51/CO[0]
                         net (fo=36, routed)          1.688    14.342    N_LED_reg[28]_i_51_n_3
    SLICE_X9Y55          LUT3 (Prop_lut3_I2_O)        0.395    14.737 r  N_LED[28]_i_22/O
                         net (fo=19, routed)          1.519    16.256    N_LED[28]_i_22_n_0
    SLICE_X9Y54          LUT4 (Prop_lut4_I0_O)        0.332    16.588 r  N_LED[28]_i_48/O
                         net (fo=1, routed)           0.000    16.588    N_LED[28]_i_48_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    16.835 r  N_LED_reg[28]_i_21/O[0]
                         net (fo=2, routed)           1.026    17.861    N_LED_reg[28]_i_21_n_7
    SLICE_X6Y54          LUT3 (Prop_lut3_I0_O)        0.321    18.182 r  N_LED[24]_i_11/O
                         net (fo=2, routed)           0.857    19.039    N_LED[24]_i_11_n_0
    SLICE_X6Y54          LUT4 (Prop_lut4_I3_O)        0.328    19.367 r  N_LED[24]_i_15/O
                         net (fo=1, routed)           0.000    19.367    N_LED[24]_i_15_n_0
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.900 r  N_LED_reg[24]_i_4/CO[3]
                         net (fo=1, routed)           0.000    19.900    N_LED_reg[24]_i_4_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.223 r  N_LED_reg[28]_i_4/O[1]
                         net (fo=6, routed)           1.602    21.824    N_LED_reg[28]_i_4_n_6
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.306    22.130 r  N_LED[0]_i_60/O
                         net (fo=1, routed)           0.000    22.130    N_LED[0]_i_60_n_0
    SLICE_X5Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.710 r  N_LED_reg[0]_i_26/O[2]
                         net (fo=3, routed)           0.936    23.646    N_LED_reg[0]_i_26_n_5
    SLICE_X4Y49          LUT4 (Prop_lut4_I0_O)        0.302    23.948 r  N_LED[0]_i_44/O
                         net (fo=1, routed)           0.624    24.572    N_LED[0]_i_44_n_0
    SLICE_X4Y47          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.970 r  N_LED_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.970    N_LED_reg[0]_i_18_n_0
    SLICE_X4Y48          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.241 r  N_LED_reg[0]_i_6/CO[0]
                         net (fo=1, routed)           1.020    26.261    N_LED_reg[0]_i_6_n_3
    SLICE_X4Y53          LUT5 (Prop_lut5_I0_O)        0.373    26.634 r  N_LED[0]_i_3/O
                         net (fo=58, routed)          2.222    28.856    N_LED[0]_i_3_n_0
    SLICE_X1Y44          LUT3 (Prop_lut3_I1_O)        0.124    28.980 r  N_LED[4]_i_5/O
                         net (fo=1, routed)           0.477    29.456    N_LED[4]_i_5_n_0
    SLICE_X0Y46          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    30.036 r  N_LED_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.036    N_LED_reg[4]_i_3_n_0
    SLICE_X0Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.150 r  N_LED_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.150    N_LED_reg[8]_i_3_n_0
    SLICE_X0Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.264 r  N_LED_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.264    N_LED_reg[12]_i_3_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.378 r  N_LED_reg[16]_i_3/CO[3]
                         net (fo=1, routed)           0.001    30.379    N_LED_reg[16]_i_3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    30.618 r  N_LED_reg[20]_i_3/O[2]
                         net (fo=1, routed)           1.020    31.638    N_LED1[19]
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.302    31.940 r  N_LED[19]_i_1/O
                         net (fo=1, routed)           0.000    31.940    p_0_in[19]
    SLICE_X2Y55          FDCE                                         r  N_LED_reg[19]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fase_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fase_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE                         0.000     0.000 r  fase_reg[10]/C
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fase_reg[10]/Q
                         net (fo=2, routed)           0.127     0.291    fase_reg[10]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  fase_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    fase_reg[8]_i_1_n_5
    SLICE_X2Y49          FDCE                                         r  fase_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fase_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fase_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDCE                         0.000     0.000 r  fase_reg[14]/C
    SLICE_X2Y50          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fase_reg[14]/Q
                         net (fo=2, routed)           0.127     0.291    fase_reg[14]
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  fase_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    fase_reg[12]_i_1_n_5
    SLICE_X2Y50          FDCE                                         r  fase_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fase_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fase_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDCE                         0.000     0.000 r  fase_reg[18]/C
    SLICE_X2Y51          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fase_reg[18]/Q
                         net (fo=2, routed)           0.127     0.291    fase_reg[18]
    SLICE_X2Y51          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  fase_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    fase_reg[16]_i_1_n_5
    SLICE_X2Y51          FDCE                                         r  fase_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fase_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fase_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDCE                         0.000     0.000 r  fase_reg[22]/C
    SLICE_X2Y52          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fase_reg[22]/Q
                         net (fo=2, routed)           0.127     0.291    fase_reg[22]
    SLICE_X2Y52          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  fase_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    fase_reg[20]_i_1_n_5
    SLICE_X2Y52          FDCE                                         r  fase_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fase_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fase_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDCE                         0.000     0.000 r  fase_reg[26]/C
    SLICE_X2Y53          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fase_reg[26]/Q
                         net (fo=2, routed)           0.127     0.291    fase_reg[26]
    SLICE_X2Y53          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  fase_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    fase_reg[24]_i_1_n_5
    SLICE_X2Y53          FDCE                                         r  fase_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fase_reg[30]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fase_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDCE                         0.000     0.000 r  fase_reg[30]/C
    SLICE_X2Y54          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fase_reg[30]/Q
                         net (fo=2, routed)           0.127     0.291    fase_reg[30]
    SLICE_X2Y54          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  fase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    fase_reg[28]_i_1_n_5
    SLICE_X2Y54          FDCE                                         r  fase_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fase_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fase_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDCE                         0.000     0.000 r  fase_reg[6]/C
    SLICE_X2Y48          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fase_reg[6]/Q
                         net (fo=2, routed)           0.127     0.291    fase_reg[6]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.401 r  fase_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.401    fase_reg[4]_i_1_n_5
    SLICE_X2Y48          FDCE                                         r  fase_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fase_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fase_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.274ns (68.173%)  route 0.128ns (31.827%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE                         0.000     0.000 r  fase_reg[2]/C
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fase_reg[2]/Q
                         net (fo=2, routed)           0.128     0.292    fase_reg[2]
    SLICE_X2Y47          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.402 r  fase_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.402    fase_reg[0]_i_1_n_5
    SLICE_X2Y47          FDCE                                         r  fase_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fase_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fase_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDCE                         0.000     0.000 r  fase_reg[10]/C
    SLICE_X2Y49          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fase_reg[10]/Q
                         net (fo=2, routed)           0.127     0.291    fase_reg[10]
    SLICE_X2Y49          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.437 r  fase_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.437    fase_reg[8]_i_1_n_4
    SLICE_X2Y49          FDCE                                         r  fase_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fase_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fase_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDCE                         0.000     0.000 r  fase_reg[14]/C
    SLICE_X2Y50          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  fase_reg[14]/Q
                         net (fo=2, routed)           0.127     0.291    fase_reg[14]
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     0.437 r  fase_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.437    fase_reg[12]_i_1_n_4
    SLICE_X2Y50          FDCE                                         r  fase_reg[15]/D
  -------------------------------------------------------------------    -------------------





