// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/23/2024 17:32:52"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module videoRam (
	CLOCK_50,
	mem_block_sel,
	data_out_sel,
	data_in,
	x,
	y,
	we,
	data_out_after_sel);
input 	logic CLOCK_50 ;
input 	logic [10:0] mem_block_sel ;
input 	logic [10:0] data_out_sel ;
input 	logic [199:0] data_in ;
input 	logic [10:0] x ;
input 	logic [10:0] y ;
input 	reg we ;
output 	reg data_out_after_sel ;

// Design Ports Information
// data_out_sel[8]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_sel[9]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_sel[10]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[8]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[9]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[10]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[8]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[9]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[10]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_after_sel	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_block_sel[1]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_block_sel[3]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_block_sel[2]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_block_sel[0]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_block_sel[5]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_block_sel[6]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_block_sel[10]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_block_sel[4]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_block_sel[7]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_block_sel[8]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_block_sel[9]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_sel[4]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_sel[5]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_sel[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_sel[3]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_sel[1]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_sel[0]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_sel[6]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_out_sel[7]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// we	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[0]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[0]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[2]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[3]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[4]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[5]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[6]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[7]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[0]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[1]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[2]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[3]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[5]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[6]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[7]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[16]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[32]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[48]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[4]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[20]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[36]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[52]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[8]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[24]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[40]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[56]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[12]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[28]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[44]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[60]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[2]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[34]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[6]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[38]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[18]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[50]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[22]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[54]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[10]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[42]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[14]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[46]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[26]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[58]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[30]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[62]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[1]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[17]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[33]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[49]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[5]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[21]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[37]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[53]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[9]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[25]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[41]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[57]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[13]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[29]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[45]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[61]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[3]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[19]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[11]	=>  Location: PIN_D4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[27]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[35]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[51]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[43]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[59]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[7]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[23]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[15]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[31]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[39]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[55]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[47]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[63]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[64]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[66]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[65]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[67]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[80]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[82]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[81]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[83]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[96]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[98]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[97]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[99]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[112]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[114]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[113]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[115]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[68]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[70]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[69]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[71]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[84]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[86]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[85]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[87]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[100]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[102]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[101]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[103]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[116]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[118]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[117]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[119]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[72]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[74]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[73]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[75]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[88]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[90]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[89]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[91]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[104]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[106]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[105]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[107]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[120]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[122]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[121]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[123]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[76]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[92]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[108]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[124]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[78]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[94]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[110]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[126]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[77]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[93]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[109]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[125]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[79]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[95]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[111]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[127]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[128]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[132]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[136]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[140]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[130]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[134]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[138]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[142]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[129]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[133]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[137]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[141]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[131]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[135]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[139]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[143]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[144]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[148]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[152]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[156]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[146]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[150]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[154]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[158]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[145]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[149]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[153]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[157]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[147]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[151]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[155]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[159]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[160]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[162]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[164]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[166]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[161]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[163]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[165]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[167]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[168]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[170]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[172]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[174]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[169]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[171]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[173]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[175]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[176]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[177]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[184]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[185]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[180]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[181]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[188]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[189]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[178]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[179]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[186]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[187]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[182]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[183]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[190]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[191]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[197]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[199]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[196]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[198]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[193]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[195]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[192]	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in[194]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \data_out_sel[8]~input_o ;
wire \data_out_sel[9]~input_o ;
wire \data_out_sel[10]~input_o ;
wire \x[8]~input_o ;
wire \x[9]~input_o ;
wire \x[10]~input_o ;
wire \y[8]~input_o ;
wire \y[9]~input_o ;
wire \y[10]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \mem_block_sel[2]~input_o ;
wire \mem_block_sel[3]~input_o ;
wire \data_out_sel[7]~input_o ;
wire \we~input_o ;
wire \data_in[3]~input_o ;
wire \x[0]~input_o ;
wire \x[1]~input_o ;
wire \x[2]~input_o ;
wire \x[3]~input_o ;
wire \x[4]~input_o ;
wire \x[5]~input_o ;
wire \x[6]~input_o ;
wire \x[7]~input_o ;
wire \y[0]~input_o ;
wire \y[1]~input_o ;
wire \y[2]~input_o ;
wire \y[3]~input_o ;
wire \y[4]~input_o ;
wire \y[5]~input_o ;
wire \y[6]~input_o ;
wire \y[7]~input_o ;
wire \data_in[7]~input_o ;
wire \data_in[11]~input_o ;
wire \data_in[15]~input_o ;
wire \data_in[19]~input_o ;
wire \data_in[23]~input_o ;
wire \data_in[27]~input_o ;
wire \data_in[31]~input_o ;
wire \data_in[35]~input_o ;
wire \data_in[39]~input_o ;
wire \data_in[43]~input_o ;
wire \data_in[47]~input_o ;
wire \data_in[51]~input_o ;
wire \data_in[55]~input_o ;
wire \data_in[59]~input_o ;
wire \data_in[63]~input_o ;
wire \data_in[64]~input_o ;
wire \data_in[65]~input_o ;
wire \data_in[66]~input_o ;
wire \data_in[67]~input_o ;
wire \data_in[68]~input_o ;
wire \data_in[69]~input_o ;
wire \data_in[70]~input_o ;
wire \data_in[71]~input_o ;
wire \data_in[80]~input_o ;
wire \data_in[81]~input_o ;
wire \data_in[82]~input_o ;
wire \data_in[83]~input_o ;
wire \data_in[84]~input_o ;
wire \data_in[85]~input_o ;
wire \data_in[86]~input_o ;
wire \data_in[87]~input_o ;
wire \data_in[96]~input_o ;
wire \data_in[97]~input_o ;
wire \data_in[98]~input_o ;
wire \data_in[99]~input_o ;
wire \data_in[112]~input_o ;
wire \data_in[113]~input_o ;
wire \data_in[114]~input_o ;
wire \data_in[115]~input_o ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \data_out_sel[1]~input_o ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \data_out_sel[0]~input_o ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \Mux4~23_combout ;
wire \data_out_sel[4]~input_o ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a114 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a112 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a113 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a115 ;
wire \Mux4~24_combout ;
wire \data_out_sel[5]~input_o ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \Mux4~22_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a66 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a64 ;
wire \Mux4~21_combout ;
wire \Mux4~25_combout ;
wire \data_out_sel[3]~input_o ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \Mux4~27_combout ;
wire \data_in[72]~input_o ;
wire \data_in[73]~input_o ;
wire \data_in[74]~input_o ;
wire \data_in[75]~input_o ;
wire \data_in[76]~input_o ;
wire \data_in[77]~input_o ;
wire \data_in[78]~input_o ;
wire \data_in[79]~input_o ;
wire \data_in[88]~input_o ;
wire \data_in[89]~input_o ;
wire \data_in[90]~input_o ;
wire \data_in[91]~input_o ;
wire \data_in[92]~input_o ;
wire \data_in[93]~input_o ;
wire \data_in[94]~input_o ;
wire \data_in[95]~input_o ;
wire \data_in[100]~input_o ;
wire \data_in[101]~input_o ;
wire \data_in[102]~input_o ;
wire \data_in[103]~input_o ;
wire \data_in[104]~input_o ;
wire \data_in[105]~input_o ;
wire \data_in[106]~input_o ;
wire \data_in[107]~input_o ;
wire \data_in[108]~input_o ;
wire \data_in[109]~input_o ;
wire \data_in[110]~input_o ;
wire \data_in[111]~input_o ;
wire \data_in[116]~input_o ;
wire \data_in[117]~input_o ;
wire \data_in[118]~input_o ;
wire \data_in[119]~input_o ;
wire \data_in[120]~input_o ;
wire \data_in[121]~input_o ;
wire \data_in[122]~input_o ;
wire \data_in[123]~input_o ;
wire \data_in[124]~input_o ;
wire \data_in[125]~input_o ;
wire \data_in[126]~input_o ;
wire \data_in[127]~input_o ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a101 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a102 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a103 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a100 ;
wire \Mux4~28_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a119 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a117 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a118 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a116 ;
wire \Mux4~29_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a68 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \Mux4~26_combout ;
wire \Mux4~30_combout ;
wire \data_out_sel[2]~input_o ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a123 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a120 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a122 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a121 ;
wire \Mux4~34_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \Mux4~31_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \Mux4~32_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a106 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a107 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a105 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a104 ;
wire \Mux4~33_combout ;
wire \Mux4~35_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a127 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a111 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \Mux4~39_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a110 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a126 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \Mux4~37_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a109 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a125 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \Mux4~38_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a76 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a108 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a124 ;
wire \Mux4~36_combout ;
wire \Mux4~40_combout ;
wire \Mux4~41_combout ;
wire \data_in[192]~input_o ;
wire \data_in[196]~input_o ;
wire \data_in[197]~input_o ;
wire \data_in[198]~input_o ;
wire \data_in[199]~input_o ;
wire \data_in[193]~input_o ;
wire \data_in[194]~input_o ;
wire \data_in[195]~input_o ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a193 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a194 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a195 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a192 ;
wire \Mux4~69_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a198 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a197 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a199 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a196 ;
wire \Mux4~63_combout ;
wire \Mux4~67_combout ;
wire \data_in[128]~input_o ;
wire \data_in[129]~input_o ;
wire \data_in[130]~input_o ;
wire \data_in[131]~input_o ;
wire \data_in[132]~input_o ;
wire \data_in[133]~input_o ;
wire \data_in[134]~input_o ;
wire \data_in[135]~input_o ;
wire \data_in[136]~input_o ;
wire \data_in[137]~input_o ;
wire \data_in[138]~input_o ;
wire \data_in[139]~input_o ;
wire \data_in[140]~input_o ;
wire \data_in[141]~input_o ;
wire \data_in[142]~input_o ;
wire \data_in[143]~input_o ;
wire \data_in[144]~input_o ;
wire \data_in[145]~input_o ;
wire \data_in[146]~input_o ;
wire \data_in[147]~input_o ;
wire \data_in[148]~input_o ;
wire \data_in[149]~input_o ;
wire \data_in[150]~input_o ;
wire \data_in[151]~input_o ;
wire \data_in[152]~input_o ;
wire \data_in[153]~input_o ;
wire \data_in[154]~input_o ;
wire \data_in[155]~input_o ;
wire \data_in[156]~input_o ;
wire \data_in[157]~input_o ;
wire \data_in[158]~input_o ;
wire \data_in[159]~input_o ;
wire \data_in[160]~input_o ;
wire \data_in[161]~input_o ;
wire \data_in[162]~input_o ;
wire \data_in[163]~input_o ;
wire \data_in[164]~input_o ;
wire \data_in[165]~input_o ;
wire \data_in[166]~input_o ;
wire \data_in[167]~input_o ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a128~portbdataout ;
wire \Mux4~42_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \Mux4~45_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a129 ;
wire \Mux4~44_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \Mux4~43_combout ;
wire \Mux4~46_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a148 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a156 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a152 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a144 ;
wire \Mux4~47_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a155 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a151 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a159 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a147 ;
wire \Mux4~50_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a158 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a154 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a146 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a150 ;
wire \Mux4~48_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a145 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a153 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a149 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a157 ;
wire \Mux4~49_combout ;
wire \Mux4~51_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a162 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a166 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a160 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a164 ;
wire \Mux4~52_combout ;
wire \data_in[168]~input_o ;
wire \data_in[0]~input_o ;
wire \data_in[4]~input_o ;
wire \data_in[8]~input_o ;
wire \data_in[12]~input_o ;
wire \data_in[16]~input_o ;
wire \data_in[20]~input_o ;
wire \data_in[24]~input_o ;
wire \data_in[28]~input_o ;
wire \data_in[32]~input_o ;
wire \data_in[36]~input_o ;
wire \data_in[40]~input_o ;
wire \data_in[44]~input_o ;
wire \data_in[48]~input_o ;
wire \data_in[52]~input_o ;
wire \data_in[56]~input_o ;
wire \data_in[60]~input_o ;
wire \data_in[169]~input_o ;
wire \data_in[170]~input_o ;
wire \data_in[171]~input_o ;
wire \data_in[172]~input_o ;
wire \data_in[173]~input_o ;
wire \data_in[174]~input_o ;
wire \data_in[175]~input_o ;
wire \data_in[176]~input_o ;
wire \data_in[177]~input_o ;
wire \data_in[178]~input_o ;
wire \data_in[179]~input_o ;
wire \data_in[180]~input_o ;
wire \data_in[181]~input_o ;
wire \data_in[182]~input_o ;
wire \data_in[183]~input_o ;
wire \data_in[184]~input_o ;
wire \data_in[185]~input_o ;
wire \data_in[186]~input_o ;
wire \data_in[187]~input_o ;
wire \data_in[188]~input_o ;
wire \data_in[189]~input_o ;
wire \data_in[190]~input_o ;
wire \data_in[191]~input_o ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a168~portbdataout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a174 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a172 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a170 ;
wire \Mux4~54_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a161 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a163 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a167 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a165 ;
wire \Mux4~53_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a169 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a175 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a173 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a171 ;
wire \Mux4~55_combout ;
wire \Mux4~56_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a187 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a178 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a179 ;
wire \Mux4~59_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a176 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a185 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a184 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a177 ;
wire \Mux4~57_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a190 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a191 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a182 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a183 ;
wire \Mux4~60_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a188 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a181 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a180 ;
wire \Mux4~58_combout ;
wire \Mux4~61_combout ;
wire \Mux4~62_combout ;
wire \data_in[1]~input_o ;
wire \data_in[2]~input_o ;
wire \data_in[5]~input_o ;
wire \data_in[6]~input_o ;
wire \data_in[9]~input_o ;
wire \data_in[10]~input_o ;
wire \data_in[13]~input_o ;
wire \data_in[14]~input_o ;
wire \data_in[17]~input_o ;
wire \data_in[18]~input_o ;
wire \data_in[21]~input_o ;
wire \data_in[22]~input_o ;
wire \data_in[25]~input_o ;
wire \data_in[26]~input_o ;
wire \data_in[29]~input_o ;
wire \data_in[30]~input_o ;
wire \data_in[33]~input_o ;
wire \data_in[34]~input_o ;
wire \data_in[37]~input_o ;
wire \data_in[38]~input_o ;
wire \data_in[41]~input_o ;
wire \data_in[42]~input_o ;
wire \data_in[45]~input_o ;
wire \data_in[46]~input_o ;
wire \data_in[49]~input_o ;
wire \data_in[50]~input_o ;
wire \data_in[53]~input_o ;
wire \data_in[54]~input_o ;
wire \data_in[57]~input_o ;
wire \data_in[58]~input_o ;
wire \data_in[61]~input_o ;
wire \data_in[62]~input_o ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \Mux4~7_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \Mux4~8_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \Mux4~6_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \Mux4~5_combout ;
wire \Mux4~9_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \Mux4~18_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \Mux4~17_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \Mux4~16_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \Mux4~15_combout ;
wire \Mux4~19_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \Mux4~3_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \Mux4~2_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \Mux4~1_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \Mux4~0_combout ;
wire \Mux4~4_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \Mux4~12_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \Mux4~13_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \Mux4~10_combout ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \MEM5|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \Mux4~11_combout ;
wire \Mux4~14_combout ;
wire \Mux4~20_combout ;
wire \data_out_sel[6]~input_o ;
wire \Mux4~68_combout ;
wire \mem_block_sel[1]~input_o ;
wire \mem_block_sel[9]~input_o ;
wire \mem_block_sel[4]~input_o ;
wire \mem_block_sel[8]~input_o ;
wire \mem_block_sel[7]~input_o ;
wire \Selector0~0_combout ;
wire \mem_block_sel[10]~input_o ;
wire \mem_block_sel[6]~input_o ;
wire \mem_block_sel[5]~input_o ;
wire \mem_block_sel[0]~input_o ;
wire \Selector0~3_combout ;
wire \Selector0~4_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \Mux11~3_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \Mux11~2_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \Mux11~0_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \Mux11~1_combout ;
wire \Mux11~4_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \Mux11~8_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \Mux11~6_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \Mux11~5_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \Mux11~7_combout ;
wire \Mux11~9_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \Mux11~11_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \Mux11~10_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \Mux11~12_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \Mux11~13_combout ;
wire \Mux11~14_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \Mux11~18_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \Mux11~17_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \Mux11~16_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \Mux11~15_combout ;
wire \Mux11~19_combout ;
wire \Mux11~20_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a114 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a115 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a113 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a112 ;
wire \Mux11~24_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \Mux11~23_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a66 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a64 ;
wire \Mux11~21_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \Mux11~22_combout ;
wire \Mux11~25_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a72 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \Mux11~31_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \Mux11~33_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a107 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a123 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a121 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a105 ;
wire \Mux11~34_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a106 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a120 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a104 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a122 ;
wire \Mux11~32_combout ;
wire \Mux11~35_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a126 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a124 ;
wire \Mux11~37_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a127 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a125 ;
wire \Mux11~39_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a111 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a109 ;
wire \Mux11~38_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a108 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a110 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a76 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \Mux11~36_combout ;
wire \Mux11~40_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \Mux11~26_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a119 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a118 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a117 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a116 ;
wire \Mux11~29_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a101 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a102 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a100 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a103 ;
wire \Mux11~28_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \Mux11~27_combout ;
wire \Mux11~30_combout ;
wire \Mux11~41_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \Mux11~43_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a129 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \Mux11~44_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a128 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \Mux11~42_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \Mux11~45_combout ;
wire \Mux11~46_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a156 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a152 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a154 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a158 ;
wire \Mux11~48_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a155 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a153 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a157 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a159 ;
wire \Mux11~50_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a149 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a145 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a151 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a147 ;
wire \Mux11~49_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a150 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a146 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a144 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a148 ;
wire \Mux11~47_combout ;
wire \Mux11~51_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a177 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a185 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a181 ;
wire \Mux11~59_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a191 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a187 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a183 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a179 ;
wire \Mux11~60_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a176 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a184 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a188 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a180 ;
wire \Mux11~57_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a190 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a178 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a182 ;
wire \Mux11~58_combout ;
wire \Mux11~61_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a162 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a166 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a164 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a160 ;
wire \Mux11~52_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a168 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a170 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a172 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a174 ;
wire \Mux11~53_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a163 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a161 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a165 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a167 ;
wire \Mux11~54_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a173 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a171 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a175 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a169 ;
wire \Mux11~55_combout ;
wire \Mux11~56_combout ;
wire \Mux11~62_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a199 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a198 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a193 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a194 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a195 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a192 ;
wire \Mux11~69_combout ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a197 ;
wire \MEM12|mem_rtl_0|auto_generated|ram_block1a196 ;
wire \Mux11~63_combout ;
wire \Mux11~67_combout ;
wire \Mux11~68_combout ;
wire \Selector0~1_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a110 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a111 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a102 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a103 ;
wire \Mux13~38_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \Mux13~37_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a70~portbdataout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \Mux13~36_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a126 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a119 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a127 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a118 ;
wire \Mux13~39_combout ;
wire \Mux13~40_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a112 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a64 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \Mux13~21_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a113 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \Mux13~22_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a120 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a72 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a104 ;
wire \Mux13~23_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a121 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a105 ;
wire \Mux13~24_combout ;
wire \Mux13~25_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \Mux13~27_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a124 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a116 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a117 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a125 ;
wire \Mux13~29_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a101 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a108 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a109 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a100 ;
wire \Mux13~28_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a76 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a68 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \Mux13~26_combout ;
wire \Mux13~30_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a107 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a123 ;
wire \Mux13~34_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a114 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \Mux13~31_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a106 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a122 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \Mux13~33_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a115 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \Mux13~32_combout ;
wire \Mux13~35_combout ;
wire \Mux13~41_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a147 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a151 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a145 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a149 ;
wire \Mux13~48_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a158 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a152~portbdataout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a154 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a156 ;
wire \Mux13~49_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a157 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a159 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a155 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a153 ;
wire \Mux13~50_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a148 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a150 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a146 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a144 ;
wire \Mux13~47_combout ;
wire \Mux13~51_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a187 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a191 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a185 ;
wire \Mux13~60_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a181 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a183 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a177 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a179 ;
wire \Mux13~58_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a190 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a184 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a188 ;
wire \Mux13~59_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a176 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a182 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a178 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a180 ;
wire \Mux13~57_combout ;
wire \Mux13~61_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \Mux13~44_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a129 ;
wire \Mux13~43_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \Mux13~45_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a128 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \Mux13~42_combout ;
wire \Mux13~46_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a164 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a166 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a160 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a162 ;
wire \Mux13~52_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a161 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a165 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a167 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a163 ;
wire \Mux13~53_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a173 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a171 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a169 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a175 ;
wire \Mux13~55_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a168 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a172 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a170 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a174 ;
wire \Mux13~54_combout ;
wire \Mux13~56_combout ;
wire \Mux13~62_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a195 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a194 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a193 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a192 ;
wire \Mux13~69_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a199 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a198 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a197 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a196 ;
wire \Mux13~63_combout ;
wire \Mux13~67_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \Mux13~3_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \Mux13~2_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \Mux13~1_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \Mux13~0_combout ;
wire \Mux13~4_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \Mux13~16_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \Mux13~15_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \Mux13~17_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \Mux13~18_combout ;
wire \Mux13~19_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \Mux13~7_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \Mux13~8_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \Mux13~6_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \Mux13~5_combout ;
wire \Mux13~9_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \Mux13~12_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \Mux13~13_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \Mux13~11_combout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \MEM14|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \Mux13~10_combout ;
wire \Mux13~14_combout ;
wire \Mux13~20_combout ;
wire \Mux13~68_combout ;
wire \Selector0~12_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \Mux3~17_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \Mux3~16_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \Mux3~18_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \Mux3~15_combout ;
wire \Mux3~19_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \Mux3~10_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \Mux3~11_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \Mux3~13_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \Mux3~12_combout ;
wire \Mux3~14_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \Mux3~6_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \Mux3~7_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \Mux3~8_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \Mux3~5_combout ;
wire \Mux3~9_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \Mux3~3_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \Mux3~1_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Mux3~0_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \Mux3~2_combout ;
wire \Mux3~4_combout ;
wire \Mux3~20_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a165 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a163 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a167 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a161 ;
wire \Mux3~53_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a162 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a160 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a166 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a164 ;
wire \Mux3~52_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a174 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a170 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a168 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a172 ;
wire \Mux3~54_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a173 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a169 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a175 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a171 ;
wire \Mux3~55_combout ;
wire \Mux3~56_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a147 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a155 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a159 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a151 ;
wire \Mux3~50_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a153 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a157 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a145 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a149 ;
wire \Mux3~49_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a158 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a150 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a146 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a154 ;
wire \Mux3~48_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a152 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a148 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a156 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a144 ;
wire \Mux3~47_combout ;
wire \Mux3~51_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a191 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a182 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a190 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a183 ;
wire \Mux3~60_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a179 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a178 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a187 ;
wire \Mux3~59_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a185 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a176~portbdataout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a184 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a177 ;
wire \Mux3~57_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a180 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a188 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a181 ;
wire \Mux3~58_combout ;
wire \Mux3~61_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \Mux3~45_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a129~portbdataout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \Mux3~44_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a128 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \Mux3~42_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \Mux3~43_combout ;
wire \Mux3~46_combout ;
wire \Mux3~62_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \Mux3~22_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \Mux3~23_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a113 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a115 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a112 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a114 ;
wire \Mux3~24_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a64 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a66 ;
wire \Mux3~21_combout ;
wire \Mux3~25_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \Mux3~31_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a122 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a123 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a121 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a120 ;
wire \Mux3~34_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a106 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a105 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a107 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a104 ;
wire \Mux3~33_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \Mux3~32_combout ;
wire \Mux3~35_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a109 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a125 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \Mux3~38_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a124 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a108 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a76 ;
wire \Mux3~36_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a126 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a110 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \Mux3~37_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a111 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a127 ;
wire \Mux3~39_combout ;
wire \Mux3~40_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \Mux3~27_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a102 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a100 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a101 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a103 ;
wire \Mux3~28_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a117 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a119 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a116 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a118 ;
wire \Mux3~29_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a68 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \Mux3~26_combout ;
wire \Mux3~30_combout ;
wire \Mux3~41_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a194 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a195 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a193 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a192 ;
wire \Mux3~69_combout ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a198 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a199 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a197 ;
wire \MEM4|mem_rtl_0|auto_generated|ram_block1a196 ;
wire \Mux3~63_combout ;
wire \Mux3~67_combout ;
wire \Mux3~68_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a199 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a194 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a193 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a195 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a192 ;
wire \Mux5~69_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a198 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a197 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a196 ;
wire \Mux5~63_combout ;
wire \Mux5~67_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \Mux5~13_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \Mux5~12_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \Mux5~11_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \Mux5~10_combout ;
wire \Mux5~14_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \Mux5~7_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \Mux5~6_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \Mux5~8_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \Mux5~5_combout ;
wire \Mux5~9_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \Mux5~18_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \Mux5~17_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \Mux5~15_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \Mux5~16_combout ;
wire \Mux5~19_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \Mux5~2_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \Mux5~1_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Mux5~0_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \Mux5~3_combout ;
wire \Mux5~4_combout ;
wire \Mux5~20_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a160 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a164 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a162 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a166 ;
wire \Mux5~52_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a161 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a163 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a165 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a167 ;
wire \Mux5~53_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a175 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a173 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a171 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a169 ;
wire \Mux5~55_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a174 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a172 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a168 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a170 ;
wire \Mux5~54_combout ;
wire \Mux5~56_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a159 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a155 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a151 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a147 ;
wire \Mux5~50_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a146 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a158 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a154 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a150 ;
wire \Mux5~48_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a153 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a145 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a149 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a157 ;
wire \Mux5~49_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a148 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a156 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a144 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a152 ;
wire \Mux5~47_combout ;
wire \Mux5~51_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a182 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a191 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a190 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a183 ;
wire \Mux5~60_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a176 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a185 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a177 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a184 ;
wire \Mux5~57_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a187 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a179 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a178 ;
wire \Mux5~59_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a181 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a188 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a180 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \Mux5~58_combout ;
wire \Mux5~61_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a128~portbdataout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \Mux5~42_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \Mux5~43_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a129 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \Mux5~44_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \Mux5~45_combout ;
wire \Mux5~46_combout ;
wire \Mux5~62_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \Mux5~27_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a116 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a119 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a117 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a118 ;
wire \Mux5~29_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a100 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a103 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a101 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a102 ;
wire \Mux5~28_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a68 ;
wire \Mux5~26_combout ;
wire \Mux5~30_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \Mux5~31_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a123 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a121 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a120 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a122 ;
wire \Mux5~34_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \Mux5~32_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a106 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a105 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a104 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a107 ;
wire \Mux5~33_combout ;
wire \Mux5~35_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a109 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a125 ;
wire \Mux5~38_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a127 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a111 ;
wire \Mux5~39_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a76 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a108 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a124 ;
wire \Mux5~36_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a126 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a110 ;
wire \Mux5~37_combout ;
wire \Mux5~40_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a66 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a64 ;
wire \Mux5~21_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a112 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a115 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a114 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a113 ;
wire \Mux5~24_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \Mux5~22_combout ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \MEM6|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \Mux5~23_combout ;
wire \Mux5~25_combout ;
wire \Mux5~41_combout ;
wire \Mux5~68_combout ;
wire \Selector0~13_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \Mux2~8_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \Mux2~5_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \Mux2~7_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \Mux2~6_combout ;
wire \Mux2~9_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \Mux2~16_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \Mux2~17_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \Mux2~15_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \Mux2~18_combout ;
wire \Mux2~19_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Mux2~0_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \Mux2~2_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \Mux2~1_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \Mux2~3_combout ;
wire \Mux2~4_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \Mux2~13_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \Mux2~12_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \Mux2~11_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \Mux2~10_combout ;
wire \Mux2~14_combout ;
wire \Mux2~20_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a157 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a153 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a145 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a149 ;
wire \Mux2~49_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a159 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a155 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a147 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a151 ;
wire \Mux2~50_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a158 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a150 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a154 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a146 ;
wire \Mux2~48_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a152 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a156 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a148 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a144~portbdataout ;
wire \Mux2~47_combout ;
wire \Mux2~51_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a167 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a165 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a163 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a161 ;
wire \Mux2~53_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a171 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a175 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a173 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a169 ;
wire \Mux2~55_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a174 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a170 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a172 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a168 ;
wire \Mux2~54_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a164 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a160 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a166 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a162 ;
wire \Mux2~52_combout ;
wire \Mux2~56_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a183 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a190 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a182 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a191 ;
wire \Mux2~60_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a181 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a188 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a180 ;
wire \Mux2~58_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a185 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a177 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a184 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a176 ;
wire \Mux2~57_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a179 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a187 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a178~portbdataout ;
wire \Mux2~59_combout ;
wire \Mux2~61_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a128 ;
wire \Mux2~42_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \Mux2~45_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a129 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \Mux2~44_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \Mux2~43_combout ;
wire \Mux2~46_combout ;
wire \Mux2~62_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a199 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a198 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a197 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a194 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a193 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a195 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a192~portbdataout ;
wire \Mux2~69_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a196 ;
wire \Mux2~63_combout ;
wire \Mux2~67_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a118 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a119 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a117 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a116 ;
wire \Mux2~29_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a103 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a101 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a102 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a100 ;
wire \Mux2~28_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \Mux2~27_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a68 ;
wire \Mux2~26_combout ;
wire \Mux2~30_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \Mux2~22_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a115 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a112 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a113 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a114 ;
wire \Mux2~24_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \Mux2~23_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a66 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \Mux2~21_combout ;
wire \Mux2~25_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a121 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a123 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a120 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a122 ;
wire \Mux2~34_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a105 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a107 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a104 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a106 ;
wire \Mux2~33_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \Mux2~32_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a72 ;
wire \Mux2~31_combout ;
wire \Mux2~35_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a109 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a125 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \Mux2~38_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a108 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a124 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \Mux2~36_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a127 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a111 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \Mux2~39_combout ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a126 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a110 ;
wire \MEM3|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \Mux2~37_combout ;
wire \Mux2~40_combout ;
wire \Mux2~41_combout ;
wire \Mux2~68_combout ;
wire \Selector0~11_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a153 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a145 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a157 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a149 ;
wire \Mux9~49_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a155 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a159 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a151 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a147 ;
wire \Mux9~50_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a152 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a144 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a148 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a156 ;
wire \Mux9~47_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a154 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a146 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a150 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a158 ;
wire \Mux9~48_combout ;
wire \Mux9~51_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a128 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \Mux9~42_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \Mux9~45_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a129~portbdataout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \Mux9~44_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \Mux9~43_combout ;
wire \Mux9~46_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a180 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a181 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a188 ;
wire \Mux9~58_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a191 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a190 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a182 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a183 ;
wire \Mux9~60_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a187 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a179 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a178 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \Mux9~59_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a184 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a185 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a177 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a176 ;
wire \Mux9~57_combout ;
wire \Mux9~61_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a171 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a169 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a175 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a173 ;
wire \Mux9~55_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a160 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a164 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a166 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a162 ;
wire \Mux9~52_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a163 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a165 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a167 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a161 ;
wire \Mux9~53_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a172 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a170 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a168 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a174 ;
wire \Mux9~54_combout ;
wire \Mux9~56_combout ;
wire \Mux9~62_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \Mux9~18_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \Mux9~15_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \Mux9~17_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \Mux9~16_combout ;
wire \Mux9~19_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \Mux9~0_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \Mux9~3_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \Mux9~1_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \Mux9~2_combout ;
wire \Mux9~4_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \Mux9~10_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \Mux9~12_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \Mux9~11_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \Mux9~13_combout ;
wire \Mux9~14_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \Mux9~8_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \Mux9~7_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \Mux9~6_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \Mux9~5_combout ;
wire \Mux9~9_combout ;
wire \Mux9~20_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a118 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a119 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a117 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a116 ;
wire \Mux9~29_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a103 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a102 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a100 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a101 ;
wire \Mux9~28_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \Mux9~27_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a68 ;
wire \Mux9~26_combout ;
wire \Mux9~30_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a111 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a127 ;
wire \Mux9~39_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a126 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a110 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \Mux9~37_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a125 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a109 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \Mux9~38_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a108 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a76 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a124 ;
wire \Mux9~36_combout ;
wire \Mux9~40_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \Mux9~32_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a105 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a106 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a104 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a107 ;
wire \Mux9~33_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \Mux9~31_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a121 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a122 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a123 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a120 ;
wire \Mux9~34_combout ;
wire \Mux9~35_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a114 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a113 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a112 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a115 ;
wire \Mux9~24_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \Mux9~23_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a66 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a64 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \Mux9~21_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \Mux9~22_combout ;
wire \Mux9~25_combout ;
wire \Mux9~41_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a199 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a198 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a197 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a195 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a194 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a193 ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a192 ;
wire \Mux9~69_combout ;
wire \MEM10|mem_rtl_0|auto_generated|ram_block1a196 ;
wire \Mux9~63_combout ;
wire \Mux9~67_combout ;
wire \Mux9~68_combout ;
wire \Selector0~10_combout ;
wire \Selector0~14_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a199 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a194 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a193 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a195 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a192 ;
wire \Mux8~69_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a198 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a197 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a196 ;
wire \Mux8~63_combout ;
wire \Mux8~67_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \Mux8~6_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \Mux8~7_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \Mux8~5_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \Mux8~8_combout ;
wire \Mux8~9_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \Mux8~3_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \Mux8~2_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \Mux8~1_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \Mux8~0_combout ;
wire \Mux8~4_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \Mux8~15_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \Mux8~17_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \Mux8~16_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \Mux8~18_combout ;
wire \Mux8~19_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \Mux8~12_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \Mux8~10_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \Mux8~11_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \Mux8~13_combout ;
wire \Mux8~14_combout ;
wire \Mux8~20_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a68 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \Mux8~26_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \Mux8~27_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a117 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a116 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a119 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a118 ;
wire \Mux8~29_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a103 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a101 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a102 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a100 ;
wire \Mux8~28_combout ;
wire \Mux8~30_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \Mux8~23_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a66 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a64 ;
wire \Mux8~21_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a115 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a113 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a114 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a112 ;
wire \Mux8~24_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \Mux8~22_combout ;
wire \Mux8~25_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \Mux8~31_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a107 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a104 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a106 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a105 ;
wire \Mux8~33_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a122 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a123 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a120 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a121 ;
wire \Mux8~34_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \Mux8~32_combout ;
wire \Mux8~35_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a125 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a109 ;
wire \Mux8~38_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a126 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a110 ;
wire \Mux8~37_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a127 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a111 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \Mux8~39_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a76 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a124 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a108 ;
wire \Mux8~36_combout ;
wire \Mux8~40_combout ;
wire \Mux8~41_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a187 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a179 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a178 ;
wire \Mux8~59_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a176 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a177 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a184 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a185 ;
wire \Mux8~57_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a188 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a181 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a180 ;
wire \Mux8~58_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a191 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a183 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a190 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a182 ;
wire \Mux8~60_combout ;
wire \Mux8~61_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a171 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a175 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a173 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a169 ;
wire \Mux8~55_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a174 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a172 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a168~portbdataout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a170 ;
wire \Mux8~54_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a167 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a163 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a161 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a165 ;
wire \Mux8~53_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a164 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a166 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a162 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a160 ;
wire \Mux8~52_combout ;
wire \Mux8~56_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \Mux8~43_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \Mux8~45_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a129 ;
wire \Mux8~44_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a128~portbdataout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \Mux8~42_combout ;
wire \Mux8~46_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a157 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a153 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a149 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a145 ;
wire \Mux8~49_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a155 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a151 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a159 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a147 ;
wire \Mux8~50_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a158 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a154 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a150 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a146 ;
wire \Mux8~48_combout ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a144 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a156 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a152 ;
wire \MEM9|mem_rtl_0|auto_generated|ram_block1a148 ;
wire \Mux8~47_combout ;
wire \Mux8~51_combout ;
wire \Mux8~62_combout ;
wire \Mux8~68_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a158 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a150 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a151 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a159 ;
wire \Mux14~58_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a183 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a191 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a190 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a182 ;
wire \Mux14~60_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a174 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a175 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a166 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a167 ;
wire \Mux14~59_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \Mux14~57_combout ;
wire \Mux14~61_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a157 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a148 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a156 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a149 ;
wire \Mux14~48_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a180 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a188 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a181 ;
wire \Mux14~50_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \Mux14~47_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a164 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a173 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a165 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a172 ;
wire \Mux14~49_combout ;
wire \Mux14~51_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a168 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a152 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a184 ;
wire \Mux14~44_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a185 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a153 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a169 ;
wire \Mux14~45_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a128 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a176 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a144 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a160 ;
wire \Mux14~42_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a129 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a161 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a177 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a145 ;
wire \Mux14~43_combout ;
wire \Mux14~46_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a154 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a170 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \Mux14~54_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a163 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a147 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a179 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \Mux14~53_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a171 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a187 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a155 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \Mux14~55_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a146 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a178 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a162 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \Mux14~52_combout ;
wire \Mux14~56_combout ;
wire \Mux14~62_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a199 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a198 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a194 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a195 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a193 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a192 ;
wire \Mux14~69_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a197 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a196 ;
wire \Mux14~63_combout ;
wire \Mux14~67_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a106 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a122 ;
wire \Mux14~33_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a107 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a123 ;
wire \Mux14~34_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a114 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a66~portbdataout ;
wire \Mux14~31_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a115 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \Mux14~32_combout ;
wire \Mux14~35_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a121 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a105 ;
wire \Mux14~24_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a112 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a64 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \Mux14~21_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a113 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \Mux14~22_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a104 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a120 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a72 ;
wire \Mux14~23_combout ;
wire \Mux14~25_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \Mux14~36_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a126 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a119 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a127 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a118 ;
wire \Mux14~39_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a110 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a102~portbdataout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a111 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a103 ;
wire \Mux14~38_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \Mux14~37_combout ;
wire \Mux14~40_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a108 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a109 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a100 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a101 ;
wire \Mux14~28_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \Mux14~27_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a125 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a124 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a117 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a116 ;
wire \Mux14~29_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a68 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a76 ;
wire \Mux14~26_combout ;
wire \Mux14~30_combout ;
wire \Mux14~41_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \Mux14~1_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \Mux14~0_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \Mux14~2_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \Mux14~3_combout ;
wire \Mux14~4_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \Mux14~6_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \Mux14~8_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \Mux14~7_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \Mux14~5_combout ;
wire \Mux14~9_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \Mux14~15_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \Mux14~17_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \Mux14~18_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \Mux14~16_combout ;
wire \Mux14~19_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \Mux14~12_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \Mux14~13_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \Mux14~10_combout ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \MEM15|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \Mux14~11_combout ;
wire \Mux14~14_combout ;
wire \Mux14~20_combout ;
wire \Mux14~68_combout ;
wire \Selector0~8_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a179 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a183 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a181 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a177 ;
wire \Mux12~59_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a178 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a182 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a176 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a180 ;
wire \Mux12~57_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a188 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a190 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a184 ;
wire \Mux12~58_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a191 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a185 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a187 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \Mux12~60_combout ;
wire \Mux12~61_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a165 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a161 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a163 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a167 ;
wire \Mux12~54_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a171 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a169 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a173 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a175 ;
wire \Mux12~55_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a168 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a172 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a170 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a174 ;
wire \Mux12~53_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a162 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a164 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a160 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a166 ;
wire \Mux12~52_combout ;
wire \Mux12~56_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a157 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a159 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a155 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a153 ;
wire \Mux12~50_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a148 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a144 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a146 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a150 ;
wire \Mux12~47_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a145 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a149 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a151 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a147 ;
wire \Mux12~49_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a152 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a158 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a156 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a154 ;
wire \Mux12~48_combout ;
wire \Mux12~51_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a129~portbdataout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \Mux12~44_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \Mux12~45_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a128 ;
wire \Mux12~42_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \Mux12~43_combout ;
wire \Mux12~46_combout ;
wire \Mux12~62_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a114 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a113 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a115 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a112 ;
wire \Mux12~24_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \Mux12~23_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \Mux12~22_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a64 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a66 ;
wire \Mux12~21_combout ;
wire \Mux12~25_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a120 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a106 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a122 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a104 ;
wire \Mux12~32_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a105 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a107 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a123 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a121 ;
wire \Mux12~34_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \Mux12~33_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \Mux12~31_combout ;
wire \Mux12~35_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a76 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a108 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a110 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \Mux12~36_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a124 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a126 ;
wire \Mux12~37_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a111 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a109 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \Mux12~38_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a127 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a125 ;
wire \Mux12~39_combout ;
wire \Mux12~40_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a117 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a119 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a118 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a116 ;
wire \Mux12~29_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a103 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a102 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a100 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a101 ;
wire \Mux12~28_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \Mux12~27_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a68 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \Mux12~26_combout ;
wire \Mux12~30_combout ;
wire \Mux12~41_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \Mux12~10_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \Mux12~12_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \Mux12~11_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \Mux12~13_combout ;
wire \Mux12~14_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \Mux12~8_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \Mux12~6_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \Mux12~5_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \Mux12~7_combout ;
wire \Mux12~9_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \Mux12~17_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \Mux12~15_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \Mux12~16_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \Mux12~18_combout ;
wire \Mux12~19_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \Mux12~0_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \Mux12~3_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \Mux12~2_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \Mux12~1_combout ;
wire \Mux12~4_combout ;
wire \Mux12~20_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a194 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a195 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a193 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a192 ;
wire \Mux12~69_combout ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a198 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a199 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a197 ;
wire \MEM13|mem_rtl_0|auto_generated|ram_block1a196 ;
wire \Mux12~63_combout ;
wire \Mux12~67_combout ;
wire \Mux12~68_combout ;
wire \Selector0~5_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a165 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a167 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a163 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a161 ;
wire \Mux0~53_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a172 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a174 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a170 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a168 ;
wire \Mux0~54_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a171 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a175 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a169 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a173 ;
wire \Mux0~55_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a164 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a166 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a162 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a160 ;
wire \Mux0~52_combout ;
wire \Mux0~56_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a153 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a157 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a149 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a145~portbdataout ;
wire \Mux0~49_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a155 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a151 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a159 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a147 ;
wire \Mux0~50_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a150 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a158 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a154 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a146 ;
wire \Mux0~48_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a152 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a156 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a148 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a144 ;
wire \Mux0~47_combout ;
wire \Mux0~51_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a181 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a180 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a188 ;
wire \Mux0~58_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a183 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a190 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a191 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a182 ;
wire \Mux0~60_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a179 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a178 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a187 ;
wire \Mux0~59_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a184 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a176 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a185 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a177 ;
wire \Mux0~57_combout ;
wire \Mux0~61_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a129 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \Mux0~44_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \Mux0~43_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \Mux0~45_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a128 ;
wire \Mux0~42_combout ;
wire \Mux0~46_combout ;
wire \Mux0~62_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a197 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a198 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a194 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a195 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a193 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a192~portbdataout ;
wire \Mux0~69_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a199 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a196~portbdataout ;
wire \Mux0~63_combout ;
wire \Mux0~67_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a126 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a110 ;
wire \Mux0~37_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a127 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a111 ;
wire \Mux0~39_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a124 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a108 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \Mux0~36_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a125 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a109 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \Mux0~38_combout ;
wire \Mux0~40_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a115 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a113 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a114 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a112 ;
wire \Mux0~24_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a66 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a64 ;
wire \Mux0~21_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \Mux0~22_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \Mux0~23_combout ;
wire \Mux0~25_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a122 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a121 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a123 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a120 ;
wire \Mux0~34_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \Mux0~32_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a105 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a107 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a106 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a104 ;
wire \Mux0~33_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a72 ;
wire \Mux0~31_combout ;
wire \Mux0~35_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a117 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a119 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a116 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a118 ;
wire \Mux0~29_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a101 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a100 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a102 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a103 ;
wire \Mux0~28_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \Mux0~27_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \Mux0~26_combout ;
wire \Mux0~30_combout ;
wire \Mux0~41_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \Mux0~12_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \Mux0~13_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \Mux0~11_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \Mux0~10_combout ;
wire \Mux0~14_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \Mux0~18_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \Mux0~17_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \Mux0~16_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \Mux0~15_combout ;
wire \Mux0~19_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \Mux0~7_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \Mux0~6_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \Mux0~8_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \Mux0~5_combout ;
wire \Mux0~9_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \Mux0~0_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \Mux0~3_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \Mux0~1_combout ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM1|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \Mux0~2_combout ;
wire \Mux0~4_combout ;
wire \Mux0~20_combout ;
wire \Mux0~68_combout ;
wire \Selector0~7_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a197 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a198 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a199 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a195 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a194 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a193 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a192 ;
wire \Mux1~69_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a196 ;
wire \Mux1~63_combout ;
wire \Mux1~67_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \Mux1~22_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a114 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a115 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a112 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a113 ;
wire \Mux1~24_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \Mux1~23_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a66 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \Mux1~21_combout ;
wire \Mux1~25_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a103 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a101 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a102 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a100 ;
wire \Mux1~28_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \Mux1~27_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a68 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \Mux1~26_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a119 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a117 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a118 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a116 ;
wire \Mux1~29_combout ;
wire \Mux1~30_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \Mux1~32_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a107 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a106 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a105 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a104 ;
wire \Mux1~33_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a121 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a120 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a122 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a123 ;
wire \Mux1~34_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a72 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \Mux1~31_combout ;
wire \Mux1~35_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a111 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a127 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \Mux1~39_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a125 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a109 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \Mux1~38_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a126 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a110 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \Mux1~37_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a124 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a108 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \Mux1~36_combout ;
wire \Mux1~40_combout ;
wire \Mux1~41_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a187 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a179 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a178 ;
wire \Mux1~59_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a176 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a185 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a177 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a184 ;
wire \Mux1~57_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a181 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a188 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a180 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \Mux1~58_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a190 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a191 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a183 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a182 ;
wire \Mux1~60_combout ;
wire \Mux1~61_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a152 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a156 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a148 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a144~portbdataout ;
wire \Mux1~47_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a149 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a157 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a153 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a145 ;
wire \Mux1~49_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a150 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a146 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a154 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a158 ;
wire \Mux1~48_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a155 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a151 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a147 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a159 ;
wire \Mux1~50_combout ;
wire \Mux1~51_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \Mux1~43_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \Mux1~45_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a129 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \Mux1~44_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a128 ;
wire \Mux1~42_combout ;
wire \Mux1~46_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a163 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a167 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a161 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a165 ;
wire \Mux1~53_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a174 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a168 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a170 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a172 ;
wire \Mux1~54_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a173 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a175 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a171 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a169 ;
wire \Mux1~55_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a162 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a164 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a166 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a160 ;
wire \Mux1~52_combout ;
wire \Mux1~56_combout ;
wire \Mux1~62_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \Mux1~18_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \Mux1~15_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \Mux1~16_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \Mux1~17_combout ;
wire \Mux1~19_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \Mux1~10_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \Mux1~12_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \Mux1~11_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \Mux1~13_combout ;
wire \Mux1~14_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \Mux1~6_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \Mux1~8_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \Mux1~7_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \Mux1~5_combout ;
wire \Mux1~9_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \Mux1~3_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Mux1~0_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \Mux1~1_combout ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \MEM2|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \Mux1~2_combout ;
wire \Mux1~4_combout ;
wire \Mux1~20_combout ;
wire \Mux1~68_combout ;
wire \Selector0~6_combout ;
wire \Selector0~9_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \Mux6~13_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \Mux6~12_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \Mux6~10_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \Mux6~11_combout ;
wire \Mux6~14_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \Mux6~3_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \Mux6~2_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \Mux6~0_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \Mux6~1_combout ;
wire \Mux6~4_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \Mux6~5_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \Mux6~6_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \Mux6~8_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \Mux6~7_combout ;
wire \Mux6~9_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \Mux6~15_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \Mux6~16_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \Mux6~18_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \Mux6~17_combout ;
wire \Mux6~19_combout ;
wire \Mux6~20_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \Mux6~23_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a64 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a66 ;
wire \Mux6~21_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \Mux6~22_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a115 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a112 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a114 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a113 ;
wire \Mux6~24_combout ;
wire \Mux6~25_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a119 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a116 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a118 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a117 ;
wire \Mux6~29_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \Mux6~26_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a103 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a100 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a102 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a101 ;
wire \Mux6~28_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \Mux6~27_combout ;
wire \Mux6~30_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a123 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a122 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a120 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a121 ;
wire \Mux6~34_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \Mux6~32_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a104 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a105 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a107 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a106 ;
wire \Mux6~33_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a72 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \Mux6~31_combout ;
wire \Mux6~35_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a111 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a127 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \Mux6~39_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a109 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a125 ;
wire \Mux6~38_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a108 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a124 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \Mux6~36_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a126 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a110 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \Mux6~37_combout ;
wire \Mux6~40_combout ;
wire \Mux6~41_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a144 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a148 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a152 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a156 ;
wire \Mux6~47_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a150 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a146 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a158 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a154 ;
wire \Mux6~48_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a149 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a153 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a145~portbdataout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a157 ;
wire \Mux6~49_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a159 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a151 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a147 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a155 ;
wire \Mux6~50_combout ;
wire \Mux6~51_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a167 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a165 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a163 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a161 ;
wire \Mux6~53_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a171 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a173 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a175 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a169 ;
wire \Mux6~55_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a164 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a162 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a160 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a166 ;
wire \Mux6~52_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a170 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a172 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a168 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a174 ;
wire \Mux6~54_combout ;
wire \Mux6~56_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a191 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a190 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a183 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a182 ;
wire \Mux6~60_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a178 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a179 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a187 ;
wire \Mux6~59_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a181 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a180 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a188 ;
wire \Mux6~58_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a176 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a184 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a185 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a177 ;
wire \Mux6~57_combout ;
wire \Mux6~61_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \Mux6~43_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \Mux6~45_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a129 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \Mux6~44_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a128 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \Mux6~42_combout ;
wire \Mux6~46_combout ;
wire \Mux6~62_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a199 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a198 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a197 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a194 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a193 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a195 ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a192 ;
wire \Mux6~69_combout ;
wire \MEM7|mem_rtl_0|auto_generated|ram_block1a196 ;
wire \Mux6~63_combout ;
wire \Mux6~67_combout ;
wire \Mux6~68_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \Mux10~5_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \Mux10~6_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \Mux10~8_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \Mux10~7_combout ;
wire \Mux10~9_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \Mux10~18_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \Mux10~17_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \Mux10~16_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \Mux10~15_combout ;
wire \Mux10~19_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \Mux10~3_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \Mux10~2_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \Mux10~1_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a0 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \Mux10~0_combout ;
wire \Mux10~4_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \Mux10~11_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \Mux10~10_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \Mux10~12_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \Mux10~13_combout ;
wire \Mux10~14_combout ;
wire \Mux10~20_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a194 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a195 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a193 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a192 ;
wire \Mux10~69_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a198 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a197 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a199 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a196 ;
wire \Mux10~63_combout ;
wire \Mux10~67_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a171 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a169 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a168 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a170 ;
wire \Mux10~49_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a173 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a172 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a175 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a174 ;
wire \Mux10~50_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a165 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a164 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a166 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a167 ;
wire \Mux10~48_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a161 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a163 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a160 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a162 ;
wire \Mux10~47_combout ;
wire \Mux10~51_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a144~portbdataout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a156 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a152 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a148 ;
wire \Mux10~52_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a158 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a154 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a150 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a146 ;
wire \Mux10~53_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a159 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a151 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a147 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a155 ;
wire \Mux10~55_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a157 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a153 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a145 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a149 ;
wire \Mux10~54_combout ;
wire \Mux10~56_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a185 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a181 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a177 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \Mux10~59_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a180 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a176 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a188 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a184 ;
wire \Mux10~57_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a190 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a182 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a178 ;
wire \Mux10~58_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a179 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a183 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a191 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a187 ;
wire \Mux10~60_combout ;
wire \Mux10~61_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a129 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \Mux10~44_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a128 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \Mux10~42_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \Mux10~43_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \Mux10~45_combout ;
wire \Mux10~46_combout ;
wire \Mux10~62_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a120 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a123 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a121 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a122 ;
wire \Mux10~29_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a106 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a107 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a105 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a104 ;
wire \Mux10~28_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a72 ;
wire \Mux10~26_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \Mux10~27_combout ;
wire \Mux10~30_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a103 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a102 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a100 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a101 ;
wire \Mux10~33_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a68 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \Mux10~31_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \Mux10~32_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a117 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a116 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a119 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a118 ;
wire \Mux10~34_combout ;
wire \Mux10~35_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a113 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a114 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a112 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a115 ;
wire \Mux10~24_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \Mux10~23_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \Mux10~22_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a66 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a64~portbdataout ;
wire \Mux10~21_combout ;
wire \Mux10~25_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a108 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a124 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a126 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a110 ;
wire \Mux10~37_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a111 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a125 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a127 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a109 ;
wire \Mux10~39_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a77 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \Mux10~38_combout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ;
wire \MEM11|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \Mux10~36_combout ;
wire \Mux10~40_combout ;
wire \Mux10~41_combout ;
wire \Mux10~68_combout ;
wire \Selector0~15_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a199 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a197 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a198 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a194 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a193 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a195 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a192 ;
wire \Mux7~69_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a196 ;
wire \Mux7~63_combout ;
wire \Mux7~67_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a43 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a51 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a35 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a59 ;
wire \Mux7~16_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a55 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a63 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a39 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a47 ;
wire \Mux7~18_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a19 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a27 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \Mux7~15_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a31 ;
wire \Mux7~17_combout ;
wire \Mux7~19_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a54 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a50 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a18 ;
wire \Mux7~6_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a62 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a58 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a30 ;
wire \Mux7~8_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a46 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a42 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \Mux7~7_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a38 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a34 ;
wire \Mux7~5_combout ;
wire \Mux7~9_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a57 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a41 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a25 ;
wire \Mux7~12_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a37 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a53 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a21 ;
wire \Mux7~11_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a61 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a29 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a45 ;
wire \Mux7~13_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a49 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a33 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a17 ;
wire \Mux7~10_combout ;
wire \Mux7~14_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a56 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a40 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \Mux7~2_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a16 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a48 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a32 ;
wire \Mux7~0_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a60 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a28 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a44 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \Mux7~3_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a36 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a52 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a20 ;
wire \Mux7~1_combout ;
wire \Mux7~4_combout ;
wire \Mux7~20_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a89 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a90 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a91 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a88 ;
wire \Mux7~32_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a107 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a106 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a104 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a105 ;
wire \Mux7~33_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a73 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a75 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a72 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a74 ;
wire \Mux7~31_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a120 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a121 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a122 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a123 ;
wire \Mux7~34_combout ;
wire \Mux7~35_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a103 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a100 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a101 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a102 ;
wire \Mux7~28_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a118 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a119 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a117 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a116 ;
wire \Mux7~29_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a70 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a71 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a69 ;
wire \Mux7~26_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a87 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a86 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a85 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a84 ;
wire \Mux7~27_combout ;
wire \Mux7~30_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a115 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a113 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a114 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a112 ;
wire \Mux7~24_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a97 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a99 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a98 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a96 ;
wire \Mux7~23_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a81 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a82 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a83 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a80 ;
wire \Mux7~22_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a67 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a65 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a64 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a66 ;
wire \Mux7~21_combout ;
wire \Mux7~25_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a127 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a111 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a79 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a95 ;
wire \Mux7~39_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a93 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a109 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a77~portbdataout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a125 ;
wire \Mux7~38_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a94 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a126 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a110 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a78 ;
wire \Mux7~37_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a108 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a124 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a92 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a76 ;
wire \Mux7~36_combout ;
wire \Mux7~40_combout ;
wire \Mux7~41_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a188 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a189 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a181 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a180 ;
wire \Mux7~58_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a190 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a191 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a183 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a182 ;
wire \Mux7~60_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a178 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a179 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a186 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a187 ;
wire \Mux7~59_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a177 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a184 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a176 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a185 ;
wire \Mux7~57_combout ;
wire \Mux7~61_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a154 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a150 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a158 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a146 ;
wire \Mux7~48_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a153 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a157 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a149 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a145 ;
wire \Mux7~49_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a155 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a151 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a159 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a147 ;
wire \Mux7~50_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a152 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a156 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a148 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a144 ;
wire \Mux7~47_combout ;
wire \Mux7~51_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a162 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a164 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a166 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a160 ;
wire \Mux7~52_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a168 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a172 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a174 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a170 ;
wire \Mux7~54_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a171 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a175 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a173 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a169 ;
wire \Mux7~55_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a165 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a167 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a161 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a163 ;
wire \Mux7~53_combout ;
wire \Mux7~56_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a141 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a137 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a129 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a133 ;
wire \Mux7~44_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a139 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a135 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a143 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a131 ;
wire \Mux7~45_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a134 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a138 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a130 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a142 ;
wire \Mux7~43_combout ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a136 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a132 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a128 ;
wire \MEM8|mem_rtl_0|auto_generated|ram_block1a140 ;
wire \Mux7~42_combout ;
wire \Mux7~46_combout ;
wire \Mux7~62_combout ;
wire \Mux7~68_combout ;
wire \Selector0~2_combout ;
wire \Selector0~16_combout ;
wire \data_out_after_sel~reg0_q ;

wire [39:0] \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [39:0] \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [39:0] \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [39:0] \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [39:0] \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [39:0] \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [39:0] \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [39:0] \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [39:0] \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [39:0] \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [39:0] \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [39:0] \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [39:0] \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [39:0] \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [39:0] \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [39:0] \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [39:0] \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [39:0] \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [39:0] \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [39:0] \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [39:0] \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [39:0] \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [39:0] \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ;
wire [39:0] \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [39:0] \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [39:0] \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [39:0] \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [39:0] \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ;
wire [39:0] \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [39:0] \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [39:0] \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [39:0] \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [39:0] \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [39:0] \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [39:0] \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [39:0] \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [39:0] \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ;
wire [39:0] \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [39:0] \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [39:0] \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [39:0] \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ;
wire [39:0] \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [39:0] \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [39:0] \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ;
wire [39:0] \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [39:0] \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [39:0] \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [39:0] \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ;
wire [39:0] \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [39:0] \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [39:0] \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ;
wire [39:0] \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ;
wire [39:0] \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ;
wire [39:0] \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [39:0] \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [39:0] \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [39:0] \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ;
wire [39:0] \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [39:0] \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [39:0] \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ;
wire [39:0] \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ;
wire [39:0] \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ;
wire [39:0] \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;
wire [39:0] \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ;

assign \MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a1  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a2  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a4  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a5  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a6  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a8  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a10  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a12  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a14  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a16  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a17  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a18  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a20  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a21  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a22  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a24  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a26  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a28  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a30  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a32  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a33  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a34  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a36  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a37  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a38  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a40  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a42  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a44  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a46  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a48  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a49  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a50  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a52  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a53  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a54  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a56  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [36];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a58  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [37];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a60  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [38];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a62  = \MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [39];

assign \MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a7  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [1];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a9  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [2];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a11  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [3];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a13  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [4];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a15  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [5];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a19  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [6];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a23  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [7];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a25  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [8];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a27  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [9];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a29  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [10];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a31  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [11];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a35  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [12];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a39  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [13];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a41  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [14];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a43  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [15];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a45  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [16];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a47  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [17];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a51  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [18];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a55  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [19];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a57  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [20];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a59  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [21];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a61  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [22];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a63  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [23];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a64  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [24];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a65  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [25];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a66  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [26];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a67  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [27];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a80  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [28];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a81  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [29];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a82  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [30];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a83  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [31];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a96  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [32];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a97  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [33];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a98  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [34];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a99  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [35];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a112  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [36];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a113  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [37];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a114  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [38];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a115  = \MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [39];

assign \MEM8|mem_rtl_0|auto_generated|ram_block1a68~portbdataout  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a69  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [1];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a70  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [2];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a71  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [3];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a72  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [4];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a73  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [5];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a74  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [6];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a75  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [7];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a76  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [8];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a78  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [9];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a84  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [10];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a85  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [11];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a86  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [12];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a87  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [13];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a88  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [14];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a89  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [15];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a90  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [16];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a91  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [17];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a92  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [18];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a94  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [19];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a100  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [20];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a101  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [21];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a102  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [22];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a103  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [23];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a104  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [24];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a105  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [25];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a106  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [26];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a107  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [27];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a108  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [28];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a110  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [29];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a116  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [30];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a117  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [31];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a118  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [32];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a119  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [33];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a120  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [34];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a121  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [35];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a122  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [36];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a123  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [37];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a124  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [38];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a126  = \MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [39];

assign \MEM8|mem_rtl_0|auto_generated|ram_block1a77~portbdataout  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a79  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [1];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a93  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [2];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a95  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [3];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a109  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [4];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a111  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [5];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a125  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [6];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a127  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [7];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a128  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [8];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a129  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [9];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a130  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [10];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a131  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [11];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a132  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [12];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a133  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [13];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a134  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [14];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a135  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [15];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a136  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [16];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a137  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [17];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a138  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [18];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a139  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [19];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a140  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [20];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a141  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [21];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a142  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [22];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a143  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [23];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a144  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [24];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a145  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [25];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a146  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [26];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a147  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [27];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a148  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [28];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a149  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [29];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a150  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [30];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a151  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [31];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a152  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [32];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a153  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [33];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a154  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [34];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a155  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [35];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a156  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [36];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a157  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [37];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a158  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [38];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a159  = \MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [39];

assign \MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a4  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a16  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a20  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a32  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a36  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a48  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a52  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a160  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a161  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a162  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a163  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a164  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a165  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a166  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a167  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a168  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a169  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a170  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a171  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a172  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a173  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a174  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a175  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a176  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a177  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a178  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a179  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a180  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a181  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a182  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a183  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a184  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a185  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a186  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a187  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a188  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [36];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a189  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [37];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a190  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [38];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a191  = \MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [39];

assign \MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a2  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a5  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a6  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a8  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a9  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a10  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a12  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a13  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a14  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [9];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a17  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [10];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a18  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [11];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a21  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [12];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a22  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [13];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a24  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [14];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a25  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [15];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a26  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [16];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a28  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [17];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a29  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [18];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a30  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [19];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a33  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [20];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a34  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [21];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a37  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [22];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a38  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [23];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a40  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [24];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a41  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [25];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a42  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [26];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a44  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [27];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a45  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [28];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a46  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [29];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a49  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [30];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a50  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [31];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a53  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [32];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a54  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [33];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a56  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [34];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a57  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [35];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a58  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [36];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a60  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [37];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a61  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [38];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a62  = \MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [39];

assign \MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a7  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [1];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a11  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [2];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a15  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [3];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a19  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [4];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a23  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [5];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a27  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [6];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a31  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [7];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a35  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [8];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a39  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [9];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a43  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [10];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a47  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [11];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a51  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [12];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a55  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [13];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a59  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [14];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a63  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [15];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a64  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [16];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a65  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [17];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a66  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [18];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a67  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [19];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a68  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [20];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a69  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [21];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a70  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [22];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a71  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [23];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a80  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [24];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a81  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [25];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a82  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [26];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a83  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [27];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a84  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [28];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a85  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [29];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a86  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [30];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a87  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [31];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a96  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [32];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a97  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [33];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a98  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [34];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a99  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [35];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a112  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [36];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a113  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [37];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a114  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [38];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a115  = \MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [39];

assign \MEM5|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a73  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a74  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [2];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a75  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [3];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a76  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [4];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a77  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [5];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a78  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [6];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a79  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [7];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a88  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [8];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a89  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [9];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a90  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [10];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a91  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [11];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a92  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [12];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a93  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [13];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a94  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [14];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a95  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [15];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a100  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [16];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a101  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [17];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a102  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [18];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a103  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [19];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a104  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [20];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a105  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [21];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a106  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [22];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a107  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [23];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a108  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [24];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a109  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [25];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a110  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [26];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a111  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [27];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a116  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [28];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a117  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [29];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a118  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [30];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a119  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [31];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a120  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [32];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a121  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [33];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a122  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [34];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a123  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [35];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a124  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [36];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a125  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [37];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a126  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [38];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a127  = \MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [39];

assign \MEM5|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a129  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [1];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a130  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [2];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a131  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [3];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a132  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [4];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a133  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [5];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a134  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [6];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a135  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [7];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a136  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [8];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a137  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [9];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a138  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [10];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a139  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [11];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a140  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [12];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a141  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [13];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a142  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [14];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a143  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [15];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a144  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [16];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a145  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [17];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a146  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [18];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a147  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [19];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a148  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [20];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a149  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [21];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a150  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [22];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a151  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [23];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a152  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [24];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a153  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [25];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a154  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [26];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a155  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [27];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a156  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [28];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a157  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [29];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a158  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [30];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a159  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [31];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a160  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [32];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a161  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [33];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a162  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [34];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a163  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [35];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a164  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [36];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a165  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [37];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a166  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [38];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a167  = \MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [39];

assign \MEM13|mem_rtl_0|auto_generated|ram_block1a0  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a4  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [1];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a8  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [2];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a12  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [3];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a16  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [4];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a20  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [5];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a24  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [6];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a28  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [7];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a32  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [8];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a36  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [9];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a40  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [10];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a44  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [11];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a48  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [12];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a52  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [13];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a56  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [14];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a60  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [15];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a168~portbdataout  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [16];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a169  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [17];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a170  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [18];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a171  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [19];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a172  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [20];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a173  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [21];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a174  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [22];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a175  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [23];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a176  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [24];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a177  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [25];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a178  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [26];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a179  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [27];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a180  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [28];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a181  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [29];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a182  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [30];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a183  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [31];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a184  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [32];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a185  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [33];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a186  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [34];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a187  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [35];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a188  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [36];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a189  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [37];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a190  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [38];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a191  = \MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [39];

assign \MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a2  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a3  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a5  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a6  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a7  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a9  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a10  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a13  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a14  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [9];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a17  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [10];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a18  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [11];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a19  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [12];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a21  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [13];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a22  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [14];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a23  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [15];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a25  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [16];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a26  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [17];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a29  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [18];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a30  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [19];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a33  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [20];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a34  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [21];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a35  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [22];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a37  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [23];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a38  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [24];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a39  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [25];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a41  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [26];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a42  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [27];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a45  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [28];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a46  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [29];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a49  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [30];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a50  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [31];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a51  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [32];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a53  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [33];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a54  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [34];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a55  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [35];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a57  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [36];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a58  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [37];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a61  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [38];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a62  = \MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [39];

assign \MEM13|mem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a15  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [1];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a27  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [2];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a31  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [3];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a43  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [4];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a47  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [5];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a59  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [6];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a63  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [7];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a64  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [8];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a65  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [9];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a66  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [10];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a67  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [11];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a68  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [12];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a69  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [13];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a70  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [14];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a71  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [15];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a80  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [16];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a81  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [17];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a82  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [18];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a83  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [19];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a84  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [20];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a85  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [21];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a86  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [22];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a87  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [23];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a96  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [24];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a97  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [25];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a98  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [26];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a99  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [27];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a100  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [28];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a101  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [29];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a102  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [30];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a103  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [31];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a112  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [32];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a113  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [33];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a114  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [34];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a115  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [35];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a116  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [36];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a117  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [37];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a118  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [38];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a119  = \MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [39];

assign \MEM13|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a73  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a74  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [2];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a75  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [3];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a76  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [4];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a77  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [5];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a78  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [6];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a79  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [7];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a88  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [8];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a89  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [9];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a90  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [10];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a91  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [11];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a92  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [12];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a93  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [13];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a94  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [14];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a95  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [15];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a104  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [16];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a105  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [17];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a106  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [18];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a107  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [19];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a108  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [20];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a109  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [21];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a110  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [22];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a111  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [23];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a120  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [24];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a121  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [25];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a122  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [26];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a123  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [27];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a124  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [28];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a125  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [29];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a126  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [30];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a127  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [31];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a128  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [32];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a130  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [33];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a132  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [34];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a134  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [35];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a136  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [36];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a138  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [37];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a140  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [38];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a142  = \MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [39];

assign \MEM13|mem_rtl_0|auto_generated|ram_block1a129~portbdataout  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a131  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [1];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a133  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [2];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a135  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [3];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a137  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [4];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a139  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [5];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a141  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [6];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a143  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [7];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a144  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [8];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a145  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [9];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a146  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [10];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a147  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [11];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a148  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [12];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a149  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [13];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a150  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [14];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a151  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [15];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a152  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [16];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a153  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [17];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a154  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [18];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a155  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [19];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a156  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [20];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a157  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [21];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a158  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [22];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a159  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [23];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a160  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [24];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a161  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [25];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a162  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [26];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a163  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [27];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a164  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [28];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a165  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [29];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a166  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [30];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a167  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [31];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a168  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [32];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a169  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [33];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a170  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [34];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a171  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [35];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a172  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [36];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a173  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [37];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a174  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [38];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a175  = \MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [39];

assign \MEM13|mem_rtl_0|auto_generated|ram_block1a176  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a177  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a178  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a179  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a180  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a181  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a182  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a183  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a184  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a185  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a186  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a187  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a188  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a189  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a190  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a191  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a2  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a4  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a6  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a8  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a12  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a16  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a18  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a20  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a22  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a24  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a28  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a32  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a34  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a36  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a38  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a40  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a44  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a48  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a50  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a52  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [36];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a54  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [37];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a56  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [38];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a60  = \MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [39];

assign \MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a3  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a5  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a7  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a9  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a10  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a11  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a13  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a14  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a15  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [9];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a17  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [10];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a19  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [11];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a21  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [12];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a23  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [13];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a25  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [14];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a26  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [15];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a27  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [16];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a29  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [17];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a30  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [18];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a31  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [19];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a33  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [20];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a35  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [21];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a37  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [22];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a39  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [23];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a41  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [24];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a42  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [25];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a43  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [26];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a45  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [27];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a46  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [28];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a47  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [29];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a49  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [30];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a51  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [31];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a53  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [32];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a55  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [33];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a57  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [34];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a58  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [35];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a59  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [36];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a61  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [37];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a62  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [38];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a63  = \MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [39];

assign \MEM2|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a65  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [1];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a66  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [2];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a67  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [3];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a68  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [4];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a69  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [5];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a70  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [6];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a71  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [7];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a72  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [8];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a73  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [9];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a74  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [10];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a75  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [11];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a80  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [12];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a81  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [13];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a82  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [14];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a83  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [15];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a84  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [16];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a85  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [17];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a86  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [18];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a87  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [19];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a88  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [20];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a89  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [21];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a90  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [22];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a91  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [23];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a96  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [24];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a97  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [25];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a98  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [26];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a99  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [27];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a100  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [28];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a101  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [29];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a102  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [30];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a103  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [31];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a112  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [32];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a113  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [33];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a114  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [34];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a115  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [35];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a116  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [36];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a117  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [37];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a118  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [38];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a119  = \MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [39];

assign \MEM2|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a77  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [1];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a78  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [2];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a79  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [3];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a92  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [4];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a93  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [5];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a94  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [6];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a95  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [7];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a104  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [8];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a105  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [9];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a106  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [10];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a107  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [11];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a108  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [12];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a109  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [13];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a110  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [14];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a111  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [15];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a120  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [16];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a121  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [17];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a122  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [18];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a123  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [19];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a124  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [20];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a125  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [21];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a126  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [22];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a127  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [23];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a128  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [24];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a129  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [25];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a130  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [26];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a131  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [27];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a132  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [28];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a133  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [29];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a134  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [30];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a135  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [31];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a136  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [32];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a137  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [33];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a138  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [34];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a139  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [35];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a140  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [36];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a141  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [37];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a142  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [38];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a143  = \MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [39];

assign \MEM2|mem_rtl_0|auto_generated|ram_block1a144~portbdataout  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a145  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [1];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a146  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [2];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a147  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [3];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a148  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [4];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a149  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [5];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a150  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [6];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a151  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [7];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a152  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [8];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a153  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [9];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a154  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [10];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a155  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [11];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a156  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [12];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a157  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [13];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a158  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [14];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a159  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [15];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a160  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [16];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a161  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [17];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a162  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [18];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a163  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [19];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a164  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [20];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a165  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [21];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a166  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [22];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a167  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [23];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a168  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [24];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a169  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [25];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a170  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [26];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a171  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [27];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a172  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [28];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a173  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [29];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a174  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [30];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a175  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [31];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a176  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [32];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a177  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [33];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a180  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [34];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a181  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [35];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a184  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [36];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a185  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [37];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a188  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [38];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a189  = \MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [39];

assign \MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a2  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a4  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a6  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a8  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a10  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a12  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a14  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a16  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a18  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a20  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a22  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a24  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a26  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a28  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a30  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a32  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a34  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a36  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a38  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a40  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a42  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a44  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a46  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a48  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a50  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a52  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a54  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a56  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a58  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a60  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a62  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a178  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a179  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a182  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a183  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a186  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [36];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a187  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [37];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a190  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [38];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a191  = \MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [39];

assign \MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a3  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a5  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a7  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a9  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a11  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a13  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a15  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a17  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a19  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [9];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a21  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [10];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a23  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [11];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a25  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [12];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a27  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [13];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a29  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [14];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a31  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [15];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a33  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [16];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a35  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [17];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a37  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [18];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a39  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [19];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a41  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [20];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a43  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [21];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a45  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [22];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a47  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [23];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a49  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [24];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a51  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [25];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a53  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [26];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a55  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [27];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a57  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [28];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a59  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [29];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a61  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [30];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a63  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [31];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a64  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [32];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a65  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [33];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a66  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [34];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a67  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [35];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a80  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [36];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a81  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [37];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a82  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [38];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a83  = \MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [39];

assign \MEM1|mem_rtl_0|auto_generated|ram_block1a68~portbdataout  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a69  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [1];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a70  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [2];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a71  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [3];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a72  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [4];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a73  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [5];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a74  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [6];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a75  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [7];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a84  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [8];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a85  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [9];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a86  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [10];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a87  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [11];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a88  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [12];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a89  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [13];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a90  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [14];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a91  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [15];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a96  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [16];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a97  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [17];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a98  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [18];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a99  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [19];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a100  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [20];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a101  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [21];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a102  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [22];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a103  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [23];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a104  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [24];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a105  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [25];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a106  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [26];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a107  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [27];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a112  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [28];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a113  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [29];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a114  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [30];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a115  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [31];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a116  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [32];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a117  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [33];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a118  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [34];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a119  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [35];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a120  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [36];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a121  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [37];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a122  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [38];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a123  = \MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [39];

assign \MEM1|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a77  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [1];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a78  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [2];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a79  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [3];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a92  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [4];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a93  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [5];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a94  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [6];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a95  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [7];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a108  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [8];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a109  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [9];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a110  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [10];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a111  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [11];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a124  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [12];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a125  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [13];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a126  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [14];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a127  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [15];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a128  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [16];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a129  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [17];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a130  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [18];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a131  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [19];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a132  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [20];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a133  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [21];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a134  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [22];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a135  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [23];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a136  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [24];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a137  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [25];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a138  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [26];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a139  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [27];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a140  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [28];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a141  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [29];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a142  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [30];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a143  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [31];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a144  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [32];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a146  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [33];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a148  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [34];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a150  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [35];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a152  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [36];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a154  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [37];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a156  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [38];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a158  = \MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [39];

assign \MEM1|mem_rtl_0|auto_generated|ram_block1a145~portbdataout  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a147  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [1];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a149  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [2];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a151  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [3];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a153  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [4];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a155  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [5];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a157  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [6];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a159  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [7];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a160  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [8];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a161  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [9];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a162  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [10];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a163  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [11];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a164  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [12];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a165  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [13];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a166  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [14];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a167  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [15];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a168  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [16];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a169  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [17];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a170  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [18];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a171  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [19];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a172  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [20];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a173  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [21];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a174  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [22];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a175  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [23];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a176  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [24];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a177  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [25];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a178  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [26];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a179  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [27];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a180  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [28];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a181  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [29];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a182  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [30];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a183  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [31];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a184  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [32];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a185  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [33];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a186  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [34];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a187  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [35];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a188  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [36];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a189  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [37];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a190  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [38];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a191  = \MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [39];

assign \MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a1  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a2  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a3  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a4  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a5  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a8  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a9  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a12  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a13  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a16  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a17  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a18  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a19  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a20  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a21  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a24  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a25  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a28  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a29  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a32  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a33  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a34  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a35  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a36  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a37  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a40  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a41  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a44  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a45  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a48  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a49  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a50  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a51  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a52  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a53  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a56  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [36];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a57  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [37];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a60  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [38];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a61  = \MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [39];

assign \MEM15|mem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a7  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [1];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a10  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [2];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a11  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [3];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a14  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [4];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a15  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [5];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a22  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [6];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a23  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [7];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a26  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [8];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a27  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [9];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a30  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [10];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a31  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [11];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a38  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [12];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a39  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [13];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a42  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [14];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a43  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [15];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a46  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [16];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a47  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [17];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a54  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [18];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a55  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [19];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a58  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [20];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a59  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [21];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a62  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [22];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a63  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [23];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a64  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [24];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a65  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [25];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a72  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [26];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a73  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [27];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a80  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [28];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a81  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [29];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a88  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [30];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a89  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [31];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a96  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [32];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a97  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [33];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a104  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [34];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a105  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [35];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a112  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [36];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a113  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [37];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a120  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [38];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a121  = \MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [39];

assign \MEM15|mem_rtl_0|auto_generated|ram_block1a66~portbdataout  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a67  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [1];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a68  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [2];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a69  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [3];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a70  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [4];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a71  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [5];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a74  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [6];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a75  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [7];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a76  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [8];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a77  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [9];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a78  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [10];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a79  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [11];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a82  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [12];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a83  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [13];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a84  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [14];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a85  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [15];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a86  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [16];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a87  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [17];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a90  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [18];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a91  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [19];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a92  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [20];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a93  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [21];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a94  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [22];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a95  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [23];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a98  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [24];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a99  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [25];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a100  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [26];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a101  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [27];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a106  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [28];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a107  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [29];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a108  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [30];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a109  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [31];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a114  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [32];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a115  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [33];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a116  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [34];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a117  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [35];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a122  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [36];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a123  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [37];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a124  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [38];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a125  = \MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [39];

assign \MEM15|mem_rtl_0|auto_generated|ram_block1a102~portbdataout  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [0];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a103  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [1];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a110  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [2];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a111  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [3];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a118  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [4];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a119  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [5];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a126  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [6];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a127  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [7];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a128  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [8];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a129  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [9];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a132  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [10];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a133  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [11];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a136  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [12];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a137  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [13];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a140  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [14];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a141  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [15];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a144  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [16];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a145  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [17];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a148  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [18];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a149  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [19];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a152  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [20];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a153  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [21];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a156  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [22];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a157  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [23];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a160  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [24];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a161  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [25];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a164  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [26];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a165  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [27];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a168  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [28];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a169  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [29];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a172  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [30];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a173  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [31];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a176  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [32];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a177  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [33];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a180  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [34];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a181  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [35];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a184  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [36];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a185  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [37];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a188  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [38];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a189  = \MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus [39];

assign \MEM15|mem_rtl_0|auto_generated|ram_block1a130  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a131  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a134  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a135  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a138  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a139  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a142  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a143  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a146  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a147  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a150  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a151  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a154  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a155  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a158  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a159  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a162  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a163  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a166  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a167  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a170  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a171  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a174  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a175  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a178  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a179  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a182  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a183  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a186  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a187  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a190  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a191  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a4  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a16  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a20  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a32  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [36];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a36  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [37];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a48  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [38];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a52  = \MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [39];

assign \MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a2  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a5  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a6  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a8  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a9  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a10  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a12  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a13  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a14  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [9];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a17  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [10];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a18  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [11];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a21  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [12];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a22  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [13];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a24  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [14];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a25  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [15];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a26  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [16];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a28  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [17];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a29  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [18];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a30  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [19];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a33  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [20];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a34  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [21];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a37  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [22];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a38  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [23];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a40  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [24];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a41  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [25];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a42  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [26];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a44  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [27];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a45  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [28];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a46  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [29];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a49  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [30];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a50  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [31];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a53  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [32];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a54  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [33];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a56  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [34];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a57  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [35];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a58  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [36];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a60  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [37];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a61  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [38];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a62  = \MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [39];

assign \MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a7  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [1];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a11  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [2];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a15  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [3];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a19  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [4];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a23  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [5];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a27  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [6];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a31  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [7];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a35  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [8];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a39  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [9];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a43  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [10];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a47  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [11];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a51  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [12];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a55  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [13];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a59  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [14];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a63  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [15];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a64  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [16];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a65  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [17];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a66  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [18];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a67  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [19];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a68  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [20];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a69  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [21];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a70  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [22];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a71  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [23];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a80  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [24];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a81  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [25];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a82  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [26];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a83  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [27];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a84  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [28];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a85  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [29];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a86  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [30];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a87  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [31];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a96  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [32];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a97  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [33];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a98  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [34];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a99  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [35];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a112  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [36];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a113  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [37];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a114  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [38];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a115  = \MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [39];

assign \MEM9|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a73  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a74  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [2];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a75  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [3];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a76  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [4];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a77  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [5];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a78  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [6];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a79  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [7];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a88  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [8];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a89  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [9];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a90  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [10];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a91  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [11];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a92  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [12];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a93  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [13];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a94  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [14];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a95  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [15];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a100  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [16];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a101  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [17];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a102  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [18];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a103  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [19];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a104  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [20];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a105  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [21];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a106  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [22];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a107  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [23];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a108  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [24];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a109  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [25];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a110  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [26];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a111  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [27];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a116  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [28];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a117  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [29];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a118  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [30];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a119  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [31];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a120  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [32];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a121  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [33];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a122  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [34];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a123  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [35];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a124  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [36];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a125  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [37];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a126  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [38];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a127  = \MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [39];

assign \MEM9|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a129  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [1];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a130  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [2];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a131  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [3];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a132  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [4];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a133  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [5];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a134  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [6];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a135  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [7];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a136  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [8];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a137  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [9];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a138  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [10];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a139  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [11];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a140  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [12];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a141  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [13];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a142  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [14];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a143  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [15];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a144  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [16];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a145  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [17];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a146  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [18];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a147  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [19];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a148  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [20];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a149  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [21];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a150  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [22];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a151  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [23];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a152  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [24];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a153  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [25];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a154  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [26];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a155  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [27];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a156  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [28];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a157  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [29];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a158  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [30];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a159  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [31];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a160  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [32];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a161  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [33];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a162  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [34];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a163  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [35];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a164  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [36];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a165  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [37];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a166  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [38];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a167  = \MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [39];

assign \MEM10|mem_rtl_0|auto_generated|ram_block1a0  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [0];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a4  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [1];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a8  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [2];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a12  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [3];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a16  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [4];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a20  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [5];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a24  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [6];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a28  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [7];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a32  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [8];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a36  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [9];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a40  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [10];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a44  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [11];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a48  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [12];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a52  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [13];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a56  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [14];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a60  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [15];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a168~portbdataout  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [16];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a169  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [17];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a170  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [18];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a171  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [19];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a172  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [20];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a173  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [21];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a174  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [22];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a175  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [23];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a176  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [24];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a177  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [25];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a178  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [26];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a179  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [27];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a180  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [28];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a181  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [29];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a182  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [30];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a183  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [31];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a184  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [32];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a185  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [33];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a186  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [34];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a187  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [35];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a188  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [36];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a189  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [37];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a190  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [38];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a191  = \MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus [39];

assign \MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a2  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a3  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a5  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a6  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a9  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a10  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a11  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a13  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a14  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [9];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a17  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [10];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a18  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [11];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a19  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [12];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a21  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [13];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a22  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [14];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a25  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [15];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a26  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [16];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a27  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [17];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a29  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [18];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a30  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [19];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a33  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [20];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a34  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [21];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a35  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [22];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a37  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [23];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a38  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [24];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a41  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [25];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a42  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [26];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a43  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [27];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a45  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [28];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a46  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [29];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a49  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [30];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a50  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [31];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a51  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [32];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a53  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [33];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a54  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [34];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a57  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [35];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a58  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [36];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a59  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [37];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a61  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [38];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a62  = \MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [39];

assign \MEM10|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a15  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a23  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [2];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a31  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [3];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a39  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [4];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a47  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [5];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a55  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [6];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a63  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [7];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a64  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [8];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a65  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [9];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a66  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [10];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a67  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [11];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a68  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [12];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a69  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [13];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a70  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [14];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a71  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [15];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a80  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [16];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a81  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [17];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a82  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [18];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a83  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [19];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a84  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [20];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a85  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [21];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a86  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [22];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a87  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [23];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a96  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [24];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a97  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [25];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a98  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [26];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a99  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [27];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a100  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [28];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a101  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [29];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a102  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [30];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a103  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [31];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a112  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [32];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a113  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [33];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a114  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [34];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a115  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [35];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a116  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [36];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a117  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [37];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a118  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [38];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a119  = \MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [39];

assign \MEM10|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a73  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a74  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [2];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a75  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [3];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a76  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [4];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a77  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [5];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a78  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [6];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a79  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [7];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a88  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [8];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a89  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [9];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a90  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [10];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a91  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [11];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a92  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [12];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a93  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [13];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a94  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [14];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a95  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [15];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a104  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [16];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a105  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [17];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a106  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [18];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a107  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [19];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a108  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [20];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a109  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [21];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a110  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [22];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a111  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [23];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a120  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [24];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a121  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [25];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a122  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [26];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a123  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [27];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a124  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [28];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a125  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [29];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a126  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [30];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a127  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [31];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a128  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [32];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a130  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [33];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a132  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [34];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a134  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [35];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a136  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [36];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a138  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [37];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a140  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [38];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a142  = \MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [39];

assign \MEM10|mem_rtl_0|auto_generated|ram_block1a129~portbdataout  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a131  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [1];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a133  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [2];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a135  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [3];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a137  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [4];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a139  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [5];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a141  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [6];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a143  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [7];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a144  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [8];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a145  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [9];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a146  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [10];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a147  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [11];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a148  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [12];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a149  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [13];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a150  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [14];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a151  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [15];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a152  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [16];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a153  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [17];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a154  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [18];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a155  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [19];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a156  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [20];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a157  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [21];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a158  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [22];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a159  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [23];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a160  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [24];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a161  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [25];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a162  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [26];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a163  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [27];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a164  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [28];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a165  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [29];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a166  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [30];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a167  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [31];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a168  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [32];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a169  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [33];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a170  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [34];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a171  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [35];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a172  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [36];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a173  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [37];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a174  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [38];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a175  = \MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [39];

assign \MEM10|mem_rtl_0|auto_generated|ram_block1a176  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a177  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a178  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a179  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a180  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a181  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a182  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a183  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a184  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a185  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a186  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a187  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a188  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a189  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a190  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a191  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a2  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a4  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a6  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a8  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a12  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a16  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a18  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a20  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a22  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a24  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a28  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a32  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a34  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a36  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a38  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a40  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a44  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a48  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a50  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a52  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [36];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a54  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [37];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a56  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [38];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a60  = \MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [39];

assign \MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a3  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a5  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a7  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a9  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a10  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a11  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a13  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a14  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a15  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [9];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a17  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [10];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a19  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [11];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a21  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [12];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a23  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [13];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a25  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [14];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a26  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [15];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a27  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [16];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a29  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [17];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a30  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [18];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a31  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [19];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a33  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [20];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a35  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [21];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a37  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [22];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a39  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [23];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a41  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [24];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a42  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [25];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a43  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [26];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a45  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [27];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a46  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [28];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a47  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [29];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a49  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [30];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a51  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [31];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a53  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [32];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a55  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [33];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a57  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [34];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a58  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [35];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a59  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [36];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a61  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [37];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a62  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [38];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a63  = \MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [39];

assign \MEM3|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a65  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [1];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a66  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [2];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a67  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [3];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a68  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [4];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a69  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [5];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a70  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [6];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a71  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [7];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a72  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [8];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a73  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [9];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a74  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [10];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a75  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [11];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a80  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [12];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a81  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [13];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a82  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [14];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a83  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [15];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a84  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [16];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a85  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [17];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a86  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [18];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a87  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [19];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a88  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [20];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a89  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [21];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a90  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [22];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a91  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [23];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a96  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [24];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a97  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [25];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a98  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [26];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a99  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [27];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a100  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [28];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a101  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [29];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a102  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [30];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a103  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [31];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a112  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [32];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a113  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [33];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a114  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [34];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a115  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [35];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a116  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [36];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a117  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [37];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a118  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [38];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a119  = \MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [39];

assign \MEM3|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a77  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [1];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a78  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [2];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a79  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [3];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a92  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [4];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a93  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [5];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a94  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [6];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a95  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [7];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a104  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [8];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a105  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [9];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a106  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [10];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a107  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [11];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a108  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [12];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a109  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [13];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a110  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [14];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a111  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [15];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a120  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [16];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a121  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [17];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a122  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [18];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a123  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [19];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a124  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [20];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a125  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [21];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a126  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [22];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a127  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [23];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a128  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [24];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a129  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [25];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a130  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [26];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a131  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [27];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a132  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [28];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a133  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [29];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a134  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [30];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a135  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [31];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a136  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [32];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a137  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [33];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a138  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [34];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a139  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [35];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a140  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [36];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a141  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [37];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a142  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [38];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a143  = \MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [39];

assign \MEM3|mem_rtl_0|auto_generated|ram_block1a144~portbdataout  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a145  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [1];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a146  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [2];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a147  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [3];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a148  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [4];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a149  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [5];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a150  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [6];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a151  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [7];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a152  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [8];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a153  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [9];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a154  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [10];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a155  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [11];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a156  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [12];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a157  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [13];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a158  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [14];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a159  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [15];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a160  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [16];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a161  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [17];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a162  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [18];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a163  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [19];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a164  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [20];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a165  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [21];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a166  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [22];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a167  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [23];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a168  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [24];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a169  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [25];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a170  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [26];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a171  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [27];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a172  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [28];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a173  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [29];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a174  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [30];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a175  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [31];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a176  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [32];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a177  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [33];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a180  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [34];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a181  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [35];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a184  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [36];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a185  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [37];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a188  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [38];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a189  = \MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [39];

assign \MEM14|mem_rtl_0|auto_generated|ram_block1a0  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [0];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a1  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [1];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a4  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [2];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a5  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [3];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a8  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [4];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a9  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [5];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a12  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [6];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a13  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [7];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a16  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [8];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a17  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [9];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a20  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [10];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a21  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [11];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a24  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [12];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a25  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [13];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a28  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [14];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a29  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [15];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a32  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [16];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a33  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [17];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a36  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [18];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a37  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [19];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a40  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [20];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a41  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [21];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a44  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [22];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a45  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [23];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a48  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [24];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a49  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [25];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a52  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [26];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a53  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [27];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a56  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [28];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a57  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [29];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a60  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [30];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a61  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [31];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a178~portbdataout  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [32];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a179  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [33];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a182  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [34];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a183  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [35];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a186  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [36];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a187  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [37];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a190  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [38];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a191  = \MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus [39];

assign \MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a3  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a6  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a7  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a10  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [4];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a11  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [5];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a14  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [6];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a15  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [7];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a18  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [8];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a19  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [9];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a22  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [10];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a23  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [11];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a26  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [12];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a27  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [13];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a30  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [14];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a31  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [15];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a34  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [16];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a35  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [17];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a38  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [18];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a39  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [19];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a42  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [20];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a43  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [21];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a46  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [22];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a47  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [23];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a50  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [24];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a51  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [25];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a54  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [26];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a55  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [27];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a58  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [28];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a59  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [29];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a62  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [30];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a63  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [31];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a64  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [32];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a65  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [33];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a80  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [34];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a81  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [35];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a96  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [36];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a97  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [37];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a112  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [38];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a113  = \MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [39];

assign \MEM14|mem_rtl_0|auto_generated|ram_block1a66~portbdataout  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a67  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [1];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a68  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [2];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a69  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [3];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a72  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [4];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a73  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [5];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a74  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [6];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a75  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [7];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a76  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [8];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a77  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [9];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a82  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [10];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a83  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [11];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a84  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [12];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a85  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [13];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a88  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [14];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a89  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [15];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a90  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [16];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a91  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [17];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a92  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [18];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a93  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [19];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a98  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [20];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a99  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [21];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a100  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [22];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a101  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [23];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a104  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [24];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a105  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [25];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a106  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [26];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a107  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [27];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a108  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [28];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a109  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [29];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a114  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [30];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a115  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [31];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a116  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [32];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a117  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [33];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a120  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [34];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a121  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [35];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a122  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [36];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a123  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [37];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a124  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [38];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a125  = \MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus [39];

assign \MEM14|mem_rtl_0|auto_generated|ram_block1a70~portbdataout  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a71  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [1];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a78  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [2];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a79  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [3];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a86  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [4];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a87  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [5];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a94  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [6];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a95  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [7];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a102  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [8];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a103  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [9];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a110  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [10];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a111  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [11];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a118  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [12];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a119  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [13];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a126  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [14];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a127  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [15];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a128  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [16];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a129  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [17];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a130  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [18];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a131  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [19];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a132  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [20];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a133  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [21];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a134  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [22];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a135  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [23];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a136  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [24];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a137  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [25];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a138  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [26];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a139  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [27];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a140  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [28];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a141  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [29];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a142  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [30];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a143  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [31];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a144  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [32];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a145  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [33];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a146  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [34];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a147  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [35];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a148  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [36];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a149  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [37];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a150  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [38];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a151  = \MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus [39];

assign \MEM14|mem_rtl_0|auto_generated|ram_block1a152~portbdataout  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [0];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a153  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [1];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a154  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [2];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a155  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [3];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a156  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [4];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a157  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [5];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a158  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [6];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a159  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [7];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a160  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [8];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a161  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [9];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a162  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [10];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a163  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [11];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a164  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [12];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a165  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [13];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a166  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [14];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a167  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [15];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a168  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [16];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a169  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [17];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a170  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [18];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a171  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [19];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a172  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [20];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a173  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [21];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a174  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [22];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a175  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [23];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a176  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [24];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a177  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [25];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a178  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [26];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a179  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [27];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a180  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [28];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a181  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [29];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a182  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [30];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a183  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [31];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a184  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [32];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a185  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [33];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a186  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [34];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a187  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [35];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a188  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [36];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a189  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [37];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a190  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [38];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a191  = \MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus [39];

assign \MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a1  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a2  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a4  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a5  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a6  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a8  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a10  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a12  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a14  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a16  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a17  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a18  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a20  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a21  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a22  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a24  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a26  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a28  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a30  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a32  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a33  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a34  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a36  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a37  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a38  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a40  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a42  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a44  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a46  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a48  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a49  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a50  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a52  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a53  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a54  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a56  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [36];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a58  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [37];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a60  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [38];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a62  = \MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [39];

assign \MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a7  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [1];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a9  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [2];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a11  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [3];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a13  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [4];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a15  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [5];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a19  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [6];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a23  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [7];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a25  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [8];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a27  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [9];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a29  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [10];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a31  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [11];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a35  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [12];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a39  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [13];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a41  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [14];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a43  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [15];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a45  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [16];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a47  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [17];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a51  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [18];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a55  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [19];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a57  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [20];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a59  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [21];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a61  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [22];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a63  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [23];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a64  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [24];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a65  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [25];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a66  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [26];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a67  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [27];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a80  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [28];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a81  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [29];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a82  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [30];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a83  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [31];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a96  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [32];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a97  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [33];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a98  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [34];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a99  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [35];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a112  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [36];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a113  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [37];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a114  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [38];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a115  = \MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [39];

assign \MEM12|mem_rtl_0|auto_generated|ram_block1a68~portbdataout  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a69  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [1];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a70  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [2];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a71  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [3];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a72  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [4];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a73  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [5];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a74  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [6];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a75  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [7];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a76  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [8];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a78  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [9];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a84  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [10];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a85  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [11];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a86  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [12];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a87  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [13];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a88  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [14];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a89  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [15];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a90  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [16];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a91  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [17];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a92  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [18];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a94  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [19];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a100  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [20];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a101  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [21];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a102  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [22];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a103  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [23];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a104  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [24];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a105  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [25];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a106  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [26];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a107  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [27];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a108  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [28];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a110  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [29];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a116  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [30];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a117  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [31];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a118  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [32];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a119  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [33];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a120  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [34];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a121  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [35];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a122  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [36];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a123  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [37];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a124  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [38];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a126  = \MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [39];

assign \MEM12|mem_rtl_0|auto_generated|ram_block1a77~portbdataout  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [0];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a79  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [1];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a93  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [2];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a95  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [3];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a109  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [4];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a111  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [5];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a125  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [6];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a127  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [7];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a128  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [8];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a129  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [9];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a130  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [10];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a131  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [11];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a132  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [12];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a133  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [13];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a134  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [14];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a135  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [15];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a136  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [16];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a137  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [17];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a138  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [18];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a139  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [19];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a140  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [20];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a141  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [21];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a142  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [22];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a143  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [23];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a144  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [24];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a145  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [25];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a146  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [26];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a147  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [27];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a148  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [28];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a149  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [29];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a150  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [30];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a151  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [31];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a152  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [32];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a153  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [33];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a154  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [34];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a155  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [35];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a156  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [36];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a157  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [37];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a158  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [38];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a159  = \MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus [39];

assign \MEM12|mem_rtl_0|auto_generated|ram_block1a160  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a161  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a162  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a163  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a164  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a165  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a166  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a167  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a168  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a169  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a170  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a171  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a172  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a173  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a174  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a175  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a176  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a177  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a178  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a179  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a180  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a181  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a182  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a183  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a184  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a185  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a186  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a187  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a188  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a189  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a190  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a191  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a4  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a16  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a20  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a32  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [36];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a36  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [37];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a48  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [38];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a52  = \MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [39];

assign \MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a2  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a5  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a6  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a8  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a9  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a10  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a12  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a13  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a14  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [9];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a17  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [10];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a18  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [11];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a21  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [12];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a22  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [13];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a24  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [14];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a25  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [15];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a26  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [16];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a28  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [17];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a29  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [18];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a30  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [19];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a33  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [20];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a34  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [21];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a37  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [22];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a38  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [23];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a40  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [24];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a41  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [25];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a42  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [26];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a44  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [27];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a45  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [28];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a46  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [29];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a49  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [30];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a50  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [31];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a53  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [32];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a54  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [33];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a56  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [34];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a57  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [35];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a58  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [36];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a60  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [37];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a61  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [38];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a62  = \MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [39];

assign \MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a7  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [1];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a11  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [2];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a15  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [3];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a19  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [4];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a23  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [5];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a27  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [6];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a31  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [7];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a35  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [8];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a39  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [9];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a43  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [10];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a47  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [11];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a51  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [12];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a55  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [13];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a59  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [14];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a63  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [15];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a64  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [16];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a65  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [17];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a66  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [18];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a67  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [19];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a68  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [20];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a69  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [21];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a70  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [22];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a71  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [23];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a80  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [24];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a81  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [25];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a82  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [26];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a83  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [27];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a84  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [28];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a85  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [29];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a86  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [30];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a87  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [31];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a96  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [32];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a97  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [33];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a98  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [34];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a99  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [35];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a112  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [36];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a113  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [37];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a114  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [38];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a115  = \MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [39];

assign \MEM6|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a73  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a74  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [2];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a75  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [3];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a76  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [4];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a77  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [5];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a78  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [6];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a79  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [7];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a88  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [8];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a89  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [9];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a90  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [10];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a91  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [11];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a92  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [12];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a93  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [13];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a94  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [14];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a95  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [15];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a100  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [16];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a101  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [17];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a102  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [18];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a103  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [19];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a104  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [20];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a105  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [21];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a106  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [22];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a107  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [23];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a108  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [24];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a109  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [25];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a110  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [26];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a111  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [27];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a116  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [28];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a117  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [29];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a118  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [30];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a119  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [31];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a120  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [32];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a121  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [33];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a122  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [34];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a123  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [35];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a124  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [36];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a125  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [37];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a126  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [38];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a127  = \MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [39];

assign \MEM6|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [0];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a129  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [1];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a130  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [2];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a131  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [3];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a132  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [4];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a133  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [5];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a134  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [6];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a135  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [7];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a136  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [8];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a137  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [9];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a138  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [10];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a139  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [11];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a140  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [12];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a141  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [13];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a142  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [14];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a143  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [15];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a144  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [16];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a145  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [17];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a146  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [18];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a147  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [19];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a148  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [20];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a149  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [21];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a150  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [22];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a151  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [23];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a152  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [24];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a153  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [25];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a154  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [26];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a155  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [27];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a156  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [28];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a157  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [29];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a158  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [30];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a159  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [31];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a160  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [32];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a161  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [33];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a162  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [34];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a163  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [35];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a164  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [36];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a165  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [37];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a166  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [38];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a167  = \MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus [39];

assign \MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a4  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a8  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a12  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a16  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a20  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a24  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a28  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a32  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a36  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a40  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a44  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a48  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a52  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a56  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a60  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a168  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a169  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a170  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a171  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a172  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a173  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a174  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a175  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a176  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a177  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a178  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a179  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a180  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a181  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a182  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a183  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a184  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a185  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a186  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a187  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a188  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [36];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a189  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [37];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a190  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [38];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a191  = \MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [39];

assign \MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a2  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a3  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a5  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a6  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a9  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a10  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a11  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a13  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a14  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [9];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a17  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [10];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a18  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [11];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a19  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [12];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a21  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [13];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a22  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [14];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a25  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [15];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a26  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [16];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a27  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [17];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a29  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [18];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a30  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [19];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a33  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [20];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a34  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [21];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a35  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [22];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a37  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [23];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a38  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [24];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a41  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [25];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a42  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [26];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a43  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [27];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a45  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [28];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a46  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [29];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a49  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [30];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a50  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [31];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a51  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [32];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a53  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [33];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a54  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [34];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a57  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [35];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a58  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [36];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a59  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [37];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a61  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [38];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a62  = \MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [39];

assign \MEM4|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a15  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a23  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [2];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a31  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [3];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a39  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [4];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a47  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [5];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a55  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [6];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a63  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [7];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a64  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [8];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a65  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [9];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a66  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [10];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a67  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [11];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a68  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [12];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a69  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [13];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a70  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [14];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a71  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [15];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a80  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [16];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a81  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [17];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a82  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [18];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a83  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [19];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a84  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [20];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a85  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [21];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a86  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [22];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a87  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [23];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a96  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [24];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a97  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [25];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a98  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [26];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a99  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [27];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a100  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [28];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a101  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [29];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a102  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [30];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a103  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [31];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a112  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [32];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a113  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [33];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a114  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [34];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a115  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [35];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a116  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [36];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a117  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [37];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a118  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [38];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a119  = \MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [39];

assign \MEM4|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [0];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a73  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [1];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a74  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [2];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a75  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [3];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a76  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [4];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a77  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [5];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a78  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [6];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a79  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [7];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a88  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [8];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a89  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [9];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a90  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [10];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a91  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [11];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a92  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [12];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a93  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [13];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a94  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [14];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a95  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [15];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a104  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [16];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a105  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [17];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a106  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [18];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a107  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [19];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a108  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [20];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a109  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [21];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a110  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [22];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a111  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [23];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a120  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [24];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a121  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [25];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a122  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [26];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a123  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [27];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a124  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [28];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a125  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [29];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a126  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [30];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a127  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [31];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a128  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [32];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a130  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [33];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a132  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [34];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a134  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [35];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a136  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [36];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a138  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [37];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a140  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [38];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a142  = \MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus [39];

assign \MEM4|mem_rtl_0|auto_generated|ram_block1a129~portbdataout  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [0];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a131  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [1];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a133  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [2];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a135  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [3];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a137  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [4];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a139  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [5];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a141  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [6];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a143  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [7];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a144  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [8];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a145  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [9];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a146  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [10];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a147  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [11];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a148  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [12];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a149  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [13];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a150  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [14];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a151  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [15];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a152  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [16];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a153  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [17];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a154  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [18];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a155  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [19];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a156  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [20];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a157  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [21];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a158  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [22];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a159  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [23];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a160  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [24];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a161  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [25];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a162  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [26];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a163  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [27];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a164  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [28];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a165  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [29];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a166  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [30];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a167  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [31];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a168  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [32];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a169  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [33];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a170  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [34];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a171  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [35];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a172  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [36];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a173  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [37];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a174  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [38];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a175  = \MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus [39];

assign \MEM11|mem_rtl_0|auto_generated|ram_block1a0  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [0];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a2  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [1];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a4  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [2];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a6  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [3];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a8  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [4];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a12  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [5];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a16  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [6];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a18  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [7];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a20  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [8];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a22  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [9];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a24  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [10];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a28  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [11];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a32  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [12];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a34  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [13];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a36  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [14];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a38  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [15];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a40  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [16];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a44  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [17];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a48  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [18];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a50  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [19];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a52  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [20];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a54  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [21];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a56  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [22];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a60  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [23];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a176~portbdataout  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [24];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a177  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [25];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a178  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [26];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a179  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [27];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a180  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [28];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a181  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [29];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a182  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [30];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a183  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [31];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a184  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [32];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a185  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [33];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a186  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [34];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a187  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [35];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a188  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [36];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a189  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [37];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a190  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [38];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a191  = \MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus [39];

assign \MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a3  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a5  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a7  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a9  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a10  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a11  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a13  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a14  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a15  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [9];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a17  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [10];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a19  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [11];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a21  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [12];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a23  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [13];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a25  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [14];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a26  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [15];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a27  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [16];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a29  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [17];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a30  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [18];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a31  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [19];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a33  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [20];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a35  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [21];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a37  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [22];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a39  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [23];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a41  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [24];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a42  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [25];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a43  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [26];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a45  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [27];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a46  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [28];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a47  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [29];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a49  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [30];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a51  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [31];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a53  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [32];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a55  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [33];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a57  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [34];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a58  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [35];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a59  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [36];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a61  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [37];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a62  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [38];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a63  = \MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [39];

assign \MEM11|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a65  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [1];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a66  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [2];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a67  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [3];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a68  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [4];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a69  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [5];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a70  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [6];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a71  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [7];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a72  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [8];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a73  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [9];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a74  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [10];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a75  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [11];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a80  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [12];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a81  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [13];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a82  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [14];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a83  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [15];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a84  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [16];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a85  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [17];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a86  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [18];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a87  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [19];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a88  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [20];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a89  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [21];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a90  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [22];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a91  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [23];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a96  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [24];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a97  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [25];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a98  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [26];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a99  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [27];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a104  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [28];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a105  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [29];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a106  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [30];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a107  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [31];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a112  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [32];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a113  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [33];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a114  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [34];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a115  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [35];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a120  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [36];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a121  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [37];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a122  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [38];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a123  = \MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus [39];

assign \MEM11|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a77  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [1];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a78  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [2];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a79  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [3];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a92  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [4];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a93  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [5];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a94  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [6];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a95  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [7];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a100  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [8];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a101  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [9];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a102  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [10];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a103  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [11];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a108  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [12];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a109  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [13];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a110  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [14];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a111  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [15];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a116  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [16];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a117  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [17];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a118  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [18];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a119  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [19];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a124  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [20];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a125  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [21];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a126  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [22];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a127  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [23];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a128  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [24];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a129  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [25];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a130  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [26];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a131  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [27];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a132  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [28];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a133  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [29];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a134  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [30];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a135  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [31];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a136  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [32];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a137  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [33];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a138  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [34];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a139  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [35];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a140  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [36];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a141  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [37];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a142  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [38];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a143  = \MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [39];

assign \MEM11|mem_rtl_0|auto_generated|ram_block1a144~portbdataout  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [0];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a145  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [1];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a146  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [2];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a147  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [3];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a148  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [4];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a149  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [5];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a150  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [6];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a151  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [7];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a152  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [8];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a153  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [9];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a154  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [10];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a155  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [11];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a156  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [12];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a157  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [13];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a158  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [14];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a159  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [15];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a160  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [16];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a161  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [17];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a162  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [18];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a163  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [19];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a164  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [20];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a165  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [21];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a166  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [22];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a167  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [23];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a168  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [24];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a169  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [25];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a170  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [26];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a171  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [27];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a172  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [28];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a173  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [29];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a174  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [30];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a175  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [31];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a176  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [32];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a178  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [33];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a180  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [34];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a182  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [35];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a184  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [36];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a186  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [37];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a188  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [38];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a190  = \MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus [39];

assign \MEM11|mem_rtl_0|auto_generated|ram_block1a177  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a179  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a181  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a183  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a185  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a187  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a189  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a191  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a2  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a4  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a6  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a8  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a10  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a12  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a14  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a16  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a18  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a20  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a22  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a24  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a26  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a28  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a30  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a32  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a34  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a36  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a38  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a40  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a42  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a44  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a46  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a48  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a50  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a52  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a54  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a56  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [36];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a58  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [37];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a60  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [38];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a62  = \MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [39];

assign \MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a3  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a5  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a7  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a9  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [4];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a11  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [5];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a13  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [6];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a15  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [7];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a17  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [8];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a19  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [9];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a21  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [10];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a23  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [11];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a25  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [12];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a27  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [13];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a29  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [14];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a31  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [15];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a33  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [16];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a35  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [17];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a37  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [18];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a39  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [19];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a41  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [20];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a43  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [21];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a45  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [22];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a47  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [23];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a49  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [24];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a51  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [25];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a53  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [26];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a55  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [27];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a57  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [28];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a59  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [29];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a61  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [30];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a63  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [31];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a64  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [32];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a65  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [33];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a66  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [34];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a67  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [35];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a80  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [36];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a81  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [37];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a82  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [38];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a83  = \MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [39];

assign \MEM7|mem_rtl_0|auto_generated|ram_block1a68~portbdataout  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a69  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [1];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a70  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [2];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a71  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [3];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a72  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [4];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a73  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [5];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a74  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [6];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a75  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [7];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a84  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [8];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a85  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [9];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a86  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [10];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a87  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [11];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a88  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [12];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a89  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [13];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a90  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [14];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a91  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [15];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a96  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [16];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a97  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [17];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a98  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [18];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a99  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [19];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a100  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [20];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a101  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [21];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a102  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [22];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a103  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [23];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a104  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [24];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a105  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [25];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a106  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [26];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a107  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [27];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a112  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [28];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a113  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [29];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a114  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [30];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a115  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [31];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a116  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [32];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a117  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [33];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a118  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [34];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a119  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [35];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a120  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [36];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a121  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [37];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a122  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [38];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a123  = \MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus [39];

assign \MEM7|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [0];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a77  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [1];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a78  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [2];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a79  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [3];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a92  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [4];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a93  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [5];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a94  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [6];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a95  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [7];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a108  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [8];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a109  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [9];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a110  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [10];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a111  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [11];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a124  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [12];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a125  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [13];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a126  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [14];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a127  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [15];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a128  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [16];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a129  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [17];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a130  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [18];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a131  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [19];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a132  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [20];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a133  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [21];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a134  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [22];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a135  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [23];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a136  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [24];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a137  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [25];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a138  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [26];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a139  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [27];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a140  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [28];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a141  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [29];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a142  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [30];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a143  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [31];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a144  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [32];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a146  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [33];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a148  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [34];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a150  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [35];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a152  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [36];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a154  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [37];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a156  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [38];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a158  = \MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus [39];

assign \MEM7|mem_rtl_0|auto_generated|ram_block1a145~portbdataout  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [0];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a147  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [1];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a149  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [2];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a151  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [3];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a153  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [4];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a155  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [5];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a157  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [6];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a159  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [7];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a160  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [8];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a161  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [9];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a162  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [10];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a163  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [11];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a164  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [12];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a165  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [13];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a166  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [14];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a167  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [15];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a168  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [16];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a169  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [17];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a170  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [18];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a171  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [19];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a172  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [20];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a173  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [21];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a174  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [22];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a175  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [23];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a176  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [24];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a177  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [25];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a178  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [26];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a179  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [27];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a180  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [28];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a181  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [29];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a182  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [30];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a183  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [31];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a184  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [32];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a185  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [33];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a186  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [34];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a187  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [35];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a188  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [36];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a189  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [37];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a190  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [38];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a191  = \MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus [39];

assign \MEM10|mem_rtl_0|auto_generated|ram_block1a196  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [0];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a197  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [1];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a198  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [2];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a199  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [3];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a196  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [4];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a197  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [5];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a198  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [6];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a199  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [7];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a196  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [8];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a197  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [9];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a198  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [10];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a199  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [11];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a196  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [12];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a197  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [13];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a198  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [14];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a199  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [15];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a196~portbdataout  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [16];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a197  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [17];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a198  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [18];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a199  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [19];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a196  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [20];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a197  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [21];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a198  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [22];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a199  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [23];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a196  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [24];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a197  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [25];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a198  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [26];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a199  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [27];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a196  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [28];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a197  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [29];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a198  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [30];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a199  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [31];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a196  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [32];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a197  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [33];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a198  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [34];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a199  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [35];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a196  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [36];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a197  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [37];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a198  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [38];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a199  = \MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus [39];

assign \MEM11|mem_rtl_0|auto_generated|ram_block1a196  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a197  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [1];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a198  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [2];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a199  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [3];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a196  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [4];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a197  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [5];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a198  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [6];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a199  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [7];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a192  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [8];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a193  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [9];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a194  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [10];
assign \MEM13|mem_rtl_0|auto_generated|ram_block1a195  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [11];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a192~portbdataout  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [12];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a193  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [13];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a194  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [14];
assign \MEM1|mem_rtl_0|auto_generated|ram_block1a195  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [15];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a192  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [16];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a193  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [17];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a194  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [18];
assign \MEM2|mem_rtl_0|auto_generated|ram_block1a195  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [19];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a196  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [20];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a197  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [21];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a198  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [22];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a199  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [23];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a192  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [24];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a193  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [25];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a194  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [26];
assign \MEM5|mem_rtl_0|auto_generated|ram_block1a195  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [27];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a196  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [28];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a197  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [29];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a198  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [30];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a199  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [31];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a196  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [32];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a197  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [33];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a198  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [34];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a199  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [35];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a192  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [36];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a193  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [37];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a194  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [38];
assign \MEM8|mem_rtl_0|auto_generated|ram_block1a195  = \MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [39];

assign \MEM10|mem_rtl_0|auto_generated|ram_block1a192  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [0];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a193  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [1];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a194  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [2];
assign \MEM10|mem_rtl_0|auto_generated|ram_block1a195  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [3];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a192  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [4];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a193  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [5];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a194  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [6];
assign \MEM11|mem_rtl_0|auto_generated|ram_block1a195  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [7];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a192  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [8];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a193  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [9];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a194  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [10];
assign \MEM12|mem_rtl_0|auto_generated|ram_block1a195  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [11];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a192  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [12];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a193  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [13];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a194  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [14];
assign \MEM14|mem_rtl_0|auto_generated|ram_block1a195  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [15];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a192  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [16];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a193  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [17];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a194  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [18];
assign \MEM15|mem_rtl_0|auto_generated|ram_block1a195  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [19];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a192~portbdataout  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [20];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a193  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [21];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a194  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [22];
assign \MEM3|mem_rtl_0|auto_generated|ram_block1a195  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [23];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a192  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [24];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a193  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [25];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a194  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [26];
assign \MEM4|mem_rtl_0|auto_generated|ram_block1a195  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [27];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a192  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [28];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a193  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [29];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a194  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [30];
assign \MEM6|mem_rtl_0|auto_generated|ram_block1a195  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [31];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a192  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [32];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a193  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [33];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a194  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [34];
assign \MEM7|mem_rtl_0|auto_generated|ram_block1a195  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [35];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a192  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [36];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a193  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [37];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a194  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [38];
assign \MEM9|mem_rtl_0|auto_generated|ram_block1a195  = \MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus [39];

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \data_out_after_sel~output (
	.i(\data_out_after_sel~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_out_after_sel),
	.obar());
// synopsys translate_off
defparam \data_out_after_sel~output .bus_hold = "false";
defparam \data_out_after_sel~output .open_drain_output = "false";
defparam \data_out_after_sel~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N18
cyclonev_io_ibuf \mem_block_sel[2]~input (
	.i(mem_block_sel[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_block_sel[2]~input_o ));
// synopsys translate_off
defparam \mem_block_sel[2]~input .bus_hold = "false";
defparam \mem_block_sel[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y81_N18
cyclonev_io_ibuf \mem_block_sel[3]~input (
	.i(mem_block_sel[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_block_sel[3]~input_o ));
// synopsys translate_off
defparam \mem_block_sel[3]~input .bus_hold = "false";
defparam \mem_block_sel[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N1
cyclonev_io_ibuf \data_out_sel[7]~input (
	.i(data_out_sel[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_out_sel[7]~input_o ));
// synopsys translate_off
defparam \data_out_sel[7]~input .bus_hold = "false";
defparam \data_out_sel[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \we~input (
	.i(we),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\we~input_o ));
// synopsys translate_off
defparam \we~input .bus_hold = "false";
defparam \we~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \data_in[3]~input (
	.i(data_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[3]~input_o ));
// synopsys translate_off
defparam \data_in[3]~input .bus_hold = "false";
defparam \data_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \x[0]~input (
	.i(x[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[0]~input_o ));
// synopsys translate_off
defparam \x[0]~input .bus_hold = "false";
defparam \x[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \x[1]~input (
	.i(x[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[1]~input_o ));
// synopsys translate_off
defparam \x[1]~input .bus_hold = "false";
defparam \x[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \x[2]~input (
	.i(x[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[2]~input_o ));
// synopsys translate_off
defparam \x[2]~input .bus_hold = "false";
defparam \x[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \x[3]~input (
	.i(x[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[3]~input_o ));
// synopsys translate_off
defparam \x[3]~input .bus_hold = "false";
defparam \x[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \x[4]~input (
	.i(x[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[4]~input_o ));
// synopsys translate_off
defparam \x[4]~input .bus_hold = "false";
defparam \x[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \x[5]~input (
	.i(x[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[5]~input_o ));
// synopsys translate_off
defparam \x[5]~input .bus_hold = "false";
defparam \x[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \x[6]~input (
	.i(x[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[6]~input_o ));
// synopsys translate_off
defparam \x[6]~input .bus_hold = "false";
defparam \x[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \x[7]~input (
	.i(x[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[7]~input_o ));
// synopsys translate_off
defparam \x[7]~input .bus_hold = "false";
defparam \x[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \y[0]~input (
	.i(y[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\y[0]~input_o ));
// synopsys translate_off
defparam \y[0]~input .bus_hold = "false";
defparam \y[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \y[1]~input (
	.i(y[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\y[1]~input_o ));
// synopsys translate_off
defparam \y[1]~input .bus_hold = "false";
defparam \y[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \y[2]~input (
	.i(y[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\y[2]~input_o ));
// synopsys translate_off
defparam \y[2]~input .bus_hold = "false";
defparam \y[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \y[3]~input (
	.i(y[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\y[3]~input_o ));
// synopsys translate_off
defparam \y[3]~input .bus_hold = "false";
defparam \y[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \y[4]~input (
	.i(y[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\y[4]~input_o ));
// synopsys translate_off
defparam \y[4]~input .bus_hold = "false";
defparam \y[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \y[5]~input (
	.i(y[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\y[5]~input_o ));
// synopsys translate_off
defparam \y[5]~input .bus_hold = "false";
defparam \y[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \y[6]~input (
	.i(y[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\y[6]~input_o ));
// synopsys translate_off
defparam \y[6]~input .bus_hold = "false";
defparam \y[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \y[7]~input (
	.i(y[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\y[7]~input_o ));
// synopsys translate_off
defparam \y[7]~input .bus_hold = "false";
defparam \y[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \data_in[7]~input (
	.i(data_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[7]~input_o ));
// synopsys translate_off
defparam \data_in[7]~input .bus_hold = "false";
defparam \data_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y81_N92
cyclonev_io_ibuf \data_in[11]~input (
	.i(data_in[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[11]~input_o ));
// synopsys translate_off
defparam \data_in[11]~input .bus_hold = "false";
defparam \data_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N52
cyclonev_io_ibuf \data_in[15]~input (
	.i(data_in[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[15]~input_o ));
// synopsys translate_off
defparam \data_in[15]~input .bus_hold = "false";
defparam \data_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N41
cyclonev_io_ibuf \data_in[19]~input (
	.i(data_in[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[19]~input_o ));
// synopsys translate_off
defparam \data_in[19]~input .bus_hold = "false";
defparam \data_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \data_in[23]~input (
	.i(data_in[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[23]~input_o ));
// synopsys translate_off
defparam \data_in[23]~input .bus_hold = "false";
defparam \data_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N58
cyclonev_io_ibuf \data_in[27]~input (
	.i(data_in[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[27]~input_o ));
// synopsys translate_off
defparam \data_in[27]~input .bus_hold = "false";
defparam \data_in[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N35
cyclonev_io_ibuf \data_in[31]~input (
	.i(data_in[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[31]~input_o ));
// synopsys translate_off
defparam \data_in[31]~input .bus_hold = "false";
defparam \data_in[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \data_in[35]~input (
	.i(data_in[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[35]~input_o ));
// synopsys translate_off
defparam \data_in[35]~input .bus_hold = "false";
defparam \data_in[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \data_in[39]~input (
	.i(data_in[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[39]~input_o ));
// synopsys translate_off
defparam \data_in[39]~input .bus_hold = "false";
defparam \data_in[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N52
cyclonev_io_ibuf \data_in[43]~input (
	.i(data_in[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[43]~input_o ));
// synopsys translate_off
defparam \data_in[43]~input .bus_hold = "false";
defparam \data_in[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \data_in[47]~input (
	.i(data_in[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[47]~input_o ));
// synopsys translate_off
defparam \data_in[47]~input .bus_hold = "false";
defparam \data_in[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \data_in[51]~input (
	.i(data_in[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[51]~input_o ));
// synopsys translate_off
defparam \data_in[51]~input .bus_hold = "false";
defparam \data_in[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N18
cyclonev_io_ibuf \data_in[55]~input (
	.i(data_in[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[55]~input_o ));
// synopsys translate_off
defparam \data_in[55]~input .bus_hold = "false";
defparam \data_in[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N1
cyclonev_io_ibuf \data_in[59]~input (
	.i(data_in[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[59]~input_o ));
// synopsys translate_off
defparam \data_in[59]~input .bus_hold = "false";
defparam \data_in[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N35
cyclonev_io_ibuf \data_in[63]~input (
	.i(data_in[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[63]~input_o ));
// synopsys translate_off
defparam \data_in[63]~input .bus_hold = "false";
defparam \data_in[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N38
cyclonev_io_ibuf \data_in[64]~input (
	.i(data_in[64]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[64]~input_o ));
// synopsys translate_off
defparam \data_in[64]~input .bus_hold = "false";
defparam \data_in[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N21
cyclonev_io_ibuf \data_in[65]~input (
	.i(data_in[65]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[65]~input_o ));
// synopsys translate_off
defparam \data_in[65]~input .bus_hold = "false";
defparam \data_in[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N52
cyclonev_io_ibuf \data_in[66]~input (
	.i(data_in[66]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[66]~input_o ));
// synopsys translate_off
defparam \data_in[66]~input .bus_hold = "false";
defparam \data_in[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \data_in[67]~input (
	.i(data_in[67]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[67]~input_o ));
// synopsys translate_off
defparam \data_in[67]~input .bus_hold = "false";
defparam \data_in[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \data_in[68]~input (
	.i(data_in[68]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[68]~input_o ));
// synopsys translate_off
defparam \data_in[68]~input .bus_hold = "false";
defparam \data_in[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N38
cyclonev_io_ibuf \data_in[69]~input (
	.i(data_in[69]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[69]~input_o ));
// synopsys translate_off
defparam \data_in[69]~input .bus_hold = "false";
defparam \data_in[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \data_in[70]~input (
	.i(data_in[70]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[70]~input_o ));
// synopsys translate_off
defparam \data_in[70]~input .bus_hold = "false";
defparam \data_in[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N44
cyclonev_io_ibuf \data_in[71]~input (
	.i(data_in[71]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[71]~input_o ));
// synopsys translate_off
defparam \data_in[71]~input .bus_hold = "false";
defparam \data_in[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \data_in[80]~input (
	.i(data_in[80]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[80]~input_o ));
// synopsys translate_off
defparam \data_in[80]~input .bus_hold = "false";
defparam \data_in[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y81_N35
cyclonev_io_ibuf \data_in[81]~input (
	.i(data_in[81]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[81]~input_o ));
// synopsys translate_off
defparam \data_in[81]~input .bus_hold = "false";
defparam \data_in[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N95
cyclonev_io_ibuf \data_in[82]~input (
	.i(data_in[82]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[82]~input_o ));
// synopsys translate_off
defparam \data_in[82]~input .bus_hold = "false";
defparam \data_in[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \data_in[83]~input (
	.i(data_in[83]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[83]~input_o ));
// synopsys translate_off
defparam \data_in[83]~input .bus_hold = "false";
defparam \data_in[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \data_in[84]~input (
	.i(data_in[84]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[84]~input_o ));
// synopsys translate_off
defparam \data_in[84]~input .bus_hold = "false";
defparam \data_in[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \data_in[85]~input (
	.i(data_in[85]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[85]~input_o ));
// synopsys translate_off
defparam \data_in[85]~input .bus_hold = "false";
defparam \data_in[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \data_in[86]~input (
	.i(data_in[86]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[86]~input_o ));
// synopsys translate_off
defparam \data_in[86]~input .bus_hold = "false";
defparam \data_in[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N1
cyclonev_io_ibuf \data_in[87]~input (
	.i(data_in[87]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[87]~input_o ));
// synopsys translate_off
defparam \data_in[87]~input .bus_hold = "false";
defparam \data_in[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \data_in[96]~input (
	.i(data_in[96]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[96]~input_o ));
// synopsys translate_off
defparam \data_in[96]~input .bus_hold = "false";
defparam \data_in[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N55
cyclonev_io_ibuf \data_in[97]~input (
	.i(data_in[97]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[97]~input_o ));
// synopsys translate_off
defparam \data_in[97]~input .bus_hold = "false";
defparam \data_in[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \data_in[98]~input (
	.i(data_in[98]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[98]~input_o ));
// synopsys translate_off
defparam \data_in[98]~input .bus_hold = "false";
defparam \data_in[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \data_in[99]~input (
	.i(data_in[99]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[99]~input_o ));
// synopsys translate_off
defparam \data_in[99]~input .bus_hold = "false";
defparam \data_in[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N18
cyclonev_io_ibuf \data_in[112]~input (
	.i(data_in[112]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[112]~input_o ));
// synopsys translate_off
defparam \data_in[112]~input .bus_hold = "false";
defparam \data_in[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \data_in[113]~input (
	.i(data_in[113]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[113]~input_o ));
// synopsys translate_off
defparam \data_in[113]~input .bus_hold = "false";
defparam \data_in[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \data_in[114]~input (
	.i(data_in[114]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[114]~input_o ));
// synopsys translate_off
defparam \data_in[114]~input .bus_hold = "false";
defparam \data_in[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \data_in[115]~input (
	.i(data_in[115]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[115]~input_o ));
// synopsys translate_off
defparam \data_in[115]~input .bus_hold = "false";
defparam \data_in[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \MEM5|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[115]~input_o ,\data_in[114]~input_o ,\data_in[113]~input_o ,\data_in[112]~input_o ,\data_in[99]~input_o ,\data_in[98]~input_o ,\data_in[97]~input_o ,\data_in[96]~input_o ,\data_in[87]~input_o ,\data_in[86]~input_o ,\data_in[85]~input_o ,\data_in[84]~input_o ,
\data_in[83]~input_o ,\data_in[82]~input_o ,\data_in[81]~input_o ,\data_in[80]~input_o ,\data_in[71]~input_o ,\data_in[70]~input_o ,\data_in[69]~input_o ,\data_in[68]~input_o ,\data_in[67]~input_o ,\data_in[66]~input_o ,\data_in[65]~input_o ,\data_in[64]~input_o ,
\data_in[63]~input_o ,\data_in[59]~input_o ,\data_in[55]~input_o ,\data_in[51]~input_o ,\data_in[47]~input_o ,\data_in[43]~input_o ,\data_in[39]~input_o ,\data_in[35]~input_o ,\data_in[31]~input_o ,\data_in[27]~input_o ,\data_in[23]~input_o ,\data_in[19]~input_o ,
\data_in[15]~input_o ,\data_in[11]~input_o ,\data_in[7]~input_o ,\data_in[3]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM5|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 40;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 150;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 200;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 40;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 255;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 150;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 200;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \data_out_sel[1]~input (
	.i(data_out_sel[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_out_sel[1]~input_o ));
// synopsys translate_off
defparam \data_out_sel[1]~input .bus_hold = "false";
defparam \data_out_sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \data_out_sel[0]~input (
	.i(data_out_sel[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_out_sel[0]~input_o ));
// synopsys translate_off
defparam \data_out_sel[0]~input .bus_hold = "false";
defparam \data_out_sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N42
cyclonev_lcell_comb \Mux4~23 (
// Equation(s):
// \Mux4~23_combout  = ( \data_out_sel[0]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a97 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a99 ))) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[1]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a98 ) ) ) ) # ( \data_out_sel[0]~input_o 
//  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a97 )) # (\data_out_sel[1]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a99 ))) ) ) ) # ( !\data_out_sel[0]~input_o  & 
// ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a96  & ( (\data_out_sel[1]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a98 ) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a99 ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a98 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a96 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~23 .extended_lut = "off";
defparam \Mux4~23 .lut_mask = 64'h00334747CCFF4747;
defparam \Mux4~23 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \data_out_sel[4]~input (
	.i(data_out_sel[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_out_sel[4]~input_o ));
// synopsys translate_off
defparam \data_out_sel[4]~input .bus_hold = "false";
defparam \data_out_sel[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N51
cyclonev_lcell_comb \Mux4~24 (
// Equation(s):
// \Mux4~24_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a113  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a115  & ( ((!\data_out_sel[1]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a112 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a114 ))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a113  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a115  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a112 ))) # (\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a114 )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a113  
// & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a115  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a112 ))) # (\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a114 )))) # 
// (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a113  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a115  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a112 ))) # (\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a114 )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a114 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a112 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a113 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a115 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~24 .extended_lut = "off";
defparam \Mux4~24 .lut_mask = 64'h02A252F207A757F7;
defparam \Mux4~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \data_out_sel[5]~input (
	.i(data_out_sel[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_out_sel[5]~input_o ));
// synopsys translate_off
defparam \data_out_sel[5]~input .bus_hold = "false";
defparam \data_out_sel[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N6
cyclonev_lcell_comb \Mux4~22 (
// Equation(s):
// \Mux4~22_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a83  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a81  & ( ((!\data_out_sel[1]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a80 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a82 ))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a83  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a81  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a80 ))) # (\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a82 )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a83  & 
// ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a81  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a80 ))) # (\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a82 )))) # 
// (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a83  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a81  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a80 ))) # (\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a82 )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a82 ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a80 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a83 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a81 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~22 .extended_lut = "off";
defparam \Mux4~22 .lut_mask = 64'h0A220A775F225F77;
defparam \Mux4~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N30
cyclonev_lcell_comb \Mux4~21 (
// Equation(s):
// \Mux4~21_combout  = ( \data_out_sel[0]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a64  & ( (!\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a65 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a67 ))) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a64  & ( (!\data_out_sel[1]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a66 ) ) ) ) # ( \data_out_sel[0]~input_o 
//  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a64  & ( (!\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a65 )) # (\data_out_sel[1]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a67 ))) ) ) ) # ( !\data_out_sel[0]~input_o  & 
// ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a64  & ( (\MEM5|mem_rtl_0|auto_generated|ram_block1a66  & \data_out_sel[1]~input_o ) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a66 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a65 ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a64 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~21 .extended_lut = "off";
defparam \Mux4~21 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \Mux4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N24
cyclonev_lcell_comb \Mux4~25 (
// Equation(s):
// \Mux4~25_combout  = ( \Mux4~22_combout  & ( \Mux4~21_combout  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & (\Mux4~23_combout )) # (\data_out_sel[4]~input_o  & ((\Mux4~24_combout )))) ) ) ) # ( !\Mux4~22_combout  & ( \Mux4~21_combout  
// & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\Mux4~23_combout ))) # (\data_out_sel[4]~input_o  & (((\Mux4~24_combout  & \data_out_sel[5]~input_o )))) ) ) ) # ( \Mux4~22_combout  & ( !\Mux4~21_combout  & ( (!\data_out_sel[4]~input_o 
//  & (\Mux4~23_combout  & ((\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\Mux4~24_combout )))) ) ) ) # ( !\Mux4~22_combout  & ( !\Mux4~21_combout  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o 
//  & (\Mux4~23_combout )) # (\data_out_sel[4]~input_o  & ((\Mux4~24_combout ))))) ) ) )

	.dataa(!\Mux4~23_combout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\Mux4~24_combout ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\Mux4~22_combout ),
	.dataf(!\Mux4~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~25 .extended_lut = "off";
defparam \Mux4~25 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux4~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \data_out_sel[3]~input (
	.i(data_out_sel[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_out_sel[3]~input_o ));
// synopsys translate_off
defparam \data_out_sel[3]~input .bus_hold = "false";
defparam \data_out_sel[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N15
cyclonev_lcell_comb \Mux4~27 (
// Equation(s):
// \Mux4~27_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a86  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a85  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a84 ))) # 
// (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a87 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a86  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a85  & ( (!\data_out_sel[1]~input_o  & 
// (((\data_out_sel[0]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a84 ))) # (\data_out_sel[1]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a87  & \data_out_sel[0]~input_o )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a86  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a85  & ( (!\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a84  & ((!\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a87 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a86  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a85  & ( (!\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a84  & 
// ((!\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a87  & \data_out_sel[0]~input_o )))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a87 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a86 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a85 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~27 .extended_lut = "off";
defparam \Mux4~27 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux4~27 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \data_in[72]~input (
	.i(data_in[72]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[72]~input_o ));
// synopsys translate_off
defparam \data_in[72]~input .bus_hold = "false";
defparam \data_in[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \data_in[73]~input (
	.i(data_in[73]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[73]~input_o ));
// synopsys translate_off
defparam \data_in[73]~input .bus_hold = "false";
defparam \data_in[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \data_in[74]~input (
	.i(data_in[74]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[74]~input_o ));
// synopsys translate_off
defparam \data_in[74]~input .bus_hold = "false";
defparam \data_in[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N55
cyclonev_io_ibuf \data_in[75]~input (
	.i(data_in[75]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[75]~input_o ));
// synopsys translate_off
defparam \data_in[75]~input .bus_hold = "false";
defparam \data_in[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N4
cyclonev_io_ibuf \data_in[76]~input (
	.i(data_in[76]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[76]~input_o ));
// synopsys translate_off
defparam \data_in[76]~input .bus_hold = "false";
defparam \data_in[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \data_in[77]~input (
	.i(data_in[77]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[77]~input_o ));
// synopsys translate_off
defparam \data_in[77]~input .bus_hold = "false";
defparam \data_in[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N4
cyclonev_io_ibuf \data_in[78]~input (
	.i(data_in[78]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[78]~input_o ));
// synopsys translate_off
defparam \data_in[78]~input .bus_hold = "false";
defparam \data_in[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N52
cyclonev_io_ibuf \data_in[79]~input (
	.i(data_in[79]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[79]~input_o ));
// synopsys translate_off
defparam \data_in[79]~input .bus_hold = "false";
defparam \data_in[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N1
cyclonev_io_ibuf \data_in[88]~input (
	.i(data_in[88]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[88]~input_o ));
// synopsys translate_off
defparam \data_in[88]~input .bus_hold = "false";
defparam \data_in[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N35
cyclonev_io_ibuf \data_in[89]~input (
	.i(data_in[89]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[89]~input_o ));
// synopsys translate_off
defparam \data_in[89]~input .bus_hold = "false";
defparam \data_in[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N52
cyclonev_io_ibuf \data_in[90]~input (
	.i(data_in[90]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[90]~input_o ));
// synopsys translate_off
defparam \data_in[90]~input .bus_hold = "false";
defparam \data_in[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \data_in[91]~input (
	.i(data_in[91]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[91]~input_o ));
// synopsys translate_off
defparam \data_in[91]~input .bus_hold = "false";
defparam \data_in[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \data_in[92]~input (
	.i(data_in[92]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[92]~input_o ));
// synopsys translate_off
defparam \data_in[92]~input .bus_hold = "false";
defparam \data_in[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \data_in[93]~input (
	.i(data_in[93]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[93]~input_o ));
// synopsys translate_off
defparam \data_in[93]~input .bus_hold = "false";
defparam \data_in[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \data_in[94]~input (
	.i(data_in[94]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[94]~input_o ));
// synopsys translate_off
defparam \data_in[94]~input .bus_hold = "false";
defparam \data_in[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \data_in[95]~input (
	.i(data_in[95]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[95]~input_o ));
// synopsys translate_off
defparam \data_in[95]~input .bus_hold = "false";
defparam \data_in[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \data_in[100]~input (
	.i(data_in[100]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[100]~input_o ));
// synopsys translate_off
defparam \data_in[100]~input .bus_hold = "false";
defparam \data_in[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N92
cyclonev_io_ibuf \data_in[101]~input (
	.i(data_in[101]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[101]~input_o ));
// synopsys translate_off
defparam \data_in[101]~input .bus_hold = "false";
defparam \data_in[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \data_in[102]~input (
	.i(data_in[102]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[102]~input_o ));
// synopsys translate_off
defparam \data_in[102]~input .bus_hold = "false";
defparam \data_in[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N52
cyclonev_io_ibuf \data_in[103]~input (
	.i(data_in[103]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[103]~input_o ));
// synopsys translate_off
defparam \data_in[103]~input .bus_hold = "false";
defparam \data_in[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \data_in[104]~input (
	.i(data_in[104]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[104]~input_o ));
// synopsys translate_off
defparam \data_in[104]~input .bus_hold = "false";
defparam \data_in[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N61
cyclonev_io_ibuf \data_in[105]~input (
	.i(data_in[105]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[105]~input_o ));
// synopsys translate_off
defparam \data_in[105]~input .bus_hold = "false";
defparam \data_in[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N41
cyclonev_io_ibuf \data_in[106]~input (
	.i(data_in[106]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[106]~input_o ));
// synopsys translate_off
defparam \data_in[106]~input .bus_hold = "false";
defparam \data_in[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N18
cyclonev_io_ibuf \data_in[107]~input (
	.i(data_in[107]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[107]~input_o ));
// synopsys translate_off
defparam \data_in[107]~input .bus_hold = "false";
defparam \data_in[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N52
cyclonev_io_ibuf \data_in[108]~input (
	.i(data_in[108]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[108]~input_o ));
// synopsys translate_off
defparam \data_in[108]~input .bus_hold = "false";
defparam \data_in[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N18
cyclonev_io_ibuf \data_in[109]~input (
	.i(data_in[109]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[109]~input_o ));
// synopsys translate_off
defparam \data_in[109]~input .bus_hold = "false";
defparam \data_in[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \data_in[110]~input (
	.i(data_in[110]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[110]~input_o ));
// synopsys translate_off
defparam \data_in[110]~input .bus_hold = "false";
defparam \data_in[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \data_in[111]~input (
	.i(data_in[111]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[111]~input_o ));
// synopsys translate_off
defparam \data_in[111]~input .bus_hold = "false";
defparam \data_in[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N75
cyclonev_io_ibuf \data_in[116]~input (
	.i(data_in[116]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[116]~input_o ));
// synopsys translate_off
defparam \data_in[116]~input .bus_hold = "false";
defparam \data_in[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \data_in[117]~input (
	.i(data_in[117]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[117]~input_o ));
// synopsys translate_off
defparam \data_in[117]~input .bus_hold = "false";
defparam \data_in[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N78
cyclonev_io_ibuf \data_in[118]~input (
	.i(data_in[118]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[118]~input_o ));
// synopsys translate_off
defparam \data_in[118]~input .bus_hold = "false";
defparam \data_in[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N55
cyclonev_io_ibuf \data_in[119]~input (
	.i(data_in[119]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[119]~input_o ));
// synopsys translate_off
defparam \data_in[119]~input .bus_hold = "false";
defparam \data_in[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N1
cyclonev_io_ibuf \data_in[120]~input (
	.i(data_in[120]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[120]~input_o ));
// synopsys translate_off
defparam \data_in[120]~input .bus_hold = "false";
defparam \data_in[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N52
cyclonev_io_ibuf \data_in[121]~input (
	.i(data_in[121]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[121]~input_o ));
// synopsys translate_off
defparam \data_in[121]~input .bus_hold = "false";
defparam \data_in[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N52
cyclonev_io_ibuf \data_in[122]~input (
	.i(data_in[122]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[122]~input_o ));
// synopsys translate_off
defparam \data_in[122]~input .bus_hold = "false";
defparam \data_in[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \data_in[123]~input (
	.i(data_in[123]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[123]~input_o ));
// synopsys translate_off
defparam \data_in[123]~input .bus_hold = "false";
defparam \data_in[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \data_in[124]~input (
	.i(data_in[124]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[124]~input_o ));
// synopsys translate_off
defparam \data_in[124]~input .bus_hold = "false";
defparam \data_in[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N21
cyclonev_io_ibuf \data_in[125]~input (
	.i(data_in[125]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[125]~input_o ));
// synopsys translate_off
defparam \data_in[125]~input .bus_hold = "false";
defparam \data_in[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \data_in[126]~input (
	.i(data_in[126]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[126]~input_o ));
// synopsys translate_off
defparam \data_in[126]~input .bus_hold = "false";
defparam \data_in[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \data_in[127]~input (
	.i(data_in[127]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[127]~input_o ));
// synopsys translate_off
defparam \data_in[127]~input .bus_hold = "false";
defparam \data_in[127]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \MEM5|mem_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[127]~input_o ,\data_in[126]~input_o ,\data_in[125]~input_o ,\data_in[124]~input_o ,\data_in[123]~input_o ,\data_in[122]~input_o ,\data_in[121]~input_o ,\data_in[120]~input_o ,\data_in[119]~input_o ,\data_in[118]~input_o ,\data_in[117]~input_o ,
\data_in[116]~input_o ,\data_in[111]~input_o ,\data_in[110]~input_o ,\data_in[109]~input_o ,\data_in[108]~input_o ,\data_in[107]~input_o ,\data_in[106]~input_o ,\data_in[105]~input_o ,\data_in[104]~input_o ,\data_in[103]~input_o ,\data_in[102]~input_o ,
\data_in[101]~input_o ,\data_in[100]~input_o ,\data_in[95]~input_o ,\data_in[94]~input_o ,\data_in[93]~input_o ,\data_in[92]~input_o ,\data_in[91]~input_o ,\data_in[90]~input_o ,\data_in[89]~input_o ,\data_in[88]~input_o ,\data_in[79]~input_o ,\data_in[78]~input_o ,
\data_in[77]~input_o ,\data_in[76]~input_o ,\data_in[75]~input_o ,\data_in[74]~input_o ,\data_in[73]~input_o ,\data_in[72]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM5|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 8;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 40;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 72;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 255;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 150;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 200;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 8;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 40;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 72;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 255;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 150;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 200;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y12_N30
cyclonev_lcell_comb \Mux4~28 (
// Equation(s):
// \Mux4~28_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a103  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a101 ))) # 
// (\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a102 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a103  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[1]~input_o  & 
// (((!\data_out_sel[0]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a101 ))) # (\data_out_sel[1]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a102  & !\data_out_sel[0]~input_o )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a103  
// & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a101  & ((\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o ) # 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a102 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a103  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a101  & 
// ((\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a102  & !\data_out_sel[0]~input_o )))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a101 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a102 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a103 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a100 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~28 .extended_lut = "off";
defparam \Mux4~28 .lut_mask = 64'h03440377CF44CF77;
defparam \Mux4~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N51
cyclonev_lcell_comb \Mux4~29 (
// Equation(s):
// \Mux4~29_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a118  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a117 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a119 ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a118  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a117 )))) # (\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a119  & ((\data_out_sel[0]~input_o )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a118  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[1]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a117  & \data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a119 ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a118  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a116  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a117 ))) # (\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a119 )))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a119 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a117 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a118 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a116 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~29 .extended_lut = "off";
defparam \Mux4~29 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \Mux4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N6
cyclonev_lcell_comb \Mux4~26 (
// Equation(s):
// \Mux4~26_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a68  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a71  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a70 ))) # 
// (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a69 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a68  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a71  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a70  & ((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a69 )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a68  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a71  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a70 ))) # (\data_out_sel[0]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a69  & 
// !\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a68  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a71  & ( (!\data_out_sel[0]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a70  & ((\data_out_sel[1]~input_o )))) # 
// (\data_out_sel[0]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a69  & !\data_out_sel[1]~input_o )))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a70 ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a69 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a68 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a71 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~26 .extended_lut = "off";
defparam \Mux4~26 .lut_mask = 64'h0350F350035FF35F;
defparam \Mux4~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N57
cyclonev_lcell_comb \Mux4~30 (
// Equation(s):
// \Mux4~30_combout  = ( \data_out_sel[5]~input_o  & ( \Mux4~26_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux4~28_combout )) # (\data_out_sel[4]~input_o  & ((\Mux4~29_combout ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux4~26_combout  & ( 
// (!\data_out_sel[4]~input_o ) # (\Mux4~27_combout ) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux4~26_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux4~28_combout )) # (\data_out_sel[4]~input_o  & ((\Mux4~29_combout ))) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\Mux4~26_combout  & ( (\data_out_sel[4]~input_o  & \Mux4~27_combout ) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\Mux4~27_combout ),
	.datac(!\Mux4~28_combout ),
	.datad(!\Mux4~29_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux4~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~30 .extended_lut = "off";
defparam \Mux4~30 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \Mux4~30 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \data_out_sel[2]~input (
	.i(data_out_sel[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_out_sel[2]~input_o ));
// synopsys translate_off
defparam \data_out_sel[2]~input .bus_hold = "false";
defparam \data_out_sel[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N36
cyclonev_lcell_comb \Mux4~34 (
// Equation(s):
// \Mux4~34_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a122  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a121  & ( (!\data_out_sel[0]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a120 ) # (\data_out_sel[1]~input_o )))) # 
// (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a123 ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a122  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a121  & ( (!\data_out_sel[0]~input_o  
// & (((!\data_out_sel[1]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a120 )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a123 ))) ) ) ) # ( 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a122  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a121  & ( (!\data_out_sel[0]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a120 ) # (\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a123  & (\data_out_sel[1]~input_o ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a122  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a121  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o  & 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a120 )))) # (\data_out_sel[0]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a123  & (\data_out_sel[1]~input_o ))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a123 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a120 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a122 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a121 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~34 .extended_lut = "off";
defparam \Mux4~34 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N30
cyclonev_lcell_comb \Mux4~31 (
// Equation(s):
// \Mux4~31_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a75  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a74 ))) # 
// (\data_out_sel[0]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a73 ) # (\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a75  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( 
// (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a74 ))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a73 )))) ) ) ) # ( 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a75  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( (!\data_out_sel[0]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a74  & (\data_out_sel[1]~input_o ))) # (\data_out_sel[0]~input_o  & 
// (((\MEM5|mem_rtl_0|auto_generated|ram_block1a73 ) # (\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a75  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a74  & (\data_out_sel[1]~input_o ))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a73 )))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a74 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a73 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a75 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~31 .extended_lut = "off";
defparam \Mux4~31 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux4~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \Mux4~32 (
// Equation(s):
// \Mux4~32_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a88  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a91  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a89 ))) # 
// (\data_out_sel[1]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a90 ) # (\data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a88  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a91  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a89  & (\data_out_sel[0]~input_o ))) # (\data_out_sel[1]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a90 ) # (\data_out_sel[0]~input_o )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a88  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a91  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a89 ))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o  & 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a90 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a88  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a91  & ( (!\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a89  & 
// (\data_out_sel[0]~input_o ))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a90 )))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a89 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a90 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a88 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a91 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~32 .extended_lut = "off";
defparam \Mux4~32 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Mux4~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N33
cyclonev_lcell_comb \Mux4~33 (
// Equation(s):
// \Mux4~33_combout  = ( \data_out_sel[0]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[1]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a105 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a107 )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[1]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a106 ) ) ) ) # ( 
// \data_out_sel[0]~input_o  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[1]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a105 ))) # (\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a107 )) ) ) ) # ( 
// !\data_out_sel[0]~input_o  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a104  & ( (\MEM5|mem_rtl_0|auto_generated|ram_block1a106  & \data_out_sel[1]~input_o ) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a106 ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a107 ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a105 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a104 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~33 .extended_lut = "off";
defparam \Mux4~33 .lut_mask = 64'h00550F33FF550F33;
defparam \Mux4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N6
cyclonev_lcell_comb \Mux4~35 (
// Equation(s):
// \Mux4~35_combout  = ( \Mux4~32_combout  & ( \Mux4~33_combout  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o ) # (\Mux4~31_combout )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\Mux4~34_combout ))) ) ) ) # ( 
// !\Mux4~32_combout  & ( \Mux4~33_combout  & ( (!\data_out_sel[5]~input_o  & (((\Mux4~31_combout  & !\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\Mux4~34_combout ))) ) ) ) # ( \Mux4~32_combout  & ( 
// !\Mux4~33_combout  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o ) # (\Mux4~31_combout )))) # (\data_out_sel[5]~input_o  & (\Mux4~34_combout  & ((\data_out_sel[4]~input_o )))) ) ) ) # ( !\Mux4~32_combout  & ( !\Mux4~33_combout  & ( 
// (!\data_out_sel[5]~input_o  & (((\Mux4~31_combout  & !\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (\Mux4~34_combout  & ((\data_out_sel[4]~input_o )))) ) ) )

	.dataa(!\Mux4~34_combout ),
	.datab(!\Mux4~31_combout ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\Mux4~32_combout ),
	.dataf(!\Mux4~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~35 .extended_lut = "off";
defparam \Mux4~35 .lut_mask = 64'h300530F53F053FF5;
defparam \Mux4~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \Mux4~39 (
// Equation(s):
// \Mux4~39_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a95  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a111 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a127 ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a95  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a111 )))) # (\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a127  & (\data_out_sel[5]~input_o ))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a95  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a111 )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a127 ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a95  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a79  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a111 ))) # (\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a127 )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a127 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a111 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a95 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~39 .extended_lut = "off";
defparam \Mux4~39 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \Mux4~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N42
cyclonev_lcell_comb \Mux4~37 (
// Equation(s):
// \Mux4~37_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a94  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a110 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a126 ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a94  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a110 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a126 ))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a94  & ( !\data_out_sel[5]~input_o  & ( (\MEM5|mem_rtl_0|auto_generated|ram_block1a78 ) # (\data_out_sel[4]~input_o ) ) ) ) # ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a94  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a78 ) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a110 ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a126 ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a94 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~37 .extended_lut = "off";
defparam \Mux4~37 .lut_mask = 64'h00AA55FF27272727;
defparam \Mux4~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \Mux4~38 (
// Equation(s):
// \Mux4~38_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a77  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a93  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a109 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a125 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a77  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a93  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a109  & ((\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a125 )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a77  & 
// ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a93  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a109 ))) # (\data_out_sel[4]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a125  & 
// \data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a77  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a93  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a109 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a125 ))))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a109 ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a125 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a77 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a93 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~38 .extended_lut = "off";
defparam \Mux4~38 .lut_mask = 64'h0027AA275527FF27;
defparam \Mux4~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N6
cyclonev_lcell_comb \Mux4~36 (
// Equation(s):
// \Mux4~36_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a108  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a124  & ( ((!\data_out_sel[4]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a76 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a92 ))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a108  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a124  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o  & 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a76 )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a92 ))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a108  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a124  & ( (!\data_out_sel[4]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a76 ) # (\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a92  & 
// (!\data_out_sel[5]~input_o ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a108  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a124  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a76 
// ))) # (\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a92 )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a92 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a76 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a108 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a124 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~36 .extended_lut = "off";
defparam \Mux4~36 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Mux4~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \Mux4~40 (
// Equation(s):
// \Mux4~40_combout  = ( \data_out_sel[1]~input_o  & ( \data_out_sel[0]~input_o  & ( \Mux4~39_combout  ) ) ) # ( !\data_out_sel[1]~input_o  & ( \data_out_sel[0]~input_o  & ( \Mux4~38_combout  ) ) ) # ( \data_out_sel[1]~input_o  & ( !\data_out_sel[0]~input_o  
// & ( \Mux4~37_combout  ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\data_out_sel[0]~input_o  & ( \Mux4~36_combout  ) ) )

	.dataa(!\Mux4~39_combout ),
	.datab(!\Mux4~37_combout ),
	.datac(!\Mux4~38_combout ),
	.datad(!\Mux4~36_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\data_out_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~40 .extended_lut = "off";
defparam \Mux4~40 .lut_mask = 64'h00FF33330F0F5555;
defparam \Mux4~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N39
cyclonev_lcell_comb \Mux4~41 (
// Equation(s):
// \Mux4~41_combout  = ( \Mux4~35_combout  & ( \Mux4~40_combout  & ( ((!\data_out_sel[2]~input_o  & (\Mux4~25_combout )) # (\data_out_sel[2]~input_o  & ((\Mux4~30_combout )))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\Mux4~35_combout  & ( \Mux4~40_combout  & 
// ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & (\Mux4~25_combout )) # (\data_out_sel[2]~input_o  & ((\Mux4~30_combout ))))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )))) ) ) ) # ( \Mux4~35_combout  & ( !\Mux4~40_combout  
// & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & (\Mux4~25_combout )) # (\data_out_sel[2]~input_o  & ((\Mux4~30_combout ))))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )))) ) ) ) # ( !\Mux4~35_combout  & ( 
// !\Mux4~40_combout  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & (\Mux4~25_combout )) # (\data_out_sel[2]~input_o  & ((\Mux4~30_combout ))))) ) ) )

	.dataa(!\Mux4~25_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux4~30_combout ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\Mux4~35_combout ),
	.dataf(!\Mux4~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~41 .extended_lut = "off";
defparam \Mux4~41 .lut_mask = 64'h440C770C443F773F;
defparam \Mux4~41 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \data_in[192]~input (
	.i(data_in[192]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[192]~input_o ));
// synopsys translate_off
defparam \data_in[192]~input .bus_hold = "false";
defparam \data_in[192]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \data_in[196]~input (
	.i(data_in[196]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[196]~input_o ));
// synopsys translate_off
defparam \data_in[196]~input .bus_hold = "false";
defparam \data_in[196]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N21
cyclonev_io_ibuf \data_in[197]~input (
	.i(data_in[197]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[197]~input_o ));
// synopsys translate_off
defparam \data_in[197]~input .bus_hold = "false";
defparam \data_in[197]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N55
cyclonev_io_ibuf \data_in[198]~input (
	.i(data_in[198]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[198]~input_o ));
// synopsys translate_off
defparam \data_in[198]~input .bus_hold = "false";
defparam \data_in[198]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \data_in[199]~input (
	.i(data_in[199]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[199]~input_o ));
// synopsys translate_off
defparam \data_in[199]~input .bus_hold = "false";
defparam \data_in[199]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N35
cyclonev_io_ibuf \data_in[193]~input (
	.i(data_in[193]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[193]~input_o ));
// synopsys translate_off
defparam \data_in[193]~input .bus_hold = "false";
defparam \data_in[193]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \data_in[194]~input (
	.i(data_in[194]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[194]~input_o ));
// synopsys translate_off
defparam \data_in[194]~input .bus_hold = "false";
defparam \data_in[194]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N18
cyclonev_io_ibuf \data_in[195]~input (
	.i(data_in[195]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[195]~input_o ));
// synopsys translate_off
defparam \data_in[195]~input .bus_hold = "false";
defparam \data_in[195]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \MEM1|mem_rtl_0|auto_generated|ram_block1a192 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[195]~input_o ,\data_in[194]~input_o ,\data_in[193]~input_o ,\data_in[192]~input_o ,\data_in[199]~input_o ,\data_in[198]~input_o ,\data_in[197]~input_o ,\data_in[196]~input_o ,\data_in[199]~input_o ,\data_in[198]~input_o ,\data_in[197]~input_o ,
\data_in[196]~input_o ,\data_in[195]~input_o ,\data_in[194]~input_o ,\data_in[193]~input_o ,\data_in[192]~input_o ,\data_in[199]~input_o ,\data_in[198]~input_o ,\data_in[197]~input_o ,\data_in[196]~input_o ,\data_in[195]~input_o ,\data_in[194]~input_o ,
\data_in[193]~input_o ,\data_in[192]~input_o ,\data_in[195]~input_o ,\data_in[194]~input_o ,\data_in[193]~input_o ,\data_in[192]~input_o ,\data_in[195]~input_o ,\data_in[194]~input_o ,\data_in[193]~input_o ,\data_in[192]~input_o ,\data_in[199]~input_o ,
\data_in[198]~input_o ,\data_in[197]~input_o ,\data_in[196]~input_o ,\data_in[199]~input_o ,\data_in[198]~input_o ,\data_in[197]~input_o ,\data_in[196]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM1|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .logical_ram_name = "single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "old";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_a_address_width = 8;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_a_data_width = 40;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_a_first_bit_number = 192;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_a_last_address = 255;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 150;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_width = 200;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_b_address_clock = "clock0";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_b_address_width = 8;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_b_data_width = 40;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_b_first_bit_number = 192;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_b_last_address = 255;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 150;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_width = 200;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock0";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a192 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N42
cyclonev_lcell_comb \Mux4~69 (
// Equation(s):
// \Mux4~69_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a192  & (!\data_out_sel[2]~input_o ))))) # (\data_out_sel[0]~input_o  & ((((\data_out_sel[2]~input_o ))) # 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a193 ))) ) ) # ( \data_out_sel[1]~input_o  & ( ((!\data_out_sel[0]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a194  & (!\data_out_sel[2]~input_o ))) # (\data_out_sel[0]~input_o  & 
// (((\MEM5|mem_rtl_0|auto_generated|ram_block1a195 ) # (\data_out_sel[2]~input_o ))))) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a193 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a195 ),
	.datag(!\MEM5|mem_rtl_0|auto_generated|ram_block1a192 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~69 .extended_lut = "on";
defparam \Mux4~69 .lut_mask = 64'h1D330C331D333F33;
defparam \Mux4~69 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \MEM1|mem_rtl_0|auto_generated|ram_block1a196 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[199]~input_o ,\data_in[198]~input_o ,\data_in[197]~input_o ,\data_in[196]~input_o ,\data_in[199]~input_o ,\data_in[198]~input_o ,\data_in[197]~input_o ,\data_in[196]~input_o ,\data_in[199]~input_o ,\data_in[198]~input_o ,\data_in[197]~input_o ,
\data_in[196]~input_o ,\data_in[199]~input_o ,\data_in[198]~input_o ,\data_in[197]~input_o ,\data_in[196]~input_o ,\data_in[199]~input_o ,\data_in[198]~input_o ,\data_in[197]~input_o ,\data_in[196]~input_o ,\data_in[199]~input_o ,\data_in[198]~input_o ,
\data_in[197]~input_o ,\data_in[196]~input_o ,\data_in[199]~input_o ,\data_in[198]~input_o ,\data_in[197]~input_o ,\data_in[196]~input_o ,\data_in[199]~input_o ,\data_in[198]~input_o ,\data_in[197]~input_o ,\data_in[196]~input_o ,\data_in[199]~input_o ,
\data_in[198]~input_o ,\data_in[197]~input_o ,\data_in[196]~input_o ,\data_in[199]~input_o ,\data_in[198]~input_o ,\data_in[197]~input_o ,\data_in[196]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM1|mem_rtl_0|auto_generated|ram_block1a196_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .logical_ram_name = "single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "old";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .operation_mode = "dual_port";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_a_address_width = 8;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_a_data_width = 40;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_a_first_bit_number = 196;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_a_last_address = 255;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 150;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_a_logical_ram_width = 200;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_b_address_clock = "clock0";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_b_address_width = 8;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_b_data_out_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_b_data_width = 40;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_b_first_bit_number = 196;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_b_last_address = 255;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 150;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_b_logical_ram_width = 200;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock0";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a196 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N0
cyclonev_lcell_comb \Mux4~63 (
// Equation(s):
// \Mux4~63_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & (\Mux4~69_combout )) # (\data_out_sel[2]~input_o  & ((!\Mux4~69_combout  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a196 )) # (\Mux4~69_combout  & 
// (((\MEM5|mem_rtl_0|auto_generated|ram_block1a197 )))))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & (\Mux4~69_combout )) # (\data_out_sel[2]~input_o  & ((!\Mux4~69_combout  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a198 )) # 
// (\Mux4~69_combout  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a199 )))))) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\Mux4~69_combout ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a197 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a199 ),
	.datag(!\MEM5|mem_rtl_0|auto_generated|ram_block1a196 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~63 .extended_lut = "on";
defparam \Mux4~63 .lut_mask = 64'h2637262626373737;
defparam \Mux4~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N36
cyclonev_lcell_comb \Mux4~67 (
// Equation(s):
// \Mux4~67_combout  = ( !\data_out_sel[3]~input_o  & ( !\data_out_sel[5]~input_o  & ( (\Mux4~63_combout  & !\data_out_sel[4]~input_o ) ) ) )

	.dataa(!\Mux4~63_combout ),
	.datab(gnd),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(gnd),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~67 .extended_lut = "off";
defparam \Mux4~67 .lut_mask = 64'h5050000000000000;
defparam \Mux4~67 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \data_in[128]~input (
	.i(data_in[128]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[128]~input_o ));
// synopsys translate_off
defparam \data_in[128]~input .bus_hold = "false";
defparam \data_in[128]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y16_N38
cyclonev_io_ibuf \data_in[129]~input (
	.i(data_in[129]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[129]~input_o ));
// synopsys translate_off
defparam \data_in[129]~input .bus_hold = "false";
defparam \data_in[129]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \data_in[130]~input (
	.i(data_in[130]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[130]~input_o ));
// synopsys translate_off
defparam \data_in[130]~input .bus_hold = "false";
defparam \data_in[130]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N35
cyclonev_io_ibuf \data_in[131]~input (
	.i(data_in[131]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[131]~input_o ));
// synopsys translate_off
defparam \data_in[131]~input .bus_hold = "false";
defparam \data_in[131]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \data_in[132]~input (
	.i(data_in[132]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[132]~input_o ));
// synopsys translate_off
defparam \data_in[132]~input .bus_hold = "false";
defparam \data_in[132]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \data_in[133]~input (
	.i(data_in[133]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[133]~input_o ));
// synopsys translate_off
defparam \data_in[133]~input .bus_hold = "false";
defparam \data_in[133]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \data_in[134]~input (
	.i(data_in[134]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[134]~input_o ));
// synopsys translate_off
defparam \data_in[134]~input .bus_hold = "false";
defparam \data_in[134]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \data_in[135]~input (
	.i(data_in[135]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[135]~input_o ));
// synopsys translate_off
defparam \data_in[135]~input .bus_hold = "false";
defparam \data_in[135]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \data_in[136]~input (
	.i(data_in[136]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[136]~input_o ));
// synopsys translate_off
defparam \data_in[136]~input .bus_hold = "false";
defparam \data_in[136]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \data_in[137]~input (
	.i(data_in[137]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[137]~input_o ));
// synopsys translate_off
defparam \data_in[137]~input .bus_hold = "false";
defparam \data_in[137]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N35
cyclonev_io_ibuf \data_in[138]~input (
	.i(data_in[138]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[138]~input_o ));
// synopsys translate_off
defparam \data_in[138]~input .bus_hold = "false";
defparam \data_in[138]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \data_in[139]~input (
	.i(data_in[139]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[139]~input_o ));
// synopsys translate_off
defparam \data_in[139]~input .bus_hold = "false";
defparam \data_in[139]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \data_in[140]~input (
	.i(data_in[140]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[140]~input_o ));
// synopsys translate_off
defparam \data_in[140]~input .bus_hold = "false";
defparam \data_in[140]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \data_in[141]~input (
	.i(data_in[141]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[141]~input_o ));
// synopsys translate_off
defparam \data_in[141]~input .bus_hold = "false";
defparam \data_in[141]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \data_in[142]~input (
	.i(data_in[142]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[142]~input_o ));
// synopsys translate_off
defparam \data_in[142]~input .bus_hold = "false";
defparam \data_in[142]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \data_in[143]~input (
	.i(data_in[143]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[143]~input_o ));
// synopsys translate_off
defparam \data_in[143]~input .bus_hold = "false";
defparam \data_in[143]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \data_in[144]~input (
	.i(data_in[144]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[144]~input_o ));
// synopsys translate_off
defparam \data_in[144]~input .bus_hold = "false";
defparam \data_in[144]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \data_in[145]~input (
	.i(data_in[145]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[145]~input_o ));
// synopsys translate_off
defparam \data_in[145]~input .bus_hold = "false";
defparam \data_in[145]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N35
cyclonev_io_ibuf \data_in[146]~input (
	.i(data_in[146]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[146]~input_o ));
// synopsys translate_off
defparam \data_in[146]~input .bus_hold = "false";
defparam \data_in[146]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \data_in[147]~input (
	.i(data_in[147]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[147]~input_o ));
// synopsys translate_off
defparam \data_in[147]~input .bus_hold = "false";
defparam \data_in[147]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N52
cyclonev_io_ibuf \data_in[148]~input (
	.i(data_in[148]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[148]~input_o ));
// synopsys translate_off
defparam \data_in[148]~input .bus_hold = "false";
defparam \data_in[148]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \data_in[149]~input (
	.i(data_in[149]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[149]~input_o ));
// synopsys translate_off
defparam \data_in[149]~input .bus_hold = "false";
defparam \data_in[149]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \data_in[150]~input (
	.i(data_in[150]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[150]~input_o ));
// synopsys translate_off
defparam \data_in[150]~input .bus_hold = "false";
defparam \data_in[150]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \data_in[151]~input (
	.i(data_in[151]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[151]~input_o ));
// synopsys translate_off
defparam \data_in[151]~input .bus_hold = "false";
defparam \data_in[151]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \data_in[152]~input (
	.i(data_in[152]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[152]~input_o ));
// synopsys translate_off
defparam \data_in[152]~input .bus_hold = "false";
defparam \data_in[152]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \data_in[153]~input (
	.i(data_in[153]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[153]~input_o ));
// synopsys translate_off
defparam \data_in[153]~input .bus_hold = "false";
defparam \data_in[153]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \data_in[154]~input (
	.i(data_in[154]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[154]~input_o ));
// synopsys translate_off
defparam \data_in[154]~input .bus_hold = "false";
defparam \data_in[154]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \data_in[155]~input (
	.i(data_in[155]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[155]~input_o ));
// synopsys translate_off
defparam \data_in[155]~input .bus_hold = "false";
defparam \data_in[155]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \data_in[156]~input (
	.i(data_in[156]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[156]~input_o ));
// synopsys translate_off
defparam \data_in[156]~input .bus_hold = "false";
defparam \data_in[156]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \data_in[157]~input (
	.i(data_in[157]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[157]~input_o ));
// synopsys translate_off
defparam \data_in[157]~input .bus_hold = "false";
defparam \data_in[157]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \data_in[158]~input (
	.i(data_in[158]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[158]~input_o ));
// synopsys translate_off
defparam \data_in[158]~input .bus_hold = "false";
defparam \data_in[158]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \data_in[159]~input (
	.i(data_in[159]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[159]~input_o ));
// synopsys translate_off
defparam \data_in[159]~input .bus_hold = "false";
defparam \data_in[159]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N58
cyclonev_io_ibuf \data_in[160]~input (
	.i(data_in[160]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[160]~input_o ));
// synopsys translate_off
defparam \data_in[160]~input .bus_hold = "false";
defparam \data_in[160]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \data_in[161]~input (
	.i(data_in[161]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[161]~input_o ));
// synopsys translate_off
defparam \data_in[161]~input .bus_hold = "false";
defparam \data_in[161]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \data_in[162]~input (
	.i(data_in[162]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[162]~input_o ));
// synopsys translate_off
defparam \data_in[162]~input .bus_hold = "false";
defparam \data_in[162]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \data_in[163]~input (
	.i(data_in[163]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[163]~input_o ));
// synopsys translate_off
defparam \data_in[163]~input .bus_hold = "false";
defparam \data_in[163]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \data_in[164]~input (
	.i(data_in[164]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[164]~input_o ));
// synopsys translate_off
defparam \data_in[164]~input .bus_hold = "false";
defparam \data_in[164]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \data_in[165]~input (
	.i(data_in[165]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[165]~input_o ));
// synopsys translate_off
defparam \data_in[165]~input .bus_hold = "false";
defparam \data_in[165]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \data_in[166]~input (
	.i(data_in[166]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[166]~input_o ));
// synopsys translate_off
defparam \data_in[166]~input .bus_hold = "false";
defparam \data_in[166]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N52
cyclonev_io_ibuf \data_in[167]~input (
	.i(data_in[167]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[167]~input_o ));
// synopsys translate_off
defparam \data_in[167]~input .bus_hold = "false";
defparam \data_in[167]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \MEM5|mem_rtl_0|auto_generated|ram_block1a128 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[167]~input_o ,\data_in[166]~input_o ,\data_in[165]~input_o ,\data_in[164]~input_o ,\data_in[163]~input_o ,\data_in[162]~input_o ,\data_in[161]~input_o ,\data_in[160]~input_o ,\data_in[159]~input_o ,\data_in[158]~input_o ,\data_in[157]~input_o ,
\data_in[156]~input_o ,\data_in[155]~input_o ,\data_in[154]~input_o ,\data_in[153]~input_o ,\data_in[152]~input_o ,\data_in[151]~input_o ,\data_in[150]~input_o ,\data_in[149]~input_o ,\data_in[148]~input_o ,\data_in[147]~input_o ,\data_in[146]~input_o ,
\data_in[145]~input_o ,\data_in[144]~input_o ,\data_in[143]~input_o ,\data_in[142]~input_o ,\data_in[141]~input_o ,\data_in[140]~input_o ,\data_in[139]~input_o ,\data_in[138]~input_o ,\data_in[137]~input_o ,\data_in[136]~input_o ,\data_in[135]~input_o ,
\data_in[134]~input_o ,\data_in[133]~input_o ,\data_in[132]~input_o ,\data_in[131]~input_o ,\data_in[130]~input_o ,\data_in[129]~input_o ,\data_in[128]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM5|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "old";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 8;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 40;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 128;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 255;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 150;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 200;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_clock = "clock0";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 8;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 40;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_b_first_bit_number = 128;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_b_last_address = 255;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 150;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_width = 200;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock0";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N30
cyclonev_lcell_comb \Mux4~42 (
// Equation(s):
// \Mux4~42_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a140  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o ) # ((\MEM5|mem_rtl_0|auto_generated|ram_block1a136 )))) # 
// (\data_out_sel[2]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a132 )) # (\data_out_sel[3]~input_o ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a140  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  & ( 
// (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o ) # ((\MEM5|mem_rtl_0|auto_generated|ram_block1a136 )))) # (\data_out_sel[2]~input_o  & (!\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a132 )))) ) ) ) # ( 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a140  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  & ( (!\data_out_sel[2]~input_o  & (\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a136 ))) # (\data_out_sel[2]~input_o  
// & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a132 )) # (\data_out_sel[3]~input_o ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a140  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  & ( (!\data_out_sel[2]~input_o  & 
// (\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a136 ))) # (\data_out_sel[2]~input_o  & (!\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a132 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a136 ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a132 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a140 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a128~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~42 .extended_lut = "off";
defparam \Mux4~42 .lut_mask = 64'h024613578ACE9BDF;
defparam \Mux4~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N18
cyclonev_lcell_comb \Mux4~45 (
// Equation(s):
// \Mux4~45_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a139  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a135 ))) # 
// (\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a143 ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a139  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[2]~input_o  & (!\data_out_sel[3]~input_o )) # 
// (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a135 ))) # (\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a143 )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a139  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[2]~input_o  & (\data_out_sel[3]~input_o )) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a135 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a143 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a139  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a131  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a135 ))) # (\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a143 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a143 ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a135 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a139 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a131 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~45 .extended_lut = "off";
defparam \Mux4~45 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux4~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N42
cyclonev_lcell_comb \Mux4~44 (
// Equation(s):
// \Mux4~44_combout  = ( \data_out_sel[2]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a129  & ( (!\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a133 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a141 )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a129  & ( (!\data_out_sel[3]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a137 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a129  & ( (!\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a133 ))) # (\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a141 )) ) ) ) # ( 
// !\data_out_sel[2]~input_o  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a129  & ( (\data_out_sel[3]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a137 ) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a141 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a137 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a129 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~44 .extended_lut = "off";
defparam \Mux4~44 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \Mux4~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N6
cyclonev_lcell_comb \Mux4~43 (
// Equation(s):
// \Mux4~43_combout  = ( \data_out_sel[2]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a130  & ( (!\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a134 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a142 )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a130  & ( (!\data_out_sel[3]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a138 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a130  & ( (!\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a134 ))) # (\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a142 )) ) ) ) # ( 
// !\data_out_sel[2]~input_o  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a130  & ( (\MEM5|mem_rtl_0|auto_generated|ram_block1a138  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a138 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a142 ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a130 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~43 .extended_lut = "off";
defparam \Mux4~43 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Mux4~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N24
cyclonev_lcell_comb \Mux4~46 (
// Equation(s):
// \Mux4~46_combout  = ( \data_out_sel[1]~input_o  & ( \Mux4~43_combout  & ( (!\data_out_sel[0]~input_o ) # (\Mux4~45_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux4~43_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux4~42_combout )) # 
// (\data_out_sel[0]~input_o  & ((\Mux4~44_combout ))) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux4~43_combout  & ( (\data_out_sel[0]~input_o  & \Mux4~45_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\Mux4~43_combout  & ( (!\data_out_sel[0]~input_o  
// & (\Mux4~42_combout )) # (\data_out_sel[0]~input_o  & ((\Mux4~44_combout ))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\Mux4~42_combout ),
	.datac(!\Mux4~45_combout ),
	.datad(!\Mux4~44_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux4~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~46 .extended_lut = "off";
defparam \Mux4~46 .lut_mask = 64'h227705052277AFAF;
defparam \Mux4~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N0
cyclonev_lcell_comb \Mux4~47 (
// Equation(s):
// \Mux4~47_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a152  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a144  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a148 )) # 
// (\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a156 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a152  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a144  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o 
// )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a148 )) # (\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a156 ))))) ) ) ) # ( 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a152  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a144  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a148 )) # (\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a156 ))))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a152  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a144  & ( 
// (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a148 )) # (\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a156 ))))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a148 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a156 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a152 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a144 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~47 .extended_lut = "off";
defparam \Mux4~47 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux4~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N42
cyclonev_lcell_comb \Mux4~50 (
// Equation(s):
// \Mux4~50_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a159  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a155 ))) # 
// (\data_out_sel[2]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a151 ) # (\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a159  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[2]~input_o  & 
// (((!\data_out_sel[3]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a155 ))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a151 )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a159  
// & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[2]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a155  & (\data_out_sel[3]~input_o ))) # (\data_out_sel[2]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a151 ) # 
// (\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a159  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[2]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a155  & (\data_out_sel[3]~input_o ))) 
// # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a151 )))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a155 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a151 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a159 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a147 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~50 .extended_lut = "off";
defparam \Mux4~50 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux4~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N0
cyclonev_lcell_comb \Mux4~48 (
// Equation(s):
// \Mux4~48_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a146  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a150  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a154 ))) # 
// (\data_out_sel[2]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a158 ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a146  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a150  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )))) 
// # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a154 ))) # (\data_out_sel[2]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a158 )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a146  & 
// ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a150  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a154 ))) # 
// (\data_out_sel[2]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a158 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a146  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a150  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a154 ))) # (\data_out_sel[2]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a158 )))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a158 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a154 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a146 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a150 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~48 .extended_lut = "off";
defparam \Mux4~48 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Mux4~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N39
cyclonev_lcell_comb \Mux4~49 (
// Equation(s):
// \Mux4~49_combout  = ( \data_out_sel[3]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a157  & ( (\data_out_sel[2]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a153 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a157  & ( (!\data_out_sel[2]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a145 )) # (\data_out_sel[2]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a149 ))) ) ) ) # ( \data_out_sel[3]~input_o  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a157  & ( (\MEM5|mem_rtl_0|auto_generated|ram_block1a153  & !\data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a157  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a145 )) # (\data_out_sel[2]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a149 ))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a145 ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a153 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a149 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a157 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~49 .extended_lut = "off";
defparam \Mux4~49 .lut_mask = 64'h505F3030505F3F3F;
defparam \Mux4~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N48
cyclonev_lcell_comb \Mux4~51 (
// Equation(s):
// \Mux4~51_combout  = ( \Mux4~48_combout  & ( \Mux4~49_combout  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\Mux4~47_combout ))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\Mux4~50_combout )))) ) ) ) # ( 
// !\Mux4~48_combout  & ( \Mux4~49_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux4~47_combout  & ((!\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\Mux4~50_combout )))) ) ) ) # ( \Mux4~48_combout  & ( 
// !\Mux4~49_combout  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\Mux4~47_combout ))) # (\data_out_sel[0]~input_o  & (((\Mux4~50_combout  & \data_out_sel[1]~input_o )))) ) ) ) # ( !\Mux4~48_combout  & ( !\Mux4~49_combout  & ( 
// (!\data_out_sel[0]~input_o  & (\Mux4~47_combout  & ((!\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((\Mux4~50_combout  & \data_out_sel[1]~input_o )))) ) ) )

	.dataa(!\Mux4~47_combout ),
	.datab(!\Mux4~50_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\Mux4~48_combout ),
	.dataf(!\Mux4~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~51 .extended_lut = "off";
defparam \Mux4~51 .lut_mask = 64'h500350F35F035FF3;
defparam \Mux4~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N30
cyclonev_lcell_comb \Mux4~52 (
// Equation(s):
// \Mux4~52_combout  = ( \data_out_sel[1]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a164  & ( (!\data_out_sel[2]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a162 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a166 ))) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a164  & ( (\data_out_sel[2]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a160 ) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a164  & ( (!\data_out_sel[2]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a162 )) # (\data_out_sel[2]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a166 ))) ) ) ) # ( 
// !\data_out_sel[1]~input_o  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a164  & ( (\MEM5|mem_rtl_0|auto_generated|ram_block1a160  & !\data_out_sel[2]~input_o ) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a162 ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a166 ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a160 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a164 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~52 .extended_lut = "off";
defparam \Mux4~52 .lut_mask = 64'h0F0055330FFF5533;
defparam \Mux4~52 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \data_in[168]~input (
	.i(data_in[168]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[168]~input_o ));
// synopsys translate_off
defparam \data_in[168]~input .bus_hold = "false";
defparam \data_in[168]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \data_in[0]~input (
	.i(data_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[0]~input_o ));
// synopsys translate_off
defparam \data_in[0]~input .bus_hold = "false";
defparam \data_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \data_in[4]~input (
	.i(data_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[4]~input_o ));
// synopsys translate_off
defparam \data_in[4]~input .bus_hold = "false";
defparam \data_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y81_N35
cyclonev_io_ibuf \data_in[8]~input (
	.i(data_in[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[8]~input_o ));
// synopsys translate_off
defparam \data_in[8]~input .bus_hold = "false";
defparam \data_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \data_in[12]~input (
	.i(data_in[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[12]~input_o ));
// synopsys translate_off
defparam \data_in[12]~input .bus_hold = "false";
defparam \data_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \data_in[16]~input (
	.i(data_in[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[16]~input_o ));
// synopsys translate_off
defparam \data_in[16]~input .bus_hold = "false";
defparam \data_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \data_in[20]~input (
	.i(data_in[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[20]~input_o ));
// synopsys translate_off
defparam \data_in[20]~input .bus_hold = "false";
defparam \data_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \data_in[24]~input (
	.i(data_in[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[24]~input_o ));
// synopsys translate_off
defparam \data_in[24]~input .bus_hold = "false";
defparam \data_in[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N75
cyclonev_io_ibuf \data_in[28]~input (
	.i(data_in[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[28]~input_o ));
// synopsys translate_off
defparam \data_in[28]~input .bus_hold = "false";
defparam \data_in[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \data_in[32]~input (
	.i(data_in[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[32]~input_o ));
// synopsys translate_off
defparam \data_in[32]~input .bus_hold = "false";
defparam \data_in[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N21
cyclonev_io_ibuf \data_in[36]~input (
	.i(data_in[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[36]~input_o ));
// synopsys translate_off
defparam \data_in[36]~input .bus_hold = "false";
defparam \data_in[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \data_in[40]~input (
	.i(data_in[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[40]~input_o ));
// synopsys translate_off
defparam \data_in[40]~input .bus_hold = "false";
defparam \data_in[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \data_in[44]~input (
	.i(data_in[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[44]~input_o ));
// synopsys translate_off
defparam \data_in[44]~input .bus_hold = "false";
defparam \data_in[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N75
cyclonev_io_ibuf \data_in[48]~input (
	.i(data_in[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[48]~input_o ));
// synopsys translate_off
defparam \data_in[48]~input .bus_hold = "false";
defparam \data_in[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \data_in[52]~input (
	.i(data_in[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[52]~input_o ));
// synopsys translate_off
defparam \data_in[52]~input .bus_hold = "false";
defparam \data_in[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \data_in[56]~input (
	.i(data_in[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[56]~input_o ));
// synopsys translate_off
defparam \data_in[56]~input .bus_hold = "false";
defparam \data_in[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N35
cyclonev_io_ibuf \data_in[60]~input (
	.i(data_in[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[60]~input_o ));
// synopsys translate_off
defparam \data_in[60]~input .bus_hold = "false";
defparam \data_in[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \data_in[169]~input (
	.i(data_in[169]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[169]~input_o ));
// synopsys translate_off
defparam \data_in[169]~input .bus_hold = "false";
defparam \data_in[169]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \data_in[170]~input (
	.i(data_in[170]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[170]~input_o ));
// synopsys translate_off
defparam \data_in[170]~input .bus_hold = "false";
defparam \data_in[170]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \data_in[171]~input (
	.i(data_in[171]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[171]~input_o ));
// synopsys translate_off
defparam \data_in[171]~input .bus_hold = "false";
defparam \data_in[171]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N58
cyclonev_io_ibuf \data_in[172]~input (
	.i(data_in[172]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[172]~input_o ));
// synopsys translate_off
defparam \data_in[172]~input .bus_hold = "false";
defparam \data_in[172]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \data_in[173]~input (
	.i(data_in[173]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[173]~input_o ));
// synopsys translate_off
defparam \data_in[173]~input .bus_hold = "false";
defparam \data_in[173]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \data_in[174]~input (
	.i(data_in[174]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[174]~input_o ));
// synopsys translate_off
defparam \data_in[174]~input .bus_hold = "false";
defparam \data_in[174]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \data_in[175]~input (
	.i(data_in[175]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[175]~input_o ));
// synopsys translate_off
defparam \data_in[175]~input .bus_hold = "false";
defparam \data_in[175]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \data_in[176]~input (
	.i(data_in[176]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[176]~input_o ));
// synopsys translate_off
defparam \data_in[176]~input .bus_hold = "false";
defparam \data_in[176]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \data_in[177]~input (
	.i(data_in[177]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[177]~input_o ));
// synopsys translate_off
defparam \data_in[177]~input .bus_hold = "false";
defparam \data_in[177]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \data_in[178]~input (
	.i(data_in[178]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[178]~input_o ));
// synopsys translate_off
defparam \data_in[178]~input .bus_hold = "false";
defparam \data_in[178]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \data_in[179]~input (
	.i(data_in[179]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[179]~input_o ));
// synopsys translate_off
defparam \data_in[179]~input .bus_hold = "false";
defparam \data_in[179]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \data_in[180]~input (
	.i(data_in[180]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[180]~input_o ));
// synopsys translate_off
defparam \data_in[180]~input .bus_hold = "false";
defparam \data_in[180]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \data_in[181]~input (
	.i(data_in[181]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[181]~input_o ));
// synopsys translate_off
defparam \data_in[181]~input .bus_hold = "false";
defparam \data_in[181]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \data_in[182]~input (
	.i(data_in[182]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[182]~input_o ));
// synopsys translate_off
defparam \data_in[182]~input .bus_hold = "false";
defparam \data_in[182]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \data_in[183]~input (
	.i(data_in[183]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[183]~input_o ));
// synopsys translate_off
defparam \data_in[183]~input .bus_hold = "false";
defparam \data_in[183]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \data_in[184]~input (
	.i(data_in[184]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[184]~input_o ));
// synopsys translate_off
defparam \data_in[184]~input .bus_hold = "false";
defparam \data_in[184]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N78
cyclonev_io_ibuf \data_in[185]~input (
	.i(data_in[185]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[185]~input_o ));
// synopsys translate_off
defparam \data_in[185]~input .bus_hold = "false";
defparam \data_in[185]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \data_in[186]~input (
	.i(data_in[186]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[186]~input_o ));
// synopsys translate_off
defparam \data_in[186]~input .bus_hold = "false";
defparam \data_in[186]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \data_in[187]~input (
	.i(data_in[187]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[187]~input_o ));
// synopsys translate_off
defparam \data_in[187]~input .bus_hold = "false";
defparam \data_in[187]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N1
cyclonev_io_ibuf \data_in[188]~input (
	.i(data_in[188]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[188]~input_o ));
// synopsys translate_off
defparam \data_in[188]~input .bus_hold = "false";
defparam \data_in[188]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N41
cyclonev_io_ibuf \data_in[189]~input (
	.i(data_in[189]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[189]~input_o ));
// synopsys translate_off
defparam \data_in[189]~input .bus_hold = "false";
defparam \data_in[189]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \data_in[190]~input (
	.i(data_in[190]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[190]~input_o ));
// synopsys translate_off
defparam \data_in[190]~input .bus_hold = "false";
defparam \data_in[190]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \data_in[191]~input (
	.i(data_in[191]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[191]~input_o ));
// synopsys translate_off
defparam \data_in[191]~input .bus_hold = "false";
defparam \data_in[191]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \MEM5|mem_rtl_0|auto_generated|ram_block1a168 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[191]~input_o ,\data_in[190]~input_o ,\data_in[189]~input_o ,\data_in[188]~input_o ,\data_in[187]~input_o ,\data_in[186]~input_o ,\data_in[185]~input_o ,\data_in[184]~input_o ,\data_in[183]~input_o ,\data_in[182]~input_o ,\data_in[181]~input_o ,
\data_in[180]~input_o ,\data_in[179]~input_o ,\data_in[178]~input_o ,\data_in[177]~input_o ,\data_in[176]~input_o ,\data_in[175]~input_o ,\data_in[174]~input_o ,\data_in[173]~input_o ,\data_in[172]~input_o ,\data_in[171]~input_o ,\data_in[170]~input_o ,
\data_in[169]~input_o ,\data_in[168]~input_o ,\data_in[60]~input_o ,\data_in[56]~input_o ,\data_in[52]~input_o ,\data_in[48]~input_o ,\data_in[44]~input_o ,\data_in[40]~input_o ,\data_in[36]~input_o ,\data_in[32]~input_o ,\data_in[28]~input_o ,\data_in[24]~input_o ,
\data_in[20]~input_o ,\data_in[16]~input_o ,\data_in[12]~input_o ,\data_in[8]~input_o ,\data_in[4]~input_o ,\data_in[0]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM5|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .logical_ram_name = "single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "old";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_a_address_width = 8;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_a_data_width = 40;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_a_last_address = 255;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 150;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_width = 200;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_b_address_clock = "clock0";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_b_address_width = 8;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_b_data_width = 40;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_b_last_address = 255;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 150;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_width = 200;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock0";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a168 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N42
cyclonev_lcell_comb \Mux4~54 (
// Equation(s):
// \Mux4~54_combout  = ( \data_out_sel[1]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a174  ) ) ) # ( !\data_out_sel[1]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a172  ) ) ) # 
// ( \data_out_sel[1]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a170  ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a168~portbdataout  ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a168~portbdataout ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a174 ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a172 ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a170 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~54 .extended_lut = "off";
defparam \Mux4~54 .lut_mask = 64'h555500FF0F0F3333;
defparam \Mux4~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N36
cyclonev_lcell_comb \Mux4~53 (
// Equation(s):
// \Mux4~53_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a167  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a165  & ( ((!\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a161 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a163 )))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a167  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a165  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o 
// )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a161 ))) # (\data_out_sel[1]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a163  & !\data_out_sel[2]~input_o )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a167  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a165  & ( (!\data_out_sel[1]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a161  & ((!\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o ) # 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a163 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a167  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a165  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a161 )) # (\data_out_sel[1]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a163 ))))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a161 ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a163 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a167 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a165 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~53 .extended_lut = "off";
defparam \Mux4~53 .lut_mask = 64'h2700275527AA27FF;
defparam \Mux4~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N48
cyclonev_lcell_comb \Mux4~55 (
// Equation(s):
// \Mux4~55_combout  = ( \data_out_sel[1]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a171  & ( (!\data_out_sel[2]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a175 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a171  & ( (!\data_out_sel[2]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a169 )) # (\data_out_sel[2]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a173 ))) ) ) ) # ( \data_out_sel[1]~input_o  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a171  & ( (\MEM5|mem_rtl_0|auto_generated|ram_block1a175  & \data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a171  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a169 )) # (\data_out_sel[2]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a173 ))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a169 ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a175 ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a173 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a171 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~55 .extended_lut = "off";
defparam \Mux4~55 .lut_mask = 64'h550F0033550FFF33;
defparam \Mux4~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N54
cyclonev_lcell_comb \Mux4~56 (
// Equation(s):
// \Mux4~56_combout  = ( \Mux4~53_combout  & ( \Mux4~55_combout  & ( ((!\data_out_sel[3]~input_o  & (\Mux4~52_combout )) # (\data_out_sel[3]~input_o  & ((\Mux4~54_combout )))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\Mux4~53_combout  & ( \Mux4~55_combout  & 
// ( (!\data_out_sel[3]~input_o  & (\Mux4~52_combout  & (!\data_out_sel[0]~input_o ))) # (\data_out_sel[3]~input_o  & (((\Mux4~54_combout ) # (\data_out_sel[0]~input_o )))) ) ) ) # ( \Mux4~53_combout  & ( !\Mux4~55_combout  & ( (!\data_out_sel[3]~input_o  & 
// (((\data_out_sel[0]~input_o )) # (\Mux4~52_combout ))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o  & \Mux4~54_combout )))) ) ) ) # ( !\Mux4~53_combout  & ( !\Mux4~55_combout  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  
// & (\Mux4~52_combout )) # (\data_out_sel[3]~input_o  & ((\Mux4~54_combout ))))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\Mux4~52_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux4~54_combout ),
	.datae(!\Mux4~53_combout ),
	.dataf(!\Mux4~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~56 .extended_lut = "off";
defparam \Mux4~56 .lut_mask = 64'h20702A7A25752F7F;
defparam \Mux4~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N6
cyclonev_lcell_comb \Mux4~59 (
// Equation(s):
// \Mux4~59_combout  = ( \data_out_sel[0]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a179  & ( (!\data_out_sel[3]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a187 ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a179  & ( (!\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a178 ))) # (\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a186 )) ) ) ) # ( \data_out_sel[0]~input_o  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a179  & ( (\MEM5|mem_rtl_0|auto_generated|ram_block1a187  & \data_out_sel[3]~input_o ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a179  & ( (!\data_out_sel[3]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a178 ))) # (\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a186 )) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a186 ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a187 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a178 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a179 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~59 .extended_lut = "off";
defparam \Mux4~59 .lut_mask = 64'h05F5030305F5F3F3;
defparam \Mux4~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N24
cyclonev_lcell_comb \Mux4~57 (
// Equation(s):
// \Mux4~57_combout  = ( \data_out_sel[0]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a177  & ( (!\data_out_sel[3]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a185 ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a177  & ( (!\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a176 )) # (\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a184 ))) ) ) ) # ( \data_out_sel[0]~input_o  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a177  & ( (\MEM5|mem_rtl_0|auto_generated|ram_block1a185  & \data_out_sel[3]~input_o ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a177  & ( (!\data_out_sel[3]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a176 )) # (\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a184 ))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a176 ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a185 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a184 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a177 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~57 .extended_lut = "off";
defparam \Mux4~57 .lut_mask = 64'h505F0303505FF3F3;
defparam \Mux4~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N12
cyclonev_lcell_comb \Mux4~60 (
// Equation(s):
// \Mux4~60_combout  = ( \data_out_sel[0]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a183  & ( (!\data_out_sel[3]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a191 ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a183  & ( (!\data_out_sel[3]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a182 ))) # (\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a190 )) ) ) ) # ( \data_out_sel[0]~input_o  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a183  & ( (\MEM5|mem_rtl_0|auto_generated|ram_block1a191  & \data_out_sel[3]~input_o ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a183  & ( (!\data_out_sel[3]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a182 ))) # (\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a190 )) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a190 ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a191 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a182 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a183 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~60 .extended_lut = "off";
defparam \Mux4~60 .lut_mask = 64'h05F5030305F5F3F3;
defparam \Mux4~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N30
cyclonev_lcell_comb \Mux4~58 (
// Equation(s):
// \Mux4~58_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a189  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a188 ))) # 
// (\data_out_sel[0]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a181 ) # (\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a189  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[0]~input_o  & 
// (((!\data_out_sel[3]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a188 ))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a181 )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a189  
// & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[0]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a188  & (\data_out_sel[3]~input_o ))) # (\data_out_sel[0]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a181 ) # 
// (\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a189  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[0]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a188  & (\data_out_sel[3]~input_o ))) 
// # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a181 )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a188 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a181 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a189 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a180 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~58 .extended_lut = "off";
defparam \Mux4~58 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux4~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N18
cyclonev_lcell_comb \Mux4~61 (
// Equation(s):
// \Mux4~61_combout  = ( \data_out_sel[2]~input_o  & ( \Mux4~58_combout  & ( (!\data_out_sel[1]~input_o ) # (\Mux4~60_combout ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \Mux4~58_combout  & ( (!\data_out_sel[1]~input_o  & ((\Mux4~57_combout ))) # 
// (\data_out_sel[1]~input_o  & (\Mux4~59_combout )) ) ) ) # ( \data_out_sel[2]~input_o  & ( !\Mux4~58_combout  & ( (\data_out_sel[1]~input_o  & \Mux4~60_combout ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\Mux4~58_combout  & ( (!\data_out_sel[1]~input_o  & 
// ((\Mux4~57_combout ))) # (\data_out_sel[1]~input_o  & (\Mux4~59_combout )) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\Mux4~59_combout ),
	.datac(!\Mux4~57_combout ),
	.datad(!\Mux4~60_combout ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\Mux4~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~61 .extended_lut = "off";
defparam \Mux4~61 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \Mux4~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N54
cyclonev_lcell_comb \Mux4~62 (
// Equation(s):
// \Mux4~62_combout  = ( \Mux4~56_combout  & ( \Mux4~61_combout  & ( ((!\data_out_sel[4]~input_o  & (\Mux4~46_combout )) # (\data_out_sel[4]~input_o  & ((\Mux4~51_combout )))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\Mux4~56_combout  & ( \Mux4~61_combout  & 
// ( (!\data_out_sel[4]~input_o  & (\Mux4~46_combout  & ((!\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o ) # (\Mux4~51_combout )))) ) ) ) # ( \Mux4~56_combout  & ( !\Mux4~61_combout  & ( (!\data_out_sel[4]~input_o  
// & (((\data_out_sel[5]~input_o )) # (\Mux4~46_combout ))) # (\data_out_sel[4]~input_o  & (((\Mux4~51_combout  & !\data_out_sel[5]~input_o )))) ) ) ) # ( !\Mux4~56_combout  & ( !\Mux4~61_combout  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o 
//  & (\Mux4~46_combout )) # (\data_out_sel[4]~input_o  & ((\Mux4~51_combout ))))) ) ) )

	.dataa(!\Mux4~46_combout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\Mux4~51_combout ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\Mux4~56_combout ),
	.dataf(!\Mux4~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~62 .extended_lut = "off";
defparam \Mux4~62 .lut_mask = 64'h470047CC473347FF;
defparam \Mux4~62 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \data_in[1]~input (
	.i(data_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[1]~input_o ));
// synopsys translate_off
defparam \data_in[1]~input .bus_hold = "false";
defparam \data_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y13_N55
cyclonev_io_ibuf \data_in[2]~input (
	.i(data_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[2]~input_o ));
// synopsys translate_off
defparam \data_in[2]~input .bus_hold = "false";
defparam \data_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \data_in[5]~input (
	.i(data_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[5]~input_o ));
// synopsys translate_off
defparam \data_in[5]~input .bus_hold = "false";
defparam \data_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \data_in[6]~input (
	.i(data_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[6]~input_o ));
// synopsys translate_off
defparam \data_in[6]~input .bus_hold = "false";
defparam \data_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N35
cyclonev_io_ibuf \data_in[9]~input (
	.i(data_in[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[9]~input_o ));
// synopsys translate_off
defparam \data_in[9]~input .bus_hold = "false";
defparam \data_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \data_in[10]~input (
	.i(data_in[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[10]~input_o ));
// synopsys translate_off
defparam \data_in[10]~input .bus_hold = "false";
defparam \data_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \data_in[13]~input (
	.i(data_in[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[13]~input_o ));
// synopsys translate_off
defparam \data_in[13]~input .bus_hold = "false";
defparam \data_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \data_in[14]~input (
	.i(data_in[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[14]~input_o ));
// synopsys translate_off
defparam \data_in[14]~input .bus_hold = "false";
defparam \data_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N52
cyclonev_io_ibuf \data_in[17]~input (
	.i(data_in[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[17]~input_o ));
// synopsys translate_off
defparam \data_in[17]~input .bus_hold = "false";
defparam \data_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y11_N95
cyclonev_io_ibuf \data_in[18]~input (
	.i(data_in[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[18]~input_o ));
// synopsys translate_off
defparam \data_in[18]~input .bus_hold = "false";
defparam \data_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N92
cyclonev_io_ibuf \data_in[21]~input (
	.i(data_in[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[21]~input_o ));
// synopsys translate_off
defparam \data_in[21]~input .bus_hold = "false";
defparam \data_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \data_in[22]~input (
	.i(data_in[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[22]~input_o ));
// synopsys translate_off
defparam \data_in[22]~input .bus_hold = "false";
defparam \data_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \data_in[25]~input (
	.i(data_in[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[25]~input_o ));
// synopsys translate_off
defparam \data_in[25]~input .bus_hold = "false";
defparam \data_in[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \data_in[26]~input (
	.i(data_in[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[26]~input_o ));
// synopsys translate_off
defparam \data_in[26]~input .bus_hold = "false";
defparam \data_in[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \data_in[29]~input (
	.i(data_in[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[29]~input_o ));
// synopsys translate_off
defparam \data_in[29]~input .bus_hold = "false";
defparam \data_in[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N35
cyclonev_io_ibuf \data_in[30]~input (
	.i(data_in[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[30]~input_o ));
// synopsys translate_off
defparam \data_in[30]~input .bus_hold = "false";
defparam \data_in[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \data_in[33]~input (
	.i(data_in[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[33]~input_o ));
// synopsys translate_off
defparam \data_in[33]~input .bus_hold = "false";
defparam \data_in[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \data_in[34]~input (
	.i(data_in[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[34]~input_o ));
// synopsys translate_off
defparam \data_in[34]~input .bus_hold = "false";
defparam \data_in[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \data_in[37]~input (
	.i(data_in[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[37]~input_o ));
// synopsys translate_off
defparam \data_in[37]~input .bus_hold = "false";
defparam \data_in[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \data_in[38]~input (
	.i(data_in[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[38]~input_o ));
// synopsys translate_off
defparam \data_in[38]~input .bus_hold = "false";
defparam \data_in[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y81_N1
cyclonev_io_ibuf \data_in[41]~input (
	.i(data_in[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[41]~input_o ));
// synopsys translate_off
defparam \data_in[41]~input .bus_hold = "false";
defparam \data_in[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \data_in[42]~input (
	.i(data_in[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[42]~input_o ));
// synopsys translate_off
defparam \data_in[42]~input .bus_hold = "false";
defparam \data_in[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N1
cyclonev_io_ibuf \data_in[45]~input (
	.i(data_in[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[45]~input_o ));
// synopsys translate_off
defparam \data_in[45]~input .bus_hold = "false";
defparam \data_in[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \data_in[46]~input (
	.i(data_in[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[46]~input_o ));
// synopsys translate_off
defparam \data_in[46]~input .bus_hold = "false";
defparam \data_in[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \data_in[49]~input (
	.i(data_in[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[49]~input_o ));
// synopsys translate_off
defparam \data_in[49]~input .bus_hold = "false";
defparam \data_in[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \data_in[50]~input (
	.i(data_in[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[50]~input_o ));
// synopsys translate_off
defparam \data_in[50]~input .bus_hold = "false";
defparam \data_in[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N18
cyclonev_io_ibuf \data_in[53]~input (
	.i(data_in[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[53]~input_o ));
// synopsys translate_off
defparam \data_in[53]~input .bus_hold = "false";
defparam \data_in[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \data_in[54]~input (
	.i(data_in[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[54]~input_o ));
// synopsys translate_off
defparam \data_in[54]~input .bus_hold = "false";
defparam \data_in[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \data_in[57]~input (
	.i(data_in[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[57]~input_o ));
// synopsys translate_off
defparam \data_in[57]~input .bus_hold = "false";
defparam \data_in[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \data_in[58]~input (
	.i(data_in[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[58]~input_o ));
// synopsys translate_off
defparam \data_in[58]~input .bus_hold = "false";
defparam \data_in[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \data_in[61]~input (
	.i(data_in[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[61]~input_o ));
// synopsys translate_off
defparam \data_in[61]~input .bus_hold = "false";
defparam \data_in[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \data_in[62]~input (
	.i(data_in[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_in[62]~input_o ));
// synopsys translate_off
defparam \data_in[62]~input .bus_hold = "false";
defparam \data_in[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \MEM5|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[62]~input_o ,\data_in[61]~input_o ,\data_in[60]~input_o ,\data_in[58]~input_o ,\data_in[57]~input_o ,\data_in[56]~input_o ,\data_in[54]~input_o ,\data_in[53]~input_o ,\data_in[50]~input_o ,\data_in[49]~input_o ,\data_in[46]~input_o ,\data_in[45]~input_o ,
\data_in[44]~input_o ,\data_in[42]~input_o ,\data_in[41]~input_o ,\data_in[40]~input_o ,\data_in[38]~input_o ,\data_in[37]~input_o ,\data_in[34]~input_o ,\data_in[33]~input_o ,\data_in[30]~input_o ,\data_in[29]~input_o ,\data_in[28]~input_o ,\data_in[26]~input_o ,
\data_in[25]~input_o ,\data_in[24]~input_o ,\data_in[22]~input_o ,\data_in[21]~input_o ,\data_in[18]~input_o ,\data_in[17]~input_o ,\data_in[14]~input_o ,\data_in[13]~input_o ,\data_in[12]~input_o ,\data_in[10]~input_o ,\data_in[9]~input_o ,\data_in[8]~input_o ,
\data_in[6]~input_o ,\data_in[5]~input_o ,\data_in[2]~input_o ,\data_in[1]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM5|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 40;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 150;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 200;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 40;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 150;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 200;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N30
cyclonev_lcell_comb \Mux4~7 (
// Equation(s):
// \Mux4~7_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a42  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a14 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a46 )) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a42  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a14 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a46 )) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a42  & ( !\data_out_sel[2]~input_o  & ( (\MEM5|mem_rtl_0|auto_generated|ram_block1a10 ) # (\data_out_sel[5]~input_o ) ) ) ) # ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a42  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a10 ) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a46 ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a42 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~7 .extended_lut = "off";
defparam \Mux4~7 .lut_mask = 64'h00F00FFF35353535;
defparam \Mux4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N33
cyclonev_lcell_comb \Mux4~8 (
// Equation(s):
// \Mux4~8_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a58  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a26  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[5]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a30 ))) # 
// (\data_out_sel[5]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a62 ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a58  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a26  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[2]~input_o ) # 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a30 )))) # (\data_out_sel[5]~input_o  & (\data_out_sel[2]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a62 ))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a58  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a26  & ( (!\data_out_sel[5]~input_o  & (\data_out_sel[2]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a30 )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[2]~input_o ) # 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a62 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a58  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a26  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a30 ))) # (\data_out_sel[5]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a62 )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a62 ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a58 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~8 .extended_lut = "off";
defparam \Mux4~8 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N6
cyclonev_lcell_comb \Mux4~6 (
// Equation(s):
// \Mux4~6_combout  = ( \data_out_sel[5]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a50  & ( (!\data_out_sel[2]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a54 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a50  & ( (!\data_out_sel[2]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a18 )) # (\data_out_sel[2]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a22 ))) ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a50  & ( (\MEM5|mem_rtl_0|auto_generated|ram_block1a54  & \data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a50  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a18 )) # (\data_out_sel[2]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a22 ))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a54 ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a22 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a50 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~6 .extended_lut = "off";
defparam \Mux4~6 .lut_mask = 64'h550F0033550FFF33;
defparam \Mux4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N30
cyclonev_lcell_comb \Mux4~5 (
// Equation(s):
// \Mux4~5_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a34  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[5]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a6 )) # 
// (\data_out_sel[5]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a38 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a34  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[2]~input_o )) # 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a6 ))) # (\data_out_sel[5]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a38  & \data_out_sel[2]~input_o )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a34  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[5]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a6  & ((\data_out_sel[2]~input_o )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[2]~input_o ) # 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a38 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a34  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a2  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a6 )) # (\data_out_sel[5]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a38 ))))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a38 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a34 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~5 .extended_lut = "off";
defparam \Mux4~5 .lut_mask = 64'h00530F53F053FF53;
defparam \Mux4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N12
cyclonev_lcell_comb \Mux4~9 (
// Equation(s):
// \Mux4~9_combout  = ( \data_out_sel[3]~input_o  & ( \Mux4~5_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux4~7_combout )) # (\data_out_sel[4]~input_o  & ((\Mux4~8_combout ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux4~5_combout  & ( 
// (!\data_out_sel[4]~input_o ) # (\Mux4~6_combout ) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux4~5_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux4~7_combout )) # (\data_out_sel[4]~input_o  & ((\Mux4~8_combout ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// !\Mux4~5_combout  & ( (\data_out_sel[4]~input_o  & \Mux4~6_combout ) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\Mux4~7_combout ),
	.datac(!\Mux4~8_combout ),
	.datad(!\Mux4~6_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~9 .extended_lut = "off";
defparam \Mux4~9 .lut_mask = 64'h00552727AAFF2727;
defparam \Mux4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N48
cyclonev_lcell_comb \Mux4~18 (
// Equation(s):
// \Mux4~18_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a39  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a55  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a47 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a63 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a39  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a55  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a47  & ((\data_out_sel[3]~input_o )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a63 )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a39  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a55  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a47 ))) # (\data_out_sel[4]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a63  & 
// \data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a39  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a55  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a47 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a63 ))))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a47 ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a39 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a55 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~18 .extended_lut = "off";
defparam \Mux4~18 .lut_mask = 64'h0053F0530F53FF53;
defparam \Mux4~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N12
cyclonev_lcell_comb \Mux4~17 (
// Equation(s):
// \Mux4~17_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a15  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a23  & ( (!\data_out_sel[3]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a7 ) # (\data_out_sel[4]~input_o )))) # 
// (\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a15  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a23  & ( (!\data_out_sel[3]~input_o  & 
// (((\MEM5|mem_rtl_0|auto_generated|ram_block1a7 ) # (\data_out_sel[4]~input_o )))) # (\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a31  & (\data_out_sel[4]~input_o ))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a15  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a23  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a7 )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o )) # 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a15  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a23  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o  & 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a7 )))) # (\data_out_sel[3]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a31  & (\data_out_sel[4]~input_o ))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a15 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~17 .extended_lut = "off";
defparam \Mux4~17 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Mux4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N36
cyclonev_lcell_comb \Mux4~16 (
// Equation(s):
// \Mux4~16_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a59  & ( \data_out_sel[3]~input_o  & ( (\MEM5|mem_rtl_0|auto_generated|ram_block1a43 ) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a59  & ( 
// \data_out_sel[3]~input_o  & ( (!\data_out_sel[4]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a43 ) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a59  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a35 ))) # (\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a51 )) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a59  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a35 ))) # (\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a51 )) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a51 ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a35 ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a59 ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~16 .extended_lut = "off";
defparam \Mux4~16 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \Mux4~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N30
cyclonev_lcell_comb \Mux4~15 (
// Equation(s):
// \Mux4~15_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a19  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a11 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a27 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a19  & ( (!\data_out_sel[3]~input_o  & 
// (((\data_out_sel[4]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a11 )) # (\data_out_sel[4]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a27 ))))) ) ) ) # ( 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a19  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a11 )) # (\data_out_sel[4]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a27 ))))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a19  & 
// ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a11 )) # (\data_out_sel[4]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a27 ))))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~15 .extended_lut = "off";
defparam \Mux4~15 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux4~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N54
cyclonev_lcell_comb \Mux4~19 (
// Equation(s):
// \Mux4~19_combout  = ( \Mux4~16_combout  & ( \Mux4~15_combout  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[5]~input_o  & ((\Mux4~17_combout ))) # (\data_out_sel[5]~input_o  & (\Mux4~18_combout ))) ) ) ) # ( !\Mux4~16_combout  & ( \Mux4~15_combout  
// & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & ((\Mux4~17_combout ))) # (\data_out_sel[5]~input_o  & (\Mux4~18_combout )))) ) ) ) # ( \Mux4~16_combout  & ( 
// !\Mux4~15_combout  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & ((\Mux4~17_combout ))) # (\data_out_sel[5]~input_o  & (\Mux4~18_combout )))) ) ) ) # ( !\Mux4~16_combout  & 
// ( !\Mux4~15_combout  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & ((\Mux4~17_combout ))) # (\data_out_sel[5]~input_o  & (\Mux4~18_combout )))) ) ) )

	.dataa(!\Mux4~18_combout ),
	.datab(!\Mux4~17_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\Mux4~16_combout ),
	.dataf(!\Mux4~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~19 .extended_lut = "off";
defparam \Mux4~19 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux4~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N18
cyclonev_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a60  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a44 ))) # 
// (\data_out_sel[4]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a28 ) # (\data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a60  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[4]~input_o  & 
// (((!\data_out_sel[5]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a44 ))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a28 )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a60  & 
// ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a44  & (\data_out_sel[5]~input_o ))) # (\data_out_sel[4]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a28 ) # 
// (\data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a60  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a44  & (\data_out_sel[5]~input_o ))) # 
// (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a28 )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a44 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a60 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~3 .extended_lut = "off";
defparam \Mux4~3 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N42
cyclonev_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = ( \data_out_sel[4]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a40  & ( (!\data_out_sel[5]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a24 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a56 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a40  & ( (\MEM5|mem_rtl_0|auto_generated|ram_block1a8 ) # (\data_out_sel[5]~input_o ) ) ) ) # ( \data_out_sel[4]~input_o  
// & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a40  & ( (!\data_out_sel[5]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a24 )) # (\data_out_sel[5]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a56 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & 
// ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a40  & ( (!\data_out_sel[5]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a8 ) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a56 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a40 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~2 .extended_lut = "off";
defparam \Mux4~2 .lut_mask = 64'h00F053530FFF5353;
defparam \Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \MEM5|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[191]~input_o ,\data_in[190]~input_o ,\data_in[189]~input_o ,\data_in[188]~input_o ,\data_in[187]~input_o ,\data_in[186]~input_o ,\data_in[185]~input_o ,\data_in[184]~input_o ,\data_in[183]~input_o ,\data_in[182]~input_o ,\data_in[181]~input_o ,
\data_in[180]~input_o ,\data_in[179]~input_o ,\data_in[178]~input_o ,\data_in[177]~input_o ,\data_in[176]~input_o ,\data_in[175]~input_o ,\data_in[174]~input_o ,\data_in[173]~input_o ,\data_in[172]~input_o ,\data_in[171]~input_o ,\data_in[170]~input_o ,
\data_in[169]~input_o ,\data_in[168]~input_o ,\data_in[167]~input_o ,\data_in[166]~input_o ,\data_in[165]~input_o ,\data_in[164]~input_o ,\data_in[163]~input_o ,\data_in[162]~input_o ,\data_in[161]~input_o ,\data_in[160]~input_o ,\data_in[52]~input_o ,
\data_in[48]~input_o ,\data_in[36]~input_o ,\data_in[32]~input_o ,\data_in[20]~input_o ,\data_in[16]~input_o ,\data_in[4]~input_o ,\data_in[0]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM5|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "single_clk_ram:MEM5|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 150;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 200;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 150;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 200;
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM5|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N6
cyclonev_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = ( \data_out_sel[4]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a36  & ( (!\data_out_sel[5]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a20 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM5|mem_rtl_0|auto_generated|ram_block1a52 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a36  & ( (\MEM5|mem_rtl_0|auto_generated|ram_block1a4 ) # (\data_out_sel[5]~input_o ) ) ) ) # ( \data_out_sel[4]~input_o  
// & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a36  & ( (!\data_out_sel[5]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a20 )) # (\data_out_sel[5]~input_o  & ((\MEM5|mem_rtl_0|auto_generated|ram_block1a52 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & 
// ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a36  & ( (!\data_out_sel[5]~input_o  & \MEM5|mem_rtl_0|auto_generated|ram_block1a4 ) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a52 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM5|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a36 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~1 .extended_lut = "off";
defparam \Mux4~1 .lut_mask = 64'h00F053530FFF5353;
defparam \Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N30
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a48  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a32 ))) # 
// (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a16 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a48  & ( 
// (!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a32  & ((\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a16 )))) ) ) ) # ( 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a48  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a32 ))) # (\data_out_sel[4]~input_o  
// & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a16  & !\data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a48  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a32  & ((\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a16  & !\data_out_sel[5]~input_o )))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a32 ),
	.datab(!\MEM5|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a48 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h0350F350035FF35F;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N24
cyclonev_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = ( \data_out_sel[3]~input_o  & ( \Mux4~0_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux4~2_combout ))) # (\data_out_sel[2]~input_o  & (\Mux4~3_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux4~0_combout  & ( 
// (!\data_out_sel[2]~input_o ) # (\Mux4~1_combout ) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux4~0_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux4~2_combout ))) # (\data_out_sel[2]~input_o  & (\Mux4~3_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// !\Mux4~0_combout  & ( (\data_out_sel[2]~input_o  & \Mux4~1_combout ) ) ) )

	.dataa(!\Mux4~3_combout ),
	.datab(!\Mux4~2_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux4~1_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~4 .extended_lut = "off";
defparam \Mux4~4 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N24
cyclonev_lcell_comb \Mux4~12 (
// Equation(s):
// \Mux4~12_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a25  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a41  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a9 ))) # 
// (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a57 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a25  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a41  & ( (!\data_out_sel[4]~input_o  & 
// (((\data_out_sel[5]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a9 ))) # (\data_out_sel[4]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a57  & \data_out_sel[5]~input_o )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a25  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a41  & ( (!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a9  & ((!\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a57 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a25  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a41  & ( (!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a9  & 
// ((!\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a57  & \data_out_sel[5]~input_o )))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a57 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a25 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a41 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~12 .extended_lut = "off";
defparam \Mux4~12 .lut_mask = 64'h4403770344CF77CF;
defparam \Mux4~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N30
cyclonev_lcell_comb \Mux4~13 (
// Equation(s):
// \Mux4~13_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a29  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a45  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a13 )))) # 
// (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a61 ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a29  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a45  & ( (!\data_out_sel[4]~input_o  & 
// (((\data_out_sel[5]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a13 )))) # (\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a61  & ((\data_out_sel[5]~input_o )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a29  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a45  & ( (!\data_out_sel[4]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a13  & !\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a61 ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a29  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a45  & ( (!\data_out_sel[4]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a13  & 
// !\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a61  & ((\data_out_sel[5]~input_o )))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a61 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a29 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a45 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~13 .extended_lut = "off";
defparam \Mux4~13 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \Mux4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N42
cyclonev_lcell_comb \Mux4~10 (
// Equation(s):
// \Mux4~10_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a17  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a33  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )))) # 
// (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a49 ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a17  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a33  & ( (!\data_out_sel[4]~input_o  & 
// (((\data_out_sel[5]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )))) # (\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a49  & ((\data_out_sel[5]~input_o )))) ) ) ) # ( 
// \MEM5|mem_rtl_0|auto_generated|ram_block1a17  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a33  & ( (!\data_out_sel[4]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & !\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & 
// (((!\data_out_sel[5]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a49 ))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a17  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a33  & ( (!\data_out_sel[4]~input_o  & 
// (((\MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & !\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a49  & ((\data_out_sel[5]~input_o )))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a49 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a17 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a33 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~10 .extended_lut = "off";
defparam \Mux4~10 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \Mux4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N18
cyclonev_lcell_comb \Mux4~11 (
// Equation(s):
// \Mux4~11_combout  = ( \MEM5|mem_rtl_0|auto_generated|ram_block1a21  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a5 ))) # 
// (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a53 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a21  & ( \MEM5|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[4]~input_o  & 
// (((\data_out_sel[5]~input_o )) # (\MEM5|mem_rtl_0|auto_generated|ram_block1a5 ))) # (\data_out_sel[4]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a53  & \data_out_sel[5]~input_o )))) ) ) ) # ( \MEM5|mem_rtl_0|auto_generated|ram_block1a21  & ( 
// !\MEM5|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a5  & ((!\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # 
// (\MEM5|mem_rtl_0|auto_generated|ram_block1a53 )))) ) ) ) # ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a21  & ( !\MEM5|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[4]~input_o  & (\MEM5|mem_rtl_0|auto_generated|ram_block1a5  & 
// ((!\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((\MEM5|mem_rtl_0|auto_generated|ram_block1a53  & \data_out_sel[5]~input_o )))) ) ) )

	.dataa(!\MEM5|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM5|mem_rtl_0|auto_generated|ram_block1a53 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM5|mem_rtl_0|auto_generated|ram_block1a21 ),
	.dataf(!\MEM5|mem_rtl_0|auto_generated|ram_block1a37 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~11 .extended_lut = "off";
defparam \Mux4~11 .lut_mask = 64'h4403770344CF77CF;
defparam \Mux4~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N36
cyclonev_lcell_comb \Mux4~14 (
// Equation(s):
// \Mux4~14_combout  = ( \data_out_sel[3]~input_o  & ( \Mux4~11_combout  & ( (!\data_out_sel[2]~input_o  & (\Mux4~12_combout )) # (\data_out_sel[2]~input_o  & ((\Mux4~13_combout ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux4~11_combout  & ( 
// (\Mux4~10_combout ) # (\data_out_sel[2]~input_o ) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux4~11_combout  & ( (!\data_out_sel[2]~input_o  & (\Mux4~12_combout )) # (\data_out_sel[2]~input_o  & ((\Mux4~13_combout ))) ) ) ) # ( !\data_out_sel[3]~input_o  
// & ( !\Mux4~11_combout  & ( (!\data_out_sel[2]~input_o  & \Mux4~10_combout ) ) ) )

	.dataa(!\Mux4~12_combout ),
	.datab(!\Mux4~13_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux4~10_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux4~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~14 .extended_lut = "off";
defparam \Mux4~14 .lut_mask = 64'h00F053530FFF5353;
defparam \Mux4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y13_N3
cyclonev_lcell_comb \Mux4~20 (
// Equation(s):
// \Mux4~20_combout  = ( \data_out_sel[0]~input_o  & ( \Mux4~14_combout  & ( (!\data_out_sel[1]~input_o ) # (\Mux4~19_combout ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux4~14_combout  & ( (!\data_out_sel[1]~input_o  & ((\Mux4~4_combout ))) # 
// (\data_out_sel[1]~input_o  & (\Mux4~9_combout )) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux4~14_combout  & ( (\Mux4~19_combout  & \data_out_sel[1]~input_o ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\Mux4~14_combout  & ( (!\data_out_sel[1]~input_o  & 
// ((\Mux4~4_combout ))) # (\data_out_sel[1]~input_o  & (\Mux4~9_combout )) ) ) )

	.dataa(!\Mux4~9_combout ),
	.datab(!\Mux4~19_combout ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\Mux4~4_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux4~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~20 .extended_lut = "off";
defparam \Mux4~20 .lut_mask = 64'h05F5030305F5F3F3;
defparam \Mux4~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \data_out_sel[6]~input (
	.i(data_out_sel[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_out_sel[6]~input_o ));
// synopsys translate_off
defparam \data_out_sel[6]~input .bus_hold = "false";
defparam \data_out_sel[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N15
cyclonev_lcell_comb \Mux4~68 (
// Equation(s):
// \Mux4~68_combout  = ( \Mux4~20_combout  & ( \data_out_sel[6]~input_o  & ( (!\data_out_sel[7]~input_o  & (\Mux4~41_combout )) # (\data_out_sel[7]~input_o  & ((\Mux4~67_combout ))) ) ) ) # ( !\Mux4~20_combout  & ( \data_out_sel[6]~input_o  & ( 
// (!\data_out_sel[7]~input_o  & (\Mux4~41_combout )) # (\data_out_sel[7]~input_o  & ((\Mux4~67_combout ))) ) ) ) # ( \Mux4~20_combout  & ( !\data_out_sel[6]~input_o  & ( (!\data_out_sel[7]~input_o ) # (\Mux4~62_combout ) ) ) ) # ( !\Mux4~20_combout  & ( 
// !\data_out_sel[6]~input_o  & ( (\data_out_sel[7]~input_o  & \Mux4~62_combout ) ) ) )

	.dataa(!\data_out_sel[7]~input_o ),
	.datab(!\Mux4~41_combout ),
	.datac(!\Mux4~67_combout ),
	.datad(!\Mux4~62_combout ),
	.datae(!\Mux4~20_combout ),
	.dataf(!\data_out_sel[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~68 .extended_lut = "off";
defparam \Mux4~68 .lut_mask = 64'h0055AAFF27272727;
defparam \Mux4~68 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X6_Y81_N18
cyclonev_io_ibuf \mem_block_sel[1]~input (
	.i(mem_block_sel[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_block_sel[1]~input_o ));
// synopsys translate_off
defparam \mem_block_sel[1]~input .bus_hold = "false";
defparam \mem_block_sel[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y81_N75
cyclonev_io_ibuf \mem_block_sel[9]~input (
	.i(mem_block_sel[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_block_sel[9]~input_o ));
// synopsys translate_off
defparam \mem_block_sel[9]~input .bus_hold = "false";
defparam \mem_block_sel[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y81_N1
cyclonev_io_ibuf \mem_block_sel[4]~input (
	.i(mem_block_sel[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_block_sel[4]~input_o ));
// synopsys translate_off
defparam \mem_block_sel[4]~input .bus_hold = "false";
defparam \mem_block_sel[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N18
cyclonev_io_ibuf \mem_block_sel[8]~input (
	.i(mem_block_sel[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_block_sel[8]~input_o ));
// synopsys translate_off
defparam \mem_block_sel[8]~input .bus_hold = "false";
defparam \mem_block_sel[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N92
cyclonev_io_ibuf \mem_block_sel[7]~input (
	.i(mem_block_sel[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_block_sel[7]~input_o ));
// synopsys translate_off
defparam \mem_block_sel[7]~input .bus_hold = "false";
defparam \mem_block_sel[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N0
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( !\mem_block_sel[8]~input_o  & ( !\mem_block_sel[7]~input_o  & ( (!\mem_block_sel[9]~input_o  & !\mem_block_sel[4]~input_o ) ) ) )

	.dataa(!\mem_block_sel[9]~input_o ),
	.datab(!\mem_block_sel[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\mem_block_sel[8]~input_o ),
	.dataf(!\mem_block_sel[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h8888000000000000;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \mem_block_sel[10]~input (
	.i(mem_block_sel[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_block_sel[10]~input_o ));
// synopsys translate_off
defparam \mem_block_sel[10]~input .bus_hold = "false";
defparam \mem_block_sel[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N18
cyclonev_io_ibuf \mem_block_sel[6]~input (
	.i(mem_block_sel[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_block_sel[6]~input_o ));
// synopsys translate_off
defparam \mem_block_sel[6]~input .bus_hold = "false";
defparam \mem_block_sel[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \mem_block_sel[5]~input (
	.i(mem_block_sel[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_block_sel[5]~input_o ));
// synopsys translate_off
defparam \mem_block_sel[5]~input .bus_hold = "false";
defparam \mem_block_sel[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N35
cyclonev_io_ibuf \mem_block_sel[0]~input (
	.i(mem_block_sel[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\mem_block_sel[0]~input_o ));
// synopsys translate_off
defparam \mem_block_sel[0]~input .bus_hold = "false";
defparam \mem_block_sel[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N9
cyclonev_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = ( !\mem_block_sel[0]~input_o  & ( (\Selector0~0_combout  & (!\mem_block_sel[10]~input_o  & (!\mem_block_sel[6]~input_o  & !\mem_block_sel[5]~input_o ))) ) )

	.dataa(!\Selector0~0_combout ),
	.datab(!\mem_block_sel[10]~input_o ),
	.datac(!\mem_block_sel[6]~input_o ),
	.datad(!\mem_block_sel[5]~input_o ),
	.datae(gnd),
	.dataf(!\mem_block_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~3 .extended_lut = "off";
defparam \Selector0~3 .lut_mask = 64'h4000400000000000;
defparam \Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N36
cyclonev_lcell_comb \Selector0~4 (
// Equation(s):
// \Selector0~4_combout  = ( \Selector0~3_combout  & ( (\mem_block_sel[2]~input_o  & (!\mem_block_sel[3]~input_o  & (\Mux4~68_combout  & !\mem_block_sel[1]~input_o ))) ) )

	.dataa(!\mem_block_sel[2]~input_o ),
	.datab(!\mem_block_sel[3]~input_o ),
	.datac(!\Mux4~68_combout ),
	.datad(!\mem_block_sel[1]~input_o ),
	.datae(gnd),
	.dataf(!\Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~4 .extended_lut = "off";
defparam \Selector0~4 .lut_mask = 64'h0000000004000400;
defparam \Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \MEM12|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[62]~input_o ,\data_in[60]~input_o ,\data_in[58]~input_o ,\data_in[56]~input_o ,\data_in[54]~input_o ,\data_in[53]~input_o ,\data_in[52]~input_o ,\data_in[50]~input_o ,\data_in[49]~input_o ,\data_in[48]~input_o ,\data_in[46]~input_o ,\data_in[44]~input_o ,
\data_in[42]~input_o ,\data_in[40]~input_o ,\data_in[38]~input_o ,\data_in[37]~input_o ,\data_in[36]~input_o ,\data_in[34]~input_o ,\data_in[33]~input_o ,\data_in[32]~input_o ,\data_in[30]~input_o ,\data_in[28]~input_o ,\data_in[26]~input_o ,\data_in[24]~input_o ,
\data_in[22]~input_o ,\data_in[21]~input_o ,\data_in[20]~input_o ,\data_in[18]~input_o ,\data_in[17]~input_o ,\data_in[16]~input_o ,\data_in[14]~input_o ,\data_in[12]~input_o ,\data_in[10]~input_o ,\data_in[8]~input_o ,\data_in[6]~input_o ,\data_in[5]~input_o ,
\data_in[4]~input_o ,\data_in[2]~input_o ,\data_in[1]~input_o ,\data_in[0]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM12|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 150;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 200;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 150;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 200;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N18
cyclonev_lcell_comb \Mux11~3 (
// Equation(s):
// \Mux11~3_combout  = ( \data_out_sel[3]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a60  & ( (\data_out_sel[2]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a56 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a60  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a48 )) # (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a52 ))) ) ) ) # ( \data_out_sel[3]~input_o  & ( 
// !\MEM12|mem_rtl_0|auto_generated|ram_block1a60  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a56  & !\data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a60  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a48 )) # (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a52 ))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a48 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a56 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a52 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a60 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~3 .extended_lut = "off";
defparam \Mux11~3 .lut_mask = 64'h505F3030505F3F3F;
defparam \Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N42
cyclonev_lcell_comb \Mux11~2 (
// Equation(s):
// \Mux11~2_combout  = ( \data_out_sel[3]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a40  & ( (!\data_out_sel[2]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a44 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a40  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a32 )) # (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a36 ))) ) ) ) # ( \data_out_sel[3]~input_o  & ( 
// !\MEM12|mem_rtl_0|auto_generated|ram_block1a40  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a44  & \data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a40  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a32 )) # (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a36 ))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a44 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a32 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a36 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a40 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~2 .extended_lut = "off";
defparam \Mux11~2 .lut_mask = 64'h303F0505303FF5F5;
defparam \Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N30
cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[3]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a4 )) # 
// (\data_out_sel[3]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a12 )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[2]~input_o  & 
// (((\data_out_sel[3]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a4 )) # (\data_out_sel[3]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a12 ))))) ) ) ) # ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a4 )) # (\data_out_sel[3]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a12 ))))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a8  
// & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a4 )) # (\data_out_sel[3]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a12 ))))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N6
cyclonev_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = ( \data_out_sel[3]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a24  & ( (!\data_out_sel[2]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a28 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a24  & ( (!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a16 ))) # (\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a20 )) ) ) ) # ( \data_out_sel[3]~input_o  & ( 
// !\MEM12|mem_rtl_0|auto_generated|ram_block1a24  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a28  & \data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a24  & ( (!\data_out_sel[2]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a16 ))) # (\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a20 )) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~1 .extended_lut = "off";
defparam \Mux11~1 .lut_mask = 64'h05F5030305F5F3F3;
defparam \Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N54
cyclonev_lcell_comb \Mux11~4 (
// Equation(s):
// \Mux11~4_combout  = ( \data_out_sel[5]~input_o  & ( \Mux11~1_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux11~2_combout ))) # (\data_out_sel[4]~input_o  & (\Mux11~3_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux11~1_combout  & ( 
// (\Mux11~0_combout ) # (\data_out_sel[4]~input_o ) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux11~1_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux11~2_combout ))) # (\data_out_sel[4]~input_o  & (\Mux11~3_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\Mux11~1_combout  & ( (!\data_out_sel[4]~input_o  & \Mux11~0_combout ) ) ) )

	.dataa(!\Mux11~3_combout ),
	.datab(!\Mux11~2_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux11~0_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~4 .extended_lut = "off";
defparam \Mux11~4 .lut_mask = 64'h00F035350FFF3535;
defparam \Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N18
cyclonev_lcell_comb \Mux11~8 (
// Equation(s):
// \Mux11~8_combout  = ( \data_out_sel[4]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a42  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a58 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a62 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a42  & ( (!\data_out_sel[2]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a46 ) ) ) ) # ( 
// \data_out_sel[4]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a42  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a58 )) # (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a62 ))) ) ) ) # ( 
// !\data_out_sel[4]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a42  & ( (\data_out_sel[2]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a46 ) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a58 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a62 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a46 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a42 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~8 .extended_lut = "off";
defparam \Mux11~8 .lut_mask = 64'h000F5353F0FF5353;
defparam \Mux11~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N6
cyclonev_lcell_comb \Mux11~6 (
// Equation(s):
// \Mux11~6_combout  = ( \data_out_sel[4]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a54  & ( (\data_out_sel[2]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a50 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a54  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a34 )) # (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a38 ))) ) ) ) # ( \data_out_sel[4]~input_o  & ( 
// !\MEM12|mem_rtl_0|auto_generated|ram_block1a54  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a50  & !\data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a54  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a34 )) # (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a38 ))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a34 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a50 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a38 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a54 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~6 .extended_lut = "off";
defparam \Mux11~6 .lut_mask = 64'h505F3030505F3F3F;
defparam \Mux11~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \Mux11~5 (
// Equation(s):
// \Mux11~5_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a22  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a6  & ( ((!\data_out_sel[4]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a2 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a18 )))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a22  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[2]~input_o )) 
// # (\MEM12|mem_rtl_0|auto_generated|ram_block1a2 ))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[2]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a18 )))) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a22  & ( 
// !\MEM12|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[4]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a2  & (!\data_out_sel[2]~input_o ))) # (\data_out_sel[4]~input_o  & (((\MEM12|mem_rtl_0|auto_generated|ram_block1a18 ) # 
// (\data_out_sel[2]~input_o )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a22  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a2 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a18 ))))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a22 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~5 .extended_lut = "off";
defparam \Mux11~5 .lut_mask = 64'h407043734C7C4F7F;
defparam \Mux11~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N12
cyclonev_lcell_comb \Mux11~7 (
// Equation(s):
// \Mux11~7_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a14  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a30  & ( ((!\data_out_sel[4]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a10 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a26 )))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a14  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a30  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a10  & (!\data_out_sel[2]~input_o ))) # (\data_out_sel[4]~input_o  & (((\MEM12|mem_rtl_0|auto_generated|ram_block1a26 ) # (\data_out_sel[2]~input_o )))) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a14  & 
// ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a30  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[2]~input_o )) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a10 ))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[2]~input_o  & 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a26 )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a14  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a30  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a10 )) # (\data_out_sel[4]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a26 ))))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~7 .extended_lut = "off";
defparam \Mux11~7 .lut_mask = 64'h40704C7C43734F7F;
defparam \Mux11~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N24
cyclonev_lcell_comb \Mux11~9 (
// Equation(s):
// \Mux11~9_combout  = ( \data_out_sel[5]~input_o  & ( \Mux11~7_combout  & ( (!\data_out_sel[3]~input_o  & ((\Mux11~6_combout ))) # (\data_out_sel[3]~input_o  & (\Mux11~8_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux11~7_combout  & ( 
// (\Mux11~5_combout ) # (\data_out_sel[3]~input_o ) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux11~7_combout  & ( (!\data_out_sel[3]~input_o  & ((\Mux11~6_combout ))) # (\data_out_sel[3]~input_o  & (\Mux11~8_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\Mux11~7_combout  & ( (!\data_out_sel[3]~input_o  & \Mux11~5_combout ) ) ) )

	.dataa(!\Mux11~8_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux11~6_combout ),
	.datad(!\Mux11~5_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux11~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~9 .extended_lut = "off";
defparam \Mux11~9 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \Mux11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N24
cyclonev_lcell_comb \Mux11~11 (
// Equation(s):
// \Mux11~11_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a53  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a21  & ( ((!\data_out_sel[5]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a17 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a49 ))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a53  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a21  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a17 ))) # (\data_out_sel[5]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a49 )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o )))) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a53 
//  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a21  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a17 ))) # (\data_out_sel[5]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a49 )))) # 
// (\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a53  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a21  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a17 ))) # (\data_out_sel[5]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a49 )))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a49 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a17 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a53 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~11 .extended_lut = "off";
defparam \Mux11~11 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux11~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N30
cyclonev_lcell_comb \Mux11~10 (
// Equation(s):
// \Mux11~10_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a33  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[5]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a5 )) # 
// (\data_out_sel[5]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a37 )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a33  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o 
// )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a5 )) # (\data_out_sel[5]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a37 ))))) ) ) ) # ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a33  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a5 )) # (\data_out_sel[5]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a37 ))))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a33  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a1  & ( 
// (\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a5 )) # (\data_out_sel[5]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a37 ))))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a37 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a33 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~10 .extended_lut = "off";
defparam \Mux11~10 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux11~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \MEM12|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[115]~input_o ,\data_in[114]~input_o ,\data_in[113]~input_o ,\data_in[112]~input_o ,\data_in[99]~input_o ,\data_in[98]~input_o ,\data_in[97]~input_o ,\data_in[96]~input_o ,\data_in[83]~input_o ,\data_in[82]~input_o ,\data_in[81]~input_o ,\data_in[80]~input_o ,
\data_in[67]~input_o ,\data_in[66]~input_o ,\data_in[65]~input_o ,\data_in[64]~input_o ,\data_in[63]~input_o ,\data_in[61]~input_o ,\data_in[59]~input_o ,\data_in[57]~input_o ,\data_in[55]~input_o ,\data_in[51]~input_o ,\data_in[47]~input_o ,\data_in[45]~input_o ,
\data_in[43]~input_o ,\data_in[41]~input_o ,\data_in[39]~input_o ,\data_in[35]~input_o ,\data_in[31]~input_o ,\data_in[29]~input_o ,\data_in[27]~input_o ,\data_in[25]~input_o ,\data_in[23]~input_o ,\data_in[19]~input_o ,\data_in[15]~input_o ,\data_in[13]~input_o ,
\data_in[11]~input_o ,\data_in[9]~input_o ,\data_in[7]~input_o ,\data_in[3]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM12|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 40;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 150;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 200;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 40;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 255;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 150;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 200;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N6
cyclonev_lcell_comb \Mux11~12 (
// Equation(s):
// \Mux11~12_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a13  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a41 )) # 
// (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a45 )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a13  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o )) 
// # (\MEM12|mem_rtl_0|auto_generated|ram_block1a41 ))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a45 )))) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a13  & ( 
// !\MEM12|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a41  & (\data_out_sel[5]~input_o ))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o ) # 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a45 )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a13  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a9  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[2]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a41 )) # (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a45 ))))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a41 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a45 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a13 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~12 .extended_lut = "off";
defparam \Mux11~12 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Mux11~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N42
cyclonev_lcell_comb \Mux11~13 (
// Equation(s):
// \Mux11~13_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a57  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a25 )))) # 
// (\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a61 ))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a57  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[2]~input_o  
// & (((\MEM12|mem_rtl_0|auto_generated|ram_block1a25  & !\data_out_sel[5]~input_o )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a61 ))) ) ) ) # ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a57  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a25 )))) # (\data_out_sel[2]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a61  & ((\data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a57  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[2]~input_o  & 
// (((\MEM12|mem_rtl_0|auto_generated|ram_block1a25  & !\data_out_sel[5]~input_o )))) # (\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a61  & ((\data_out_sel[5]~input_o )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a61 ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a57 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~13 .extended_lut = "off";
defparam \Mux11~13 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \Mux11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N18
cyclonev_lcell_comb \Mux11~14 (
// Equation(s):
// \Mux11~14_combout  = ( \data_out_sel[3]~input_o  & ( \Mux11~13_combout  & ( (\Mux11~12_combout ) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux11~13_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux11~10_combout ))) # 
// (\data_out_sel[4]~input_o  & (\Mux11~11_combout )) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux11~13_combout  & ( (!\data_out_sel[4]~input_o  & \Mux11~12_combout ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\Mux11~13_combout  & ( 
// (!\data_out_sel[4]~input_o  & ((\Mux11~10_combout ))) # (\data_out_sel[4]~input_o  & (\Mux11~11_combout )) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\Mux11~11_combout ),
	.datac(!\Mux11~10_combout ),
	.datad(!\Mux11~12_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux11~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~14 .extended_lut = "off";
defparam \Mux11~14 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \Mux11~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N42
cyclonev_lcell_comb \Mux11~18 (
// Equation(s):
// \Mux11~18_combout  = ( \data_out_sel[3]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a51  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a59 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a63 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a51  & ( (!\data_out_sel[2]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a55 ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a51  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a59 )) # (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a63 ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a51  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a55  & \data_out_sel[2]~input_o ) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a55 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a59 ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a51 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~18 .extended_lut = "off";
defparam \Mux11~18 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \Mux11~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N36
cyclonev_lcell_comb \Mux11~17 (
// Equation(s):
// \Mux11~17_combout  = ( \data_out_sel[3]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a39  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a43 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a47 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a39  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a35 ) # (\data_out_sel[2]~input_o ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a39  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a43 )) # (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a47 ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a39  & ( (!\data_out_sel[2]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a35 ) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a47 ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a35 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a39 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~17 .extended_lut = "off";
defparam \Mux11~17 .lut_mask = 64'h00CC474733FF4747;
defparam \Mux11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N0
cyclonev_lcell_comb \Mux11~16 (
// Equation(s):
// \Mux11~16_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a31  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a19  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o ) # ((\MEM12|mem_rtl_0|auto_generated|ram_block1a23 )))) # 
// (\data_out_sel[3]~input_o  & (((\MEM12|mem_rtl_0|auto_generated|ram_block1a27 )) # (\data_out_sel[2]~input_o ))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a31  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a19  & ( (!\data_out_sel[3]~input_o  & 
// ((!\data_out_sel[2]~input_o ) # ((\MEM12|mem_rtl_0|auto_generated|ram_block1a23 )))) # (\data_out_sel[3]~input_o  & (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a27 ))) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a31  & 
// ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a19  & ( (!\data_out_sel[3]~input_o  & (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a23 )))) # (\data_out_sel[3]~input_o  & (((\MEM12|mem_rtl_0|auto_generated|ram_block1a27 )) # 
// (\data_out_sel[2]~input_o ))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a31  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a19  & ( (!\data_out_sel[3]~input_o  & (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a23 )))) 
// # (\data_out_sel[3]~input_o  & (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a27 ))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a31 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~16 .extended_lut = "off";
defparam \Mux11~16 .lut_mask = 64'h042615378CAE9DBF;
defparam \Mux11~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N24
cyclonev_lcell_comb \Mux11~15 (
// Equation(s):
// \Mux11~15_combout  = ( \data_out_sel[3]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a15  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a11 ) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a7 )) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\data_out_sel[2]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a11 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a15  & ( 
// (!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a7 )) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~15 .extended_lut = "off";
defparam \Mux11~15 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \Mux11~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N48
cyclonev_lcell_comb \Mux11~19 (
// Equation(s):
// \Mux11~19_combout  = ( \Mux11~16_combout  & ( \Mux11~15_combout  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\Mux11~17_combout ))) # (\data_out_sel[4]~input_o  & (\Mux11~18_combout ))) ) ) ) # ( !\Mux11~16_combout  & ( 
// \Mux11~15_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\Mux11~17_combout ))) # (\data_out_sel[4]~input_o  & (\Mux11~18_combout )))) ) ) ) # ( \Mux11~16_combout 
//  & ( !\Mux11~15_combout  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\Mux11~17_combout ))) # (\data_out_sel[4]~input_o  & (\Mux11~18_combout )))) ) ) ) # ( 
// !\Mux11~16_combout  & ( !\Mux11~15_combout  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\Mux11~17_combout ))) # (\data_out_sel[4]~input_o  & (\Mux11~18_combout )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\Mux11~18_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux11~17_combout ),
	.datae(!\Mux11~16_combout ),
	.dataf(!\Mux11~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~19 .extended_lut = "off";
defparam \Mux11~19 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux11~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N57
cyclonev_lcell_comb \Mux11~20 (
// Equation(s):
// \Mux11~20_combout  = ( \data_out_sel[1]~input_o  & ( \Mux11~19_combout  & ( (\data_out_sel[0]~input_o ) # (\Mux11~9_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux11~19_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux11~4_combout )) # 
// (\data_out_sel[0]~input_o  & ((\Mux11~14_combout ))) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux11~19_combout  & ( (\Mux11~9_combout  & !\data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\Mux11~19_combout  & ( 
// (!\data_out_sel[0]~input_o  & (\Mux11~4_combout )) # (\data_out_sel[0]~input_o  & ((\Mux11~14_combout ))) ) ) )

	.dataa(!\Mux11~4_combout ),
	.datab(!\Mux11~9_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux11~14_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux11~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~20 .extended_lut = "off";
defparam \Mux11~20 .lut_mask = 64'h505F3030505F3F3F;
defparam \Mux11~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N12
cyclonev_lcell_comb \Mux11~24 (
// Equation(s):
// \Mux11~24_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a113  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a114 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a115 )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a113  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[1]~input_o  & 
// (((!\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a114 )) # (\data_out_sel[0]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a115 ))))) ) ) ) # ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a113  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a114 )) # (\data_out_sel[0]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a115 ))))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a113  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a112  & ( 
// (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a114 )) # (\data_out_sel[0]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a115 ))))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a114 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a115 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a113 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a112 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~24 .extended_lut = "off";
defparam \Mux11~24 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux11~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N42
cyclonev_lcell_comb \Mux11~23 (
// Equation(s):
// \Mux11~23_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a99  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a97 ))) # 
// (\data_out_sel[1]~input_o  & (((\MEM12|mem_rtl_0|auto_generated|ram_block1a98 ) # (\data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a99  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[1]~input_o  & 
// (((!\data_out_sel[0]~input_o )) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a97 ))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a98 )))) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a99  
// & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a97  & (\data_out_sel[0]~input_o ))) # (\data_out_sel[1]~input_o  & (((\MEM12|mem_rtl_0|auto_generated|ram_block1a98 ) # 
// (\data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a99  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a97  & (\data_out_sel[0]~input_o ))) 
// # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a98 )))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a98 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a99 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a96 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~23 .extended_lut = "off";
defparam \Mux11~23 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux11~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N0
cyclonev_lcell_comb \Mux11~21 (
// Equation(s):
// \Mux11~21_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a64  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a66 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a67 )) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a64  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a66 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a67 )) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a64  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a65 ) ) ) ) # ( 
// !\MEM12|mem_rtl_0|auto_generated|ram_block1a64  & ( !\data_out_sel[1]~input_o  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a65  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a65 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a66 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a64 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~21 .extended_lut = "off";
defparam \Mux11~21 .lut_mask = 64'h0505F5F503F303F3;
defparam \Mux11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N6
cyclonev_lcell_comb \Mux11~22 (
// Equation(s):
// \Mux11~22_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a83  & ( \data_out_sel[0]~input_o  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a81 ) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a83  & ( 
// \data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a81 ) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a83  & ( !\data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a80 )) # (\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a82 ))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a83  & ( !\data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a80 )) # (\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a82 ))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a80 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a81 ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a82 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a83 ),
	.dataf(!\data_out_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~22 .extended_lut = "off";
defparam \Mux11~22 .lut_mask = 64'h447744770C0C3F3F;
defparam \Mux11~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N48
cyclonev_lcell_comb \Mux11~25 (
// Equation(s):
// \Mux11~25_combout  = ( \Mux11~21_combout  & ( \Mux11~22_combout  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\Mux11~23_combout ))) # (\data_out_sel[4]~input_o  & (\Mux11~24_combout ))) ) ) ) # ( !\Mux11~21_combout  & ( 
// \Mux11~22_combout  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\Mux11~23_combout ))) # (\data_out_sel[4]~input_o  & (\Mux11~24_combout )))) ) ) ) # ( \Mux11~21_combout  
// & ( !\Mux11~22_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\Mux11~23_combout ))) # (\data_out_sel[4]~input_o  & (\Mux11~24_combout )))) ) ) ) # ( 
// !\Mux11~21_combout  & ( !\Mux11~22_combout  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\Mux11~23_combout ))) # (\data_out_sel[4]~input_o  & (\Mux11~24_combout )))) ) ) )

	.dataa(!\Mux11~24_combout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux11~23_combout ),
	.datae(!\Mux11~21_combout ),
	.dataf(!\Mux11~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~25 .extended_lut = "off";
defparam \Mux11~25 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \Mux11~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \MEM12|mem_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[126]~input_o ,\data_in[124]~input_o ,\data_in[123]~input_o ,\data_in[122]~input_o ,\data_in[121]~input_o ,\data_in[120]~input_o ,\data_in[119]~input_o ,\data_in[118]~input_o ,\data_in[117]~input_o ,\data_in[116]~input_o ,\data_in[110]~input_o ,
\data_in[108]~input_o ,\data_in[107]~input_o ,\data_in[106]~input_o ,\data_in[105]~input_o ,\data_in[104]~input_o ,\data_in[103]~input_o ,\data_in[102]~input_o ,\data_in[101]~input_o ,\data_in[100]~input_o ,\data_in[94]~input_o ,\data_in[92]~input_o ,
\data_in[91]~input_o ,\data_in[90]~input_o ,\data_in[89]~input_o ,\data_in[88]~input_o ,\data_in[87]~input_o ,\data_in[86]~input_o ,\data_in[85]~input_o ,\data_in[84]~input_o ,\data_in[78]~input_o ,\data_in[76]~input_o ,\data_in[75]~input_o ,\data_in[74]~input_o ,
\data_in[73]~input_o ,\data_in[72]~input_o ,\data_in[71]~input_o ,\data_in[70]~input_o ,\data_in[69]~input_o ,\data_in[68]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM12|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 8;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 40;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 68;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 255;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 150;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 200;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 8;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 40;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 68;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 255;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 150;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 200;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N24
cyclonev_lcell_comb \Mux11~31 (
// Equation(s):
// \Mux11~31_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a88  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a90  & ( ((!\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a72 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a74 ))) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a88  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a90  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a72 ))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a74 )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[1]~input_o )))) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a88  
// & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a90  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a72 ))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a74 )))) # 
// (\data_out_sel[4]~input_o  & (((!\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a88  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a90  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a72 ))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a74 )))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a74 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a72 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a88 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a90 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~31 .extended_lut = "off";
defparam \Mux11~31 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux11~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N6
cyclonev_lcell_comb \Mux11~33 (
// Equation(s):
// \Mux11~33_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a73  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a75  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a89 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a91 ))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a73  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a75  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[1]~input_o )))) 
// # (\data_out_sel[4]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a89 ))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a91 )))) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a73  & 
// ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a75  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[1]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a89 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a91 )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a73  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a75  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a89 ))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a91 )))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a91 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a89 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a73 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~33 .extended_lut = "off";
defparam \Mux11~33 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \Mux11~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N12
cyclonev_lcell_comb \Mux11~34 (
// Equation(s):
// \Mux11~34_combout  = ( \data_out_sel[4]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a121 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a123 )) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[1]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a107 ) ) ) ) # ( 
// \data_out_sel[4]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a121 ))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a123 )) ) ) ) # 
// ( !\data_out_sel[4]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a105  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a107  & \data_out_sel[1]~input_o ) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a107 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a123 ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a121 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a105 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~34 .extended_lut = "off";
defparam \Mux11~34 .lut_mask = 64'h00550F33FF550F33;
defparam \Mux11~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N30
cyclonev_lcell_comb \Mux11~32 (
// Equation(s):
// \Mux11~32_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a104  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a120 )))) # 
// (\data_out_sel[1]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a106 ))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a104  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[1]~input_o 
//  & (((\MEM12|mem_rtl_0|auto_generated|ram_block1a120  & \data_out_sel[4]~input_o )))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a106 ))) ) ) ) # ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a104  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a120 )))) # (\data_out_sel[1]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a106  & ((!\data_out_sel[4]~input_o )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a104  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[1]~input_o  & 
// (((\MEM12|mem_rtl_0|auto_generated|ram_block1a120  & \data_out_sel[4]~input_o )))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a106  & ((!\data_out_sel[4]~input_o )))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a106 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a120 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a104 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a122 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~32 .extended_lut = "off";
defparam \Mux11~32 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Mux11~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N48
cyclonev_lcell_comb \Mux11~35 (
// Equation(s):
// \Mux11~35_combout  = ( \Mux11~34_combout  & ( \Mux11~32_combout  & ( ((!\data_out_sel[0]~input_o  & (\Mux11~31_combout )) # (\data_out_sel[0]~input_o  & ((\Mux11~33_combout )))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\Mux11~34_combout  & ( 
// \Mux11~32_combout  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux11~31_combout )) # (\data_out_sel[0]~input_o  & ((\Mux11~33_combout ))))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[0]~input_o )))) ) ) ) # ( \Mux11~34_combout 
//  & ( !\Mux11~32_combout  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux11~31_combout )) # (\data_out_sel[0]~input_o  & ((\Mux11~33_combout ))))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[0]~input_o )))) ) ) ) # ( 
// !\Mux11~34_combout  & ( !\Mux11~32_combout  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux11~31_combout )) # (\data_out_sel[0]~input_o  & ((\Mux11~33_combout ))))) ) ) )

	.dataa(!\Mux11~31_combout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux11~33_combout ),
	.datae(!\Mux11~34_combout ),
	.dataf(!\Mux11~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~35 .extended_lut = "off";
defparam \Mux11~35 .lut_mask = 64'h404C434F707C737F;
defparam \Mux11~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N6
cyclonev_lcell_comb \Mux11~37 (
// Equation(s):
// \Mux11~37_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a124  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[1]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a126 ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a124  & ( 
// \data_out_sel[5]~input_o  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a126  & \data_out_sel[1]~input_o ) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a124  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[1]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a92 ))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a94 )) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a124  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[1]~input_o  
// & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a92 ))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a94 )) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a94 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a126 ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a92 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a124 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~37 .extended_lut = "off";
defparam \Mux11~37 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux11~37 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \MEM12|mem_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[159]~input_o ,\data_in[158]~input_o ,\data_in[157]~input_o ,\data_in[156]~input_o ,\data_in[155]~input_o ,\data_in[154]~input_o ,\data_in[153]~input_o ,\data_in[152]~input_o ,\data_in[151]~input_o ,\data_in[150]~input_o ,\data_in[149]~input_o ,
\data_in[148]~input_o ,\data_in[147]~input_o ,\data_in[146]~input_o ,\data_in[145]~input_o ,\data_in[144]~input_o ,\data_in[143]~input_o ,\data_in[142]~input_o ,\data_in[141]~input_o ,\data_in[140]~input_o ,\data_in[139]~input_o ,\data_in[138]~input_o ,
\data_in[137]~input_o ,\data_in[136]~input_o ,\data_in[135]~input_o ,\data_in[134]~input_o ,\data_in[133]~input_o ,\data_in[132]~input_o ,\data_in[131]~input_o ,\data_in[130]~input_o ,\data_in[129]~input_o ,\data_in[128]~input_o ,\data_in[127]~input_o ,
\data_in[125]~input_o ,\data_in[111]~input_o ,\data_in[109]~input_o ,\data_in[95]~input_o ,\data_in[93]~input_o ,\data_in[79]~input_o ,\data_in[77]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM12|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "single_clk_ram:MEM12|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 8;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 40;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 77;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 255;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 150;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 200;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 8;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 40;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 77;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 255;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 150;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 200;
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \MEM12|mem_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N48
cyclonev_lcell_comb \Mux11~39 (
// Equation(s):
// \Mux11~39_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a127  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a125  & ( ((!\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a93 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a95 ))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a127  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a125  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[1]~input_o  
// & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a93 ))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a95 )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[1]~input_o )))) ) ) ) # ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a127  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a125  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a93 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a95 )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a127  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a125  & ( 
// (!\data_out_sel[5]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a93 ))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a95 )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a95 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a93 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a127 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a125 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~39 .extended_lut = "off";
defparam \Mux11~39 .lut_mask = 64'h02A207A752F257F7;
defparam \Mux11~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N42
cyclonev_lcell_comb \Mux11~38 (
// Equation(s):
// \Mux11~38_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a109  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[5]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a79 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a111 ))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a109  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[5]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a79 )) # (\data_out_sel[5]~input_o  
// & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a111 ))) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a109  & ( !\data_out_sel[1]~input_o  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a77~portbdataout ) # (\data_out_sel[5]~input_o ) ) ) ) # ( 
// !\MEM12|mem_rtl_0|auto_generated|ram_block1a109  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[5]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a77~portbdataout ) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a79 ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a111 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a109 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~38 .extended_lut = "off";
defparam \Mux11~38 .lut_mask = 64'h0A0A5F5F22772277;
defparam \Mux11~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N30
cyclonev_lcell_comb \Mux11~36 (
// Equation(s):
// \Mux11~36_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a78  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a108 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a110 ))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a78  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a108 )) # (\data_out_sel[1]~input_o  
// & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a110 ))) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a78  & ( !\data_out_sel[5]~input_o  & ( (\data_out_sel[1]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a76 ) ) ) ) # ( 
// !\MEM12|mem_rtl_0|auto_generated|ram_block1a78  & ( !\data_out_sel[5]~input_o  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a76  & !\data_out_sel[1]~input_o ) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a108 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a110 ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a76 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a78 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~36 .extended_lut = "off";
defparam \Mux11~36 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux11~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N24
cyclonev_lcell_comb \Mux11~40 (
// Equation(s):
// \Mux11~40_combout  = ( \data_out_sel[0]~input_o  & ( \Mux11~36_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux11~38_combout ))) # (\data_out_sel[4]~input_o  & (\Mux11~39_combout )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux11~36_combout  & ( 
// (!\data_out_sel[4]~input_o ) # (\Mux11~37_combout ) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux11~36_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux11~38_combout ))) # (\data_out_sel[4]~input_o  & (\Mux11~39_combout )) ) ) ) # ( 
// !\data_out_sel[0]~input_o  & ( !\Mux11~36_combout  & ( (\Mux11~37_combout  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\Mux11~37_combout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\Mux11~39_combout ),
	.datad(!\Mux11~38_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux11~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~40 .extended_lut = "off";
defparam \Mux11~40 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Mux11~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N24
cyclonev_lcell_comb \Mux11~26 (
// Equation(s):
// \Mux11~26_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a71  & ( \data_out_sel[1]~input_o  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a70 ) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a71  & ( 
// \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a70 ) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a71  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ))) # (\data_out_sel[0]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a69 )) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a71  & ( !\data_out_sel[1]~input_o  & ( 
// (!\data_out_sel[0]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ))) # (\data_out_sel[0]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a69 )) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a70 ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a69 ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a71 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~26 .extended_lut = "off";
defparam \Mux11~26 .lut_mask = 64'h05AF05AF22227777;
defparam \Mux11~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N12
cyclonev_lcell_comb \Mux11~29 (
// Equation(s):
// \Mux11~29_combout  = ( \data_out_sel[0]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a117 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a119 )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[1]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a118 ) ) ) ) # ( 
// \data_out_sel[0]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a117 ))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a119 )) ) ) ) # 
// ( !\data_out_sel[0]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a116  & ( (\data_out_sel[1]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a118 ) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a119 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a118 ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a117 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a116 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~29 .extended_lut = "off";
defparam \Mux11~29 .lut_mask = 64'h030311DDCFCF11DD;
defparam \Mux11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N36
cyclonev_lcell_comb \Mux11~28 (
// Equation(s):
// \Mux11~28_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a103  & ( \data_out_sel[1]~input_o  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a102 ) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a103  & ( 
// \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a102 ) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a103  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a100 ))) # (\data_out_sel[0]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a101 )) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a103  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o 
//  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a100 ))) # (\data_out_sel[0]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a101 )) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a101 ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a102 ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a100 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a103 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~28 .extended_lut = "off";
defparam \Mux11~28 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \Mux11~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N30
cyclonev_lcell_comb \Mux11~27 (
// Equation(s):
// \Mux11~27_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a87  & ( \data_out_sel[1]~input_o  & ( (\data_out_sel[0]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a86 ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a87  & ( 
// \data_out_sel[1]~input_o  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a86  & !\data_out_sel[0]~input_o ) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a87  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a84 )) # (\data_out_sel[0]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a85 ))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a87  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a84 )) # (\data_out_sel[0]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a85 ))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a86 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a85 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a87 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~27 .extended_lut = "off";
defparam \Mux11~27 .lut_mask = 64'h303F303F50505F5F;
defparam \Mux11~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N18
cyclonev_lcell_comb \Mux11~30 (
// Equation(s):
// \Mux11~30_combout  = ( \Mux11~28_combout  & ( \Mux11~27_combout  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\Mux11~26_combout ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\Mux11~29_combout )))) ) ) ) # ( 
// !\Mux11~28_combout  & ( \Mux11~27_combout  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\Mux11~26_combout ))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \Mux11~29_combout )))) ) ) ) # ( \Mux11~28_combout  & ( 
// !\Mux11~27_combout  & ( (!\data_out_sel[5]~input_o  & (\Mux11~26_combout  & (!\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\Mux11~29_combout )))) ) ) ) # ( !\Mux11~28_combout  & ( !\Mux11~27_combout  & ( 
// (!\data_out_sel[5]~input_o  & (\Mux11~26_combout  & (!\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \Mux11~29_combout )))) ) ) )

	.dataa(!\Mux11~26_combout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux11~29_combout ),
	.datae(!\Mux11~28_combout ),
	.dataf(!\Mux11~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~30 .extended_lut = "off";
defparam \Mux11~30 .lut_mask = 64'h404370734C4F7C7F;
defparam \Mux11~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N54
cyclonev_lcell_comb \Mux11~41 (
// Equation(s):
// \Mux11~41_combout  = ( \data_out_sel[2]~input_o  & ( \Mux11~30_combout  & ( (!\data_out_sel[3]~input_o ) # (\Mux11~40_combout ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \Mux11~30_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux11~25_combout )) # 
// (\data_out_sel[3]~input_o  & ((\Mux11~35_combout ))) ) ) ) # ( \data_out_sel[2]~input_o  & ( !\Mux11~30_combout  & ( (\data_out_sel[3]~input_o  & \Mux11~40_combout ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\Mux11~30_combout  & ( 
// (!\data_out_sel[3]~input_o  & (\Mux11~25_combout )) # (\data_out_sel[3]~input_o  & ((\Mux11~35_combout ))) ) ) )

	.dataa(!\Mux11~25_combout ),
	.datab(!\Mux11~35_combout ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\Mux11~40_combout ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\Mux11~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~41 .extended_lut = "off";
defparam \Mux11~41 .lut_mask = 64'h5353000F5353F0FF;
defparam \Mux11~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N18
cyclonev_lcell_comb \Mux11~43 (
// Equation(s):
// \Mux11~43_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a138  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a140  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o )) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a136 ))) # 
// (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a142 )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a138  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a140  & ( 
// (!\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o )) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a136 ))) # (\data_out_sel[1]~input_o  & (((\MEM12|mem_rtl_0|auto_generated|ram_block1a142  & \data_out_sel[2]~input_o )))) ) ) ) # ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a138  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a140  & ( (!\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a136  & ((!\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & 
// (((!\data_out_sel[2]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a142 )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a138  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a140  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a136  & ((!\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & (((\MEM12|mem_rtl_0|auto_generated|ram_block1a142  & \data_out_sel[2]~input_o )))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a136 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a142 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a138 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a140 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~43 .extended_lut = "off";
defparam \Mux11~43 .lut_mask = 64'h4403770344CF77CF;
defparam \Mux11~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N24
cyclonev_lcell_comb \Mux11~44 (
// Equation(s):
// \Mux11~44_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a135  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a133  & ( ((!\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a129 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a131 )))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a135  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[1]~input_o  & 
// (((\data_out_sel[2]~input_o )) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a129 ))) # (\data_out_sel[1]~input_o  & (((\MEM12|mem_rtl_0|auto_generated|ram_block1a131  & !\data_out_sel[2]~input_o )))) ) ) ) # ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a135  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a129  & ((!\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & 
// (((\data_out_sel[2]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a131 )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a135  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[2]~input_o  & 
// ((!\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a129 )) # (\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a131 ))))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a129 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a131 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a135 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~44 .extended_lut = "off";
defparam \Mux11~44 .lut_mask = 64'h4700473347CC47FF;
defparam \Mux11~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N42
cyclonev_lcell_comb \Mux11~42 (
// Equation(s):
// \Mux11~42_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a132  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a130 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a134 )) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a132  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a130 ))) # (\data_out_sel[2]~input_o  
// & (\MEM12|mem_rtl_0|auto_generated|ram_block1a134 )) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a132  & ( !\data_out_sel[1]~input_o  & ( (\data_out_sel[2]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a128 ) ) ) ) # ( 
// !\MEM12|mem_rtl_0|auto_generated|ram_block1a132  & ( !\data_out_sel[1]~input_o  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a128  & !\data_out_sel[2]~input_o ) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a130 ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a128 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a132 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~42 .extended_lut = "off";
defparam \Mux11~42 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux11~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N30
cyclonev_lcell_comb \Mux11~45 (
// Equation(s):
// \Mux11~45_combout  = ( \data_out_sel[2]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a137  & ( (!\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a141 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a143 ))) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a137  & ( (!\data_out_sel[1]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a139 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a137  & ( (!\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a141 )) # (\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a143 ))) ) ) ) # 
// ( !\data_out_sel[2]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a137  & ( (\data_out_sel[1]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a139 ) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a141 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a139 ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a143 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a137 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~45 .extended_lut = "off";
defparam \Mux11~45 .lut_mask = 64'h03034477CFCF4477;
defparam \Mux11~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N6
cyclonev_lcell_comb \Mux11~46 (
// Equation(s):
// \Mux11~46_combout  = ( \data_out_sel[0]~input_o  & ( \Mux11~45_combout  & ( (\Mux11~44_combout ) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux11~45_combout  & ( (!\data_out_sel[3]~input_o  & ((\Mux11~42_combout ))) # 
// (\data_out_sel[3]~input_o  & (\Mux11~43_combout )) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux11~45_combout  & ( (!\data_out_sel[3]~input_o  & \Mux11~44_combout ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\Mux11~45_combout  & ( 
// (!\data_out_sel[3]~input_o  & ((\Mux11~42_combout ))) # (\data_out_sel[3]~input_o  & (\Mux11~43_combout )) ) ) )

	.dataa(!\Mux11~43_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux11~44_combout ),
	.datad(!\Mux11~42_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux11~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~46 .extended_lut = "off";
defparam \Mux11~46 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \Mux11~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N24
cyclonev_lcell_comb \Mux11~48 (
// Equation(s):
// \Mux11~48_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a154  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a158  & ( ((!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a152 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a156 ))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a154  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a158  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  
// & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a152 ))) # (\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a156 )))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o )))) ) ) ) # ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a154  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a158  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a152 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a156 )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a154  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a158  & ( 
// (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a152 ))) # (\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a156 )))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a156 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a152 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a154 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a158 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~48 .extended_lut = "off";
defparam \Mux11~48 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux11~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N36
cyclonev_lcell_comb \Mux11~50 (
// Equation(s):
// \Mux11~50_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a157  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a159  & ( ((!\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a153 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a155 ))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a157  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a159  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o 
//  & \MEM12|mem_rtl_0|auto_generated|ram_block1a153 )))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o )) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a155 ))) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a157  & ( 
// !\MEM12|mem_rtl_0|auto_generated|ram_block1a159  & ( (!\data_out_sel[1]~input_o  & (((\MEM12|mem_rtl_0|auto_generated|ram_block1a153 ) # (\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a155  & 
// (!\data_out_sel[2]~input_o ))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a157  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a159  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a153 ))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a155 )))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a155 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a153 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a157 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a159 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~50 .extended_lut = "off";
defparam \Mux11~50 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux11~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N0
cyclonev_lcell_comb \Mux11~49 (
// Equation(s):
// \Mux11~49_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a151  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a147  & ( ((!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a145 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a149 ))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a151  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  
// & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a145 ))) # (\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a149 )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o )))) ) ) ) # ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a151  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a145 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a149 )))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a151  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a147  & ( 
// (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a145 ))) # (\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a149 )))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a149 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a145 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a151 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a147 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~49 .extended_lut = "off";
defparam \Mux11~49 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux11~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N18
cyclonev_lcell_comb \Mux11~47 (
// Equation(s):
// \Mux11~47_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a144  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a148  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a146 ))) # 
// (\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a150 ))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a144  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a148  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o 
// )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a146 ))) # (\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a150 )))) ) ) ) # ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a144  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a148  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a146 ))) # (\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a150 )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a144  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a148  & ( 
// (\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a146 ))) # (\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a150 )))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a150 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a146 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a144 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a148 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~47 .extended_lut = "off";
defparam \Mux11~47 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \Mux11~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N42
cyclonev_lcell_comb \Mux11~51 (
// Equation(s):
// \Mux11~51_combout  = ( \Mux11~49_combout  & ( \Mux11~47_combout  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[0]~input_o  & (\Mux11~48_combout )) # (\data_out_sel[0]~input_o  & ((\Mux11~50_combout )))) ) ) ) # ( !\Mux11~49_combout  & ( 
// \Mux11~47_combout  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux11~48_combout )) # (\data_out_sel[0]~input_o  & ((\Mux11~50_combout ))))) ) ) ) # ( \Mux11~49_combout 
//  & ( !\Mux11~47_combout  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux11~48_combout )) # (\data_out_sel[0]~input_o  & ((\Mux11~50_combout ))))) ) ) ) # ( 
// !\Mux11~49_combout  & ( !\Mux11~47_combout  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux11~48_combout )) # (\data_out_sel[0]~input_o  & ((\Mux11~50_combout ))))) ) ) )

	.dataa(!\Mux11~48_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux11~50_combout ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\Mux11~49_combout ),
	.dataf(!\Mux11~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~51 .extended_lut = "off";
defparam \Mux11~51 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux11~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \MEM6|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[52]~input_o ,\data_in[48]~input_o ,\data_in[36]~input_o ,\data_in[32]~input_o ,\data_in[20]~input_o ,\data_in[16]~input_o ,\data_in[4]~input_o ,\data_in[0]~input_o ,\data_in[191]~input_o ,\data_in[190]~input_o ,\data_in[189]~input_o ,\data_in[188]~input_o ,
\data_in[187]~input_o ,\data_in[186]~input_o ,\data_in[185]~input_o ,\data_in[184]~input_o ,\data_in[183]~input_o ,\data_in[182]~input_o ,\data_in[181]~input_o ,\data_in[180]~input_o ,\data_in[179]~input_o ,\data_in[178]~input_o ,\data_in[177]~input_o ,
\data_in[176]~input_o ,\data_in[175]~input_o ,\data_in[174]~input_o ,\data_in[173]~input_o ,\data_in[172]~input_o ,\data_in[171]~input_o ,\data_in[170]~input_o ,\data_in[169]~input_o ,\data_in[168]~input_o ,\data_in[167]~input_o ,\data_in[166]~input_o ,
\data_in[165]~input_o ,\data_in[164]~input_o ,\data_in[163]~input_o ,\data_in[162]~input_o ,\data_in[161]~input_o ,\data_in[160]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM6|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 150;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 200;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 150;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 200;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N36
cyclonev_lcell_comb \Mux11~59 (
// Equation(s):
// \Mux11~59_combout  = ( \data_out_sel[3]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a181  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a185 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a189 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a181  & ( (\data_out_sel[2]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a177 ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a181  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a185 )) # (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a189 ))) ) ) ) # 
// ( !\data_out_sel[3]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a181  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a177  & !\data_out_sel[2]~input_o ) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a177 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a185 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a189 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a181 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~59 .extended_lut = "off";
defparam \Mux11~59 .lut_mask = 64'h5050303F5F5F303F;
defparam \Mux11~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N12
cyclonev_lcell_comb \Mux11~60 (
// Equation(s):
// \Mux11~60_combout  = ( \data_out_sel[3]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a179  & ( (!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a187 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a191 )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a179  & ( (!\data_out_sel[2]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a183 ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a179  & ( (!\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a187 ))) # (\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a191 )) ) ) ) # 
// ( !\data_out_sel[3]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a179  & ( (\data_out_sel[2]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a183 ) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a191 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a187 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a183 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a179 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~60 .extended_lut = "off";
defparam \Mux11~60 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux11~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N24
cyclonev_lcell_comb \Mux11~57 (
// Equation(s):
// \Mux11~57_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a180  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a188 ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a180  & ( 
// \data_out_sel[2]~input_o  & ( (\data_out_sel[3]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a188 ) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a180  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a176 )) # (\data_out_sel[3]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a184 ))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a180  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o 
//  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a176 )) # (\data_out_sel[3]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a184 ))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a176 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a184 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a188 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a180 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~57 .extended_lut = "off";
defparam \Mux11~57 .lut_mask = 64'h53535353000FF0FF;
defparam \Mux11~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N0
cyclonev_lcell_comb \Mux11~58 (
// Equation(s):
// \Mux11~58_combout  = ( \data_out_sel[3]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a186 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a190 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a182  & ( (\MEM12|mem_rtl_0|auto_generated|ram_block1a178 ) # (\data_out_sel[2]~input_o ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a186 )) # (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a190 ))) ) ) ) # 
// ( !\data_out_sel[3]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[2]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a178 ) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a186 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a190 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a178 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a182 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~58 .extended_lut = "off";
defparam \Mux11~58 .lut_mask = 64'h00F053530FFF5353;
defparam \Mux11~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N18
cyclonev_lcell_comb \Mux11~61 (
// Equation(s):
// \Mux11~61_combout  = ( \Mux11~58_combout  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & (\Mux11~59_combout )) # (\data_out_sel[1]~input_o  & ((\Mux11~60_combout ))) ) ) ) # ( !\Mux11~58_combout  & ( \data_out_sel[0]~input_o  & ( 
// (!\data_out_sel[1]~input_o  & (\Mux11~59_combout )) # (\data_out_sel[1]~input_o  & ((\Mux11~60_combout ))) ) ) ) # ( \Mux11~58_combout  & ( !\data_out_sel[0]~input_o  & ( (\data_out_sel[1]~input_o ) # (\Mux11~57_combout ) ) ) ) # ( !\Mux11~58_combout  & ( 
// !\data_out_sel[0]~input_o  & ( (\Mux11~57_combout  & !\data_out_sel[1]~input_o ) ) ) )

	.dataa(!\Mux11~59_combout ),
	.datab(!\Mux11~60_combout ),
	.datac(!\Mux11~57_combout ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\Mux11~58_combout ),
	.dataf(!\data_out_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~61 .extended_lut = "off";
defparam \Mux11~61 .lut_mask = 64'h0F000FFF55335533;
defparam \Mux11~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N30
cyclonev_lcell_comb \Mux11~52 (
// Equation(s):
// \Mux11~52_combout  = ( \data_out_sel[1]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a162 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a166 ))) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[2]~input_o ) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a164 ) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[2]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a162 )) # (\data_out_sel[2]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a166 ))) ) ) ) # 
// ( !\data_out_sel[1]~input_o  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a160  & ( (\data_out_sel[2]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a164 ) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a162 ),
	.datab(!\MEM12|mem_rtl_0|auto_generated|ram_block1a166 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a164 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a160 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~52 .extended_lut = "off";
defparam \Mux11~52 .lut_mask = 64'h000F5353F0FF5353;
defparam \Mux11~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N6
cyclonev_lcell_comb \Mux11~53 (
// Equation(s):
// \Mux11~53_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a172  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a174  & ( ((!\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a168 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a170 )))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a172  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a168  & (!\data_out_sel[2]~input_o ))) # (\data_out_sel[1]~input_o  & (((\MEM12|mem_rtl_0|auto_generated|ram_block1a170 ) # (\data_out_sel[2]~input_o )))) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a172  
// & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o )) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a168 ))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o  & 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a170 )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a172  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a168 )) # (\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a170 ))))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a168 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a170 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a172 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a174 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~53 .extended_lut = "off";
defparam \Mux11~53 .lut_mask = 64'h40704C7C43734F7F;
defparam \Mux11~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N42
cyclonev_lcell_comb \Mux11~54 (
// Equation(s):
// \Mux11~54_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a165  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a167  & ( ((!\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a161 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a163 ))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a165  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a167  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  
// & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a161 ))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a163 )))) # (\data_out_sel[2]~input_o  & (\data_out_sel[1]~input_o )) ) ) ) # ( \MEM12|mem_rtl_0|auto_generated|ram_block1a165 
//  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a167  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM12|mem_rtl_0|auto_generated|ram_block1a161 ))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a163 )))) 
// # (\data_out_sel[2]~input_o  & (!\data_out_sel[1]~input_o )) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a165  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a167  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a161 ))) # (\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a163 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a163 ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a161 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a165 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a167 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~54 .extended_lut = "off";
defparam \Mux11~54 .lut_mask = 64'h028A46CE139B57DF;
defparam \Mux11~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N0
cyclonev_lcell_comb \Mux11~55 (
// Equation(s):
// \Mux11~55_combout  = ( \MEM12|mem_rtl_0|auto_generated|ram_block1a175  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o )) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a173 ))) # 
// (\data_out_sel[1]~input_o  & (((\MEM12|mem_rtl_0|auto_generated|ram_block1a171 ) # (\data_out_sel[2]~input_o )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a175  & ( \MEM12|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[1]~input_o 
//  & (((!\data_out_sel[2]~input_o )) # (\MEM12|mem_rtl_0|auto_generated|ram_block1a173 ))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a171 )))) ) ) ) # ( 
// \MEM12|mem_rtl_0|auto_generated|ram_block1a175  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[1]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a173  & (\data_out_sel[2]~input_o ))) # (\data_out_sel[1]~input_o  & 
// (((\MEM12|mem_rtl_0|auto_generated|ram_block1a171 ) # (\data_out_sel[2]~input_o )))) ) ) ) # ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a175  & ( !\MEM12|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM12|mem_rtl_0|auto_generated|ram_block1a173  & (\data_out_sel[2]~input_o ))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o  & \MEM12|mem_rtl_0|auto_generated|ram_block1a171 )))) ) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a173 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM12|mem_rtl_0|auto_generated|ram_block1a171 ),
	.datae(!\MEM12|mem_rtl_0|auto_generated|ram_block1a175 ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a169 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~55 .extended_lut = "off";
defparam \Mux11~55 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux11~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N48
cyclonev_lcell_comb \Mux11~56 (
// Equation(s):
// \Mux11~56_combout  = ( \Mux11~54_combout  & ( \Mux11~55_combout  & ( ((!\data_out_sel[3]~input_o  & (\Mux11~52_combout )) # (\data_out_sel[3]~input_o  & ((\Mux11~53_combout )))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\Mux11~54_combout  & ( 
// \Mux11~55_combout  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux11~52_combout )) # (\data_out_sel[3]~input_o  & ((\Mux11~53_combout ))))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )))) ) ) ) # ( \Mux11~54_combout  
// & ( !\Mux11~55_combout  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux11~52_combout )) # (\data_out_sel[3]~input_o  & ((\Mux11~53_combout ))))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )))) ) ) ) # ( 
// !\Mux11~54_combout  & ( !\Mux11~55_combout  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux11~52_combout )) # (\data_out_sel[3]~input_o  & ((\Mux11~53_combout ))))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\Mux11~52_combout ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\Mux11~53_combout ),
	.datae(!\Mux11~54_combout ),
	.dataf(!\Mux11~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~56 .extended_lut = "off";
defparam \Mux11~56 .lut_mask = 64'h202A707A252F757F;
defparam \Mux11~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N12
cyclonev_lcell_comb \Mux11~62 (
// Equation(s):
// \Mux11~62_combout  = ( \data_out_sel[5]~input_o  & ( \Mux11~56_combout  & ( (!\data_out_sel[4]~input_o ) # (\Mux11~61_combout ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux11~56_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux11~46_combout )) # 
// (\data_out_sel[4]~input_o  & ((\Mux11~51_combout ))) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux11~56_combout  & ( (\data_out_sel[4]~input_o  & \Mux11~61_combout ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\Mux11~56_combout  & ( 
// (!\data_out_sel[4]~input_o  & (\Mux11~46_combout )) # (\data_out_sel[4]~input_o  & ((\Mux11~51_combout ))) ) ) )

	.dataa(!\Mux11~46_combout ),
	.datab(!\Mux11~51_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux11~61_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux11~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~62 .extended_lut = "off";
defparam \Mux11~62 .lut_mask = 64'h5353000F5353F0FF;
defparam \Mux11~62 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \MEM3|mem_rtl_0|auto_generated|ram_block1a192 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[195]~input_o ,\data_in[194]~input_o ,\data_in[193]~input_o ,\data_in[192]~input_o ,\data_in[195]~input_o ,\data_in[194]~input_o ,\data_in[193]~input_o ,\data_in[192]~input_o ,\data_in[195]~input_o ,\data_in[194]~input_o ,\data_in[193]~input_o ,
\data_in[192]~input_o ,\data_in[195]~input_o ,\data_in[194]~input_o ,\data_in[193]~input_o ,\data_in[192]~input_o ,\data_in[195]~input_o ,\data_in[194]~input_o ,\data_in[193]~input_o ,\data_in[192]~input_o ,\data_in[195]~input_o ,\data_in[194]~input_o ,
\data_in[193]~input_o ,\data_in[192]~input_o ,\data_in[195]~input_o ,\data_in[194]~input_o ,\data_in[193]~input_o ,\data_in[192]~input_o ,\data_in[195]~input_o ,\data_in[194]~input_o ,\data_in[193]~input_o ,\data_in[192]~input_o ,\data_in[195]~input_o ,
\data_in[194]~input_o ,\data_in[193]~input_o ,\data_in[192]~input_o ,\data_in[195]~input_o ,\data_in[194]~input_o ,\data_in[193]~input_o ,\data_in[192]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM3|mem_rtl_0|auto_generated|ram_block1a192_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .logical_ram_name = "single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "old";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .operation_mode = "dual_port";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_a_address_width = 8;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_a_data_width = 40;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_a_first_bit_number = 192;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_a_last_address = 255;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 150;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_a_logical_ram_width = 200;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_b_address_clock = "clock0";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_b_address_width = 8;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_b_data_out_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_b_data_width = 40;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_b_first_bit_number = 192;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_b_last_address = 255;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 150;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_b_logical_ram_width = 200;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock0";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a192 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N6
cyclonev_lcell_comb \Mux11~69 (
// Equation(s):
// \Mux11~69_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & (((\MEM12|mem_rtl_0|auto_generated|ram_block1a192 )))) # (\data_out_sel[0]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a193 )))) # 
// (\data_out_sel[2]~input_o  & ((((\data_out_sel[0]~input_o ))))) ) ) # ( \data_out_sel[1]~input_o  & ( ((!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a194 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a195 ))))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[0]~input_o ))))) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a193 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a195 ),
	.datag(!\MEM12|mem_rtl_0|auto_generated|ram_block1a192 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~69 .extended_lut = "on";
defparam \Mux11~69 .lut_mask = 64'h0C770C330C770CFF;
defparam \Mux11~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N0
cyclonev_lcell_comb \Mux11~63 (
// Equation(s):
// \Mux11~63_combout  = ( !\data_out_sel[1]~input_o  & ( ((!\data_out_sel[2]~input_o  & (((\Mux11~69_combout )))) # (\data_out_sel[2]~input_o  & ((!\Mux11~69_combout  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a196 )) # (\Mux11~69_combout  & 
// ((\MEM12|mem_rtl_0|auto_generated|ram_block1a197 )))))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((((\Mux11~69_combout ))))) # (\data_out_sel[2]~input_o  & ((!\Mux11~69_combout  & 
// (((\MEM12|mem_rtl_0|auto_generated|ram_block1a198 )))) # (\Mux11~69_combout  & (\MEM12|mem_rtl_0|auto_generated|ram_block1a199 )))) ) )

	.dataa(!\MEM12|mem_rtl_0|auto_generated|ram_block1a199 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM12|mem_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\Mux11~69_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM12|mem_rtl_0|auto_generated|ram_block1a197 ),
	.datag(!\MEM12|mem_rtl_0|auto_generated|ram_block1a196 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~63 .extended_lut = "on";
defparam \Mux11~63 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \Mux11~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N51
cyclonev_lcell_comb \Mux11~67 (
// Equation(s):
// \Mux11~67_combout  = ( \Mux11~63_combout  & ( (!\data_out_sel[4]~input_o  & (!\data_out_sel[5]~input_o  & !\data_out_sel[3]~input_o )) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(gnd),
	.datae(!\Mux11~63_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~67 .extended_lut = "off";
defparam \Mux11~67 .lut_mask = 64'h0000808000008080;
defparam \Mux11~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N24
cyclonev_lcell_comb \Mux11~68 (
// Equation(s):
// \Mux11~68_combout  = ( \data_out_sel[7]~input_o  & ( \Mux11~67_combout  & ( (\Mux11~62_combout ) # (\data_out_sel[6]~input_o ) ) ) ) # ( !\data_out_sel[7]~input_o  & ( \Mux11~67_combout  & ( (!\data_out_sel[6]~input_o  & (\Mux11~20_combout )) # 
// (\data_out_sel[6]~input_o  & ((\Mux11~41_combout ))) ) ) ) # ( \data_out_sel[7]~input_o  & ( !\Mux11~67_combout  & ( (!\data_out_sel[6]~input_o  & \Mux11~62_combout ) ) ) ) # ( !\data_out_sel[7]~input_o  & ( !\Mux11~67_combout  & ( 
// (!\data_out_sel[6]~input_o  & (\Mux11~20_combout )) # (\data_out_sel[6]~input_o  & ((\Mux11~41_combout ))) ) ) )

	.dataa(!\Mux11~20_combout ),
	.datab(!\data_out_sel[6]~input_o ),
	.datac(!\Mux11~41_combout ),
	.datad(!\Mux11~62_combout ),
	.datae(!\data_out_sel[7]~input_o ),
	.dataf(!\Mux11~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~68 .extended_lut = "off";
defparam \Mux11~68 .lut_mask = 64'h474700CC474733FF;
defparam \Mux11~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N6
cyclonev_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( !\mem_block_sel[6]~input_o  & ( (\Selector0~0_combout  & (!\mem_block_sel[10]~input_o  & (!\mem_block_sel[5]~input_o  & \mem_block_sel[0]~input_o ))) ) )

	.dataa(!\Selector0~0_combout ),
	.datab(!\mem_block_sel[10]~input_o ),
	.datac(!\mem_block_sel[5]~input_o ),
	.datad(!\mem_block_sel[0]~input_o ),
	.datae(gnd),
	.dataf(!\mem_block_sel[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'h0040004000000000;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \MEM14|mem_rtl_0|auto_generated|ram_block1a70 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[151]~input_o ,\data_in[150]~input_o ,\data_in[149]~input_o ,\data_in[148]~input_o ,\data_in[147]~input_o ,\data_in[146]~input_o ,\data_in[145]~input_o ,\data_in[144]~input_o ,\data_in[143]~input_o ,\data_in[142]~input_o ,\data_in[141]~input_o ,
\data_in[140]~input_o ,\data_in[139]~input_o ,\data_in[138]~input_o ,\data_in[137]~input_o ,\data_in[136]~input_o ,\data_in[135]~input_o ,\data_in[134]~input_o ,\data_in[133]~input_o ,\data_in[132]~input_o ,\data_in[131]~input_o ,\data_in[130]~input_o ,
\data_in[129]~input_o ,\data_in[128]~input_o ,\data_in[127]~input_o ,\data_in[126]~input_o ,\data_in[119]~input_o ,\data_in[118]~input_o ,\data_in[111]~input_o ,\data_in[110]~input_o ,\data_in[103]~input_o ,\data_in[102]~input_o ,\data_in[95]~input_o ,
\data_in[94]~input_o ,\data_in[87]~input_o ,\data_in[86]~input_o ,\data_in[79]~input_o ,\data_in[78]~input_o ,\data_in[71]~input_o ,\data_in[70]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM14|mem_rtl_0|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 8;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 40;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 70;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 255;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 150;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 200;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 8;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 40;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_b_first_bit_number = 70;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_b_last_address = 255;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 150;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_b_logical_ram_width = 200;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N42
cyclonev_lcell_comb \Mux13~38 (
// Equation(s):
// \Mux13~38_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a102  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a103  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[0]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a110 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a111 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a102  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a103  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o 
// )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a110 )) # (\data_out_sel[0]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a111 ))))) ) ) ) # ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a102  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a103  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a110 )) # (\data_out_sel[0]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a111 ))))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a102  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a103  & ( 
// (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a110 )) # (\data_out_sel[0]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a111 ))))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a110 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a111 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a102 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a103 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~38 .extended_lut = "off";
defparam \Mux13~38 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux13~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N36
cyclonev_lcell_comb \Mux13~37 (
// Equation(s):
// \Mux13~37_combout  = ( \data_out_sel[0]~input_o  & ( \data_out_sel[3]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a95  ) ) ) # ( !\data_out_sel[0]~input_o  & ( \data_out_sel[3]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a94  ) ) ) # 
// ( \data_out_sel[0]~input_o  & ( !\data_out_sel[3]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a87  ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\data_out_sel[3]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a86  ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a86 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a94 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a87 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a95 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~37 .extended_lut = "off";
defparam \Mux13~37 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux13~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N30
cyclonev_lcell_comb \Mux13~36 (
// Equation(s):
// \Mux13~36_combout  = ( \data_out_sel[3]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[0]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a79 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[0]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a70~portbdataout )) # (\data_out_sel[0]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a71 ))) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a78  & ( (\data_out_sel[0]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a79 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a78  & ( 
// (!\data_out_sel[0]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a70~portbdataout )) # (\data_out_sel[0]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a71 ))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a70~portbdataout ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a79 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a71 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~36 .extended_lut = "off";
defparam \Mux13~36 .lut_mask = 64'h447703034477CFCF;
defparam \Mux13~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N48
cyclonev_lcell_comb \Mux13~39 (
// Equation(s):
// \Mux13~39_combout  = ( \data_out_sel[0]~input_o  & ( \data_out_sel[3]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a127  ) ) ) # ( !\data_out_sel[0]~input_o  & ( \data_out_sel[3]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a126  ) ) ) 
// # ( \data_out_sel[0]~input_o  & ( !\data_out_sel[3]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a119  ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\data_out_sel[3]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a118  ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a126 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a119 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a127 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a118 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~39 .extended_lut = "off";
defparam \Mux13~39 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux13~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N24
cyclonev_lcell_comb \Mux13~40 (
// Equation(s):
// \Mux13~40_combout  = ( \Mux13~36_combout  & ( \Mux13~39_combout  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\Mux13~38_combout ))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o ) # (\Mux13~37_combout )))) ) ) ) # ( 
// !\Mux13~36_combout  & ( \Mux13~39_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux13~38_combout  & ((\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o ) # (\Mux13~37_combout )))) ) ) ) # ( \Mux13~36_combout  & ( 
// !\Mux13~39_combout  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\Mux13~38_combout ))) # (\data_out_sel[4]~input_o  & (((\Mux13~37_combout  & !\data_out_sel[5]~input_o )))) ) ) ) # ( !\Mux13~36_combout  & ( !\Mux13~39_combout  & ( 
// (!\data_out_sel[4]~input_o  & (\Mux13~38_combout  & ((\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((\Mux13~37_combout  & !\data_out_sel[5]~input_o )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\Mux13~38_combout ),
	.datac(!\Mux13~37_combout ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\Mux13~36_combout ),
	.dataf(!\Mux13~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~40 .extended_lut = "off";
defparam \Mux13~40 .lut_mask = 64'h0522AF220577AF77;
defparam \Mux13~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \MEM14|mem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[113]~input_o ,\data_in[112]~input_o ,\data_in[97]~input_o ,\data_in[96]~input_o ,\data_in[81]~input_o ,\data_in[80]~input_o ,\data_in[65]~input_o ,\data_in[64]~input_o ,\data_in[63]~input_o ,\data_in[62]~input_o ,\data_in[59]~input_o ,\data_in[58]~input_o ,
\data_in[55]~input_o ,\data_in[54]~input_o ,\data_in[51]~input_o ,\data_in[50]~input_o ,\data_in[47]~input_o ,\data_in[46]~input_o ,\data_in[43]~input_o ,\data_in[42]~input_o ,\data_in[39]~input_o ,\data_in[38]~input_o ,\data_in[35]~input_o ,\data_in[34]~input_o ,
\data_in[31]~input_o ,\data_in[30]~input_o ,\data_in[27]~input_o ,\data_in[26]~input_o ,\data_in[23]~input_o ,\data_in[22]~input_o ,\data_in[19]~input_o ,\data_in[18]~input_o ,\data_in[15]~input_o ,\data_in[14]~input_o ,\data_in[11]~input_o ,\data_in[10]~input_o ,
\data_in[7]~input_o ,\data_in[6]~input_o ,\data_in[3]~input_o ,\data_in[2]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM14|mem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 8;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 40;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 255;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 150;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 200;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 8;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 40;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 255;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 150;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 200;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N0
cyclonev_lcell_comb \Mux13~21 (
// Equation(s):
// \Mux13~21_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a96  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a80 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a112 )) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a96  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a80 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a112 )) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a96  & ( !\data_out_sel[4]~input_o  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a64 ) # (\data_out_sel[5]~input_o ) ) ) ) # ( 
// !\MEM14|mem_rtl_0|auto_generated|ram_block1a96  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a64 ) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a112 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a64 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a80 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a96 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~21 .extended_lut = "off";
defparam \Mux13~21 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \Mux13~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N36
cyclonev_lcell_comb \Mux13~22 (
// Equation(s):
// \Mux13~22_combout  = ( \data_out_sel[5]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a65  & ( (!\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a97 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a113 ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a65  & ( (!\data_out_sel[4]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a81 ) ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a65  & ( (!\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a97 )) # (\data_out_sel[4]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a113 ))) ) ) ) # ( 
// !\data_out_sel[5]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a65  & ( (\data_out_sel[4]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a81 ) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a113 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a81 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a65 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~22 .extended_lut = "off";
defparam \Mux13~22 .lut_mask = 64'h00552727AAFF2727;
defparam \Mux13~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \MEM14|mem_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[125]~input_o ,\data_in[124]~input_o ,\data_in[123]~input_o ,\data_in[122]~input_o ,\data_in[121]~input_o ,\data_in[120]~input_o ,\data_in[117]~input_o ,\data_in[116]~input_o ,\data_in[115]~input_o ,\data_in[114]~input_o ,\data_in[109]~input_o ,
\data_in[108]~input_o ,\data_in[107]~input_o ,\data_in[106]~input_o ,\data_in[105]~input_o ,\data_in[104]~input_o ,\data_in[101]~input_o ,\data_in[100]~input_o ,\data_in[99]~input_o ,\data_in[98]~input_o ,\data_in[93]~input_o ,\data_in[92]~input_o ,
\data_in[91]~input_o ,\data_in[90]~input_o ,\data_in[89]~input_o ,\data_in[88]~input_o ,\data_in[85]~input_o ,\data_in[84]~input_o ,\data_in[83]~input_o ,\data_in[82]~input_o ,\data_in[77]~input_o ,\data_in[76]~input_o ,\data_in[75]~input_o ,\data_in[74]~input_o ,
\data_in[73]~input_o ,\data_in[72]~input_o ,\data_in[69]~input_o ,\data_in[68]~input_o ,\data_in[67]~input_o ,\data_in[66]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM14|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 8;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 40;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 66;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 255;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 150;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 200;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 8;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 40;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 66;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 255;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 150;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 200;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N12
cyclonev_lcell_comb \Mux13~23 (
// Equation(s):
// \Mux13~23_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a104  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a88 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a120 )) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a104  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a88 ))) # (\data_out_sel[5]~input_o  
// & (\MEM14|mem_rtl_0|auto_generated|ram_block1a120 )) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a104  & ( !\data_out_sel[4]~input_o  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a72 ) # (\data_out_sel[5]~input_o ) ) ) ) # ( 
// !\MEM14|mem_rtl_0|auto_generated|ram_block1a104  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a72 ) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a120 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a72 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a88 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a104 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~23 .extended_lut = "off";
defparam \Mux13~23 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \Mux13~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N18
cyclonev_lcell_comb \Mux13~24 (
// Equation(s):
// \Mux13~24_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a73  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a89 )) # 
// (\data_out_sel[5]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a121 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a73  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o 
// )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a89 )) # (\data_out_sel[5]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a121 ))))) ) ) ) # ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a73  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a89 )) # (\data_out_sel[5]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a121 ))))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a73  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a105  & ( 
// (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a89 )) # (\data_out_sel[5]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a121 ))))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a89 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a121 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a73 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a105 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~24 .extended_lut = "off";
defparam \Mux13~24 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Mux13~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N18
cyclonev_lcell_comb \Mux13~25 (
// Equation(s):
// \Mux13~25_combout  = ( \data_out_sel[0]~input_o  & ( \Mux13~24_combout  & ( (\Mux13~22_combout ) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux13~24_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux13~21_combout )) # 
// (\data_out_sel[3]~input_o  & ((\Mux13~23_combout ))) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux13~24_combout  & ( (!\data_out_sel[3]~input_o  & \Mux13~22_combout ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\Mux13~24_combout  & ( 
// (!\data_out_sel[3]~input_o  & (\Mux13~21_combout )) # (\data_out_sel[3]~input_o  & ((\Mux13~23_combout ))) ) ) )

	.dataa(!\Mux13~21_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux13~22_combout ),
	.datad(!\Mux13~23_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux13~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~25 .extended_lut = "off";
defparam \Mux13~25 .lut_mask = 64'h44770C0C44773F3F;
defparam \Mux13~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N0
cyclonev_lcell_comb \Mux13~27 (
// Equation(s):
// \Mux13~27_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a93  & ( \data_out_sel[3]~input_o  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a92 ) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a93  & ( 
// \data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a92 ) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a93  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a84 ))) # (\data_out_sel[0]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a85 )) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a93  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a84 ))) # (\data_out_sel[0]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a85 )) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a85 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a92 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a93 ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~27 .extended_lut = "off";
defparam \Mux13~27 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux13~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N12
cyclonev_lcell_comb \Mux13~29 (
// Equation(s):
// \Mux13~29_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a125  & ( \data_out_sel[3]~input_o  & ( (\data_out_sel[0]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a124 ) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a125  & ( 
// \data_out_sel[3]~input_o  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a124  & !\data_out_sel[0]~input_o ) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a125  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a116 )) # (\data_out_sel[0]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a117 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a125  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o 
//  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a116 )) # (\data_out_sel[0]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a117 ))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a124 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a116 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a117 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a125 ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~29 .extended_lut = "off";
defparam \Mux13~29 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Mux13~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N36
cyclonev_lcell_comb \Mux13~28 (
// Equation(s):
// \Mux13~28_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a109  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o ) # ((\MEM14|mem_rtl_0|auto_generated|ram_block1a108 )))) # 
// (\data_out_sel[0]~input_o  & (((\MEM14|mem_rtl_0|auto_generated|ram_block1a101 )) # (\data_out_sel[3]~input_o ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a109  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[0]~input_o 
//  & ((!\data_out_sel[3]~input_o ) # ((\MEM14|mem_rtl_0|auto_generated|ram_block1a108 )))) # (\data_out_sel[0]~input_o  & (!\data_out_sel[3]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a101 ))) ) ) ) # ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a109  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[0]~input_o  & (\data_out_sel[3]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a108 )))) # (\data_out_sel[0]~input_o  & 
// (((\MEM14|mem_rtl_0|auto_generated|ram_block1a101 )) # (\data_out_sel[3]~input_o ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a109  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[0]~input_o  & 
// (\data_out_sel[3]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a108 )))) # (\data_out_sel[0]~input_o  & (!\data_out_sel[3]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a101 ))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a101 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a108 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a109 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a100 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~28 .extended_lut = "off";
defparam \Mux13~28 .lut_mask = 64'h042615378CAE9DBF;
defparam \Mux13~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N24
cyclonev_lcell_comb \Mux13~26 (
// Equation(s):
// \Mux13~26_combout  = ( \data_out_sel[0]~input_o  & ( \data_out_sel[3]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a77  ) ) ) # ( !\data_out_sel[0]~input_o  & ( \data_out_sel[3]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a76  ) ) ) # 
// ( \data_out_sel[0]~input_o  & ( !\data_out_sel[3]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a69  ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\data_out_sel[3]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a68  ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a76 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a68 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a77 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a69 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~26 .extended_lut = "off";
defparam \Mux13~26 .lut_mask = 64'h333300FF55550F0F;
defparam \Mux13~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N48
cyclonev_lcell_comb \Mux13~30 (
// Equation(s):
// \Mux13~30_combout  = ( \Mux13~28_combout  & ( \Mux13~26_combout  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & (\Mux13~27_combout )) # (\data_out_sel[5]~input_o  & ((\Mux13~29_combout )))) ) ) ) # ( !\Mux13~28_combout  & ( 
// \Mux13~26_combout  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o ) # ((\Mux13~27_combout )))) # (\data_out_sel[5]~input_o  & (\data_out_sel[4]~input_o  & ((\Mux13~29_combout )))) ) ) ) # ( \Mux13~28_combout  & ( !\Mux13~26_combout  & ( 
// (!\data_out_sel[5]~input_o  & (\data_out_sel[4]~input_o  & (\Mux13~27_combout ))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o ) # ((\Mux13~29_combout )))) ) ) ) # ( !\Mux13~28_combout  & ( !\Mux13~26_combout  & ( (\data_out_sel[4]~input_o  
// & ((!\data_out_sel[5]~input_o  & (\Mux13~27_combout )) # (\data_out_sel[5]~input_o  & ((\Mux13~29_combout ))))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\Mux13~27_combout ),
	.datad(!\Mux13~29_combout ),
	.datae(!\Mux13~28_combout ),
	.dataf(!\Mux13~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~30 .extended_lut = "off";
defparam \Mux13~30 .lut_mask = 64'h021346578A9BCEDF;
defparam \Mux13~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N36
cyclonev_lcell_comb \Mux13~34 (
// Equation(s):
// \Mux13~34_combout  = ( \data_out_sel[4]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a123  & ( (\data_out_sel[5]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a91 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a123  & ( (!\data_out_sel[5]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a75 )) # (\data_out_sel[5]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a107 ))) ) ) ) # ( \data_out_sel[4]~input_o  & ( 
// !\MEM14|mem_rtl_0|auto_generated|ram_block1a123  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a91  & !\data_out_sel[5]~input_o ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a123  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a75 )) # (\data_out_sel[5]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a107 ))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a91 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a107 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a123 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~34 .extended_lut = "off";
defparam \Mux13~34 .lut_mask = 64'h330F5500330F55FF;
defparam \Mux13~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N39
cyclonev_lcell_comb \Mux13~31 (
// Equation(s):
// \Mux13~31_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a114  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a82 ))) # 
// (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a98 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a114  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( 
// (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a82 ))) # (\data_out_sel[5]~input_o  & (((\MEM14|mem_rtl_0|auto_generated|ram_block1a98  & !\data_out_sel[4]~input_o )))) ) ) ) # ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a114  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( (!\data_out_sel[5]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a82  & ((\data_out_sel[4]~input_o )))) # 
// (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a98 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a114  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( 
// (!\data_out_sel[5]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a82  & ((\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (((\MEM14|mem_rtl_0|auto_generated|ram_block1a98  & !\data_out_sel[4]~input_o )))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a82 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a98 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a114 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~31 .extended_lut = "off";
defparam \Mux13~31 .lut_mask = 64'h0350035FF350F35F;
defparam \Mux13~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N0
cyclonev_lcell_comb \Mux13~33 (
// Equation(s):
// \Mux13~33_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a74  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a106 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a122 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a74  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a106 )) # (\data_out_sel[4]~input_o  
// & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a122 ))) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a74  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a90 ) ) ) ) # ( 
// !\MEM14|mem_rtl_0|auto_generated|ram_block1a74  & ( !\data_out_sel[5]~input_o  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a90  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a106 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a90 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a122 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a74 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~33 .extended_lut = "off";
defparam \Mux13~33 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux13~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N24
cyclonev_lcell_comb \Mux13~32 (
// Equation(s):
// \Mux13~32_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a83  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a67  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a99 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a115 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a83  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a67  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o 
// )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a99 ))) # (\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a115 )))) ) ) ) # ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a83  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a67  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a99 ))) # (\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a115 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a83  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a67  & ( 
// (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a99 ))) # (\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a115 )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a115 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a99 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a83 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~32 .extended_lut = "off";
defparam \Mux13~32 .lut_mask = 64'h051105BBAF11AFBB;
defparam \Mux13~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N42
cyclonev_lcell_comb \Mux13~35 (
// Equation(s):
// \Mux13~35_combout  = ( \Mux13~33_combout  & ( \Mux13~32_combout  & ( (!\data_out_sel[3]~input_o  & (((\Mux13~31_combout ) # (\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )) # (\Mux13~34_combout ))) ) ) ) # ( 
// !\Mux13~33_combout  & ( \Mux13~32_combout  & ( (!\data_out_sel[3]~input_o  & (((\Mux13~31_combout ) # (\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & (\Mux13~34_combout  & (\data_out_sel[0]~input_o ))) ) ) ) # ( \Mux13~33_combout  & ( 
// !\Mux13~32_combout  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o  & \Mux13~31_combout )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )) # (\Mux13~34_combout ))) ) ) ) # ( !\Mux13~33_combout  & ( !\Mux13~32_combout  & ( 
// (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o  & \Mux13~31_combout )))) # (\data_out_sel[3]~input_o  & (\Mux13~34_combout  & (\data_out_sel[0]~input_o ))) ) ) )

	.dataa(!\Mux13~34_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux13~31_combout ),
	.datae(!\Mux13~33_combout ),
	.dataf(!\Mux13~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~35 .extended_lut = "off";
defparam \Mux13~35 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Mux13~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N18
cyclonev_lcell_comb \Mux13~41 (
// Equation(s):
// \Mux13~41_combout  = ( \data_out_sel[1]~input_o  & ( \Mux13~35_combout  & ( (!\data_out_sel[2]~input_o ) # (\Mux13~40_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux13~35_combout  & ( (!\data_out_sel[2]~input_o  & (\Mux13~25_combout )) # 
// (\data_out_sel[2]~input_o  & ((\Mux13~30_combout ))) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux13~35_combout  & ( (\Mux13~40_combout  & \data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\Mux13~35_combout  & ( 
// (!\data_out_sel[2]~input_o  & (\Mux13~25_combout )) # (\data_out_sel[2]~input_o  & ((\Mux13~30_combout ))) ) ) )

	.dataa(!\Mux13~40_combout ),
	.datab(!\Mux13~25_combout ),
	.datac(!\Mux13~30_combout ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux13~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~41 .extended_lut = "off";
defparam \Mux13~41 .lut_mask = 64'h330F0055330FFF55;
defparam \Mux13~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N36
cyclonev_lcell_comb \Mux13~48 (
// Equation(s):
// \Mux13~48_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a149  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a151 ) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a149  & ( 
// \data_out_sel[2]~input_o  & ( (\data_out_sel[1]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a151 ) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a149  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a145 ))) # (\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a147 )) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a149  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o 
//  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a145 ))) # (\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a147 )) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a147 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a151 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a145 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a149 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~48 .extended_lut = "off";
defparam \Mux13~48 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \Mux13~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \MEM14|mem_rtl_0|auto_generated|ram_block1a152 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[191]~input_o ,\data_in[190]~input_o ,\data_in[189]~input_o ,\data_in[188]~input_o ,\data_in[187]~input_o ,\data_in[186]~input_o ,\data_in[185]~input_o ,\data_in[184]~input_o ,\data_in[183]~input_o ,\data_in[182]~input_o ,\data_in[181]~input_o ,
\data_in[180]~input_o ,\data_in[179]~input_o ,\data_in[178]~input_o ,\data_in[177]~input_o ,\data_in[176]~input_o ,\data_in[175]~input_o ,\data_in[174]~input_o ,\data_in[173]~input_o ,\data_in[172]~input_o ,\data_in[171]~input_o ,\data_in[170]~input_o ,
\data_in[169]~input_o ,\data_in[168]~input_o ,\data_in[167]~input_o ,\data_in[166]~input_o ,\data_in[165]~input_o ,\data_in[164]~input_o ,\data_in[163]~input_o ,\data_in[162]~input_o ,\data_in[161]~input_o ,\data_in[160]~input_o ,\data_in[159]~input_o ,
\data_in[158]~input_o ,\data_in[157]~input_o ,\data_in[156]~input_o ,\data_in[155]~input_o ,\data_in[154]~input_o ,\data_in[153]~input_o ,\data_in[152]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM14|mem_rtl_0|auto_generated|ram_block1a152_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .logical_ram_name = "single_clk_ram:MEM14|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "old";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .operation_mode = "dual_port";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_a_address_width = 8;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_a_data_width = 40;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_a_first_bit_number = 152;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_a_last_address = 255;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 150;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_a_logical_ram_width = 200;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_b_address_clock = "clock0";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_b_address_width = 8;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_b_data_width = 40;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_b_first_bit_number = 152;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_b_last_address = 255;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 150;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_b_logical_ram_width = 200;
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock0";
defparam \MEM14|mem_rtl_0|auto_generated|ram_block1a152 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N42
cyclonev_lcell_comb \Mux13~49 (
// Equation(s):
// \Mux13~49_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a154  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a156  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a152~portbdataout )))) 
// # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o )) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a158 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a154  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a156  & ( 
// (!\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a152~portbdataout )))) # (\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a158  & ((\data_out_sel[2]~input_o )))) ) ) ) # ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a154  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a156  & ( (!\data_out_sel[1]~input_o  & (((\MEM14|mem_rtl_0|auto_generated|ram_block1a152~portbdataout  & !\data_out_sel[2]~input_o )))) # 
// (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o )) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a158 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a154  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a156  & ( 
// (!\data_out_sel[1]~input_o  & (((\MEM14|mem_rtl_0|auto_generated|ram_block1a152~portbdataout  & !\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a158  & ((\data_out_sel[2]~input_o )))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a158 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a152~portbdataout ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a154 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a156 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~49 .extended_lut = "off";
defparam \Mux13~49 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \Mux13~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \Mux13~50 (
// Equation(s):
// \Mux13~50_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a155  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a153  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a157 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a159 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a155  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a153  & ( (!\data_out_sel[1]~input_o  & 
// (((!\data_out_sel[2]~input_o )) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a157 ))) # (\data_out_sel[1]~input_o  & (((\MEM14|mem_rtl_0|auto_generated|ram_block1a159  & \data_out_sel[2]~input_o )))) ) ) ) # ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a155  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a153  & ( (!\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a157  & ((\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & 
// (((!\data_out_sel[2]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a159 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a155  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a153  & ( (\data_out_sel[2]~input_o  & 
// ((!\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a157 )) # (\data_out_sel[1]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a159 ))))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a157 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a159 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a155 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a153 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~50 .extended_lut = "off";
defparam \Mux13~50 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux13~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N30
cyclonev_lcell_comb \Mux13~47 (
// Equation(s):
// \Mux13~47_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a146  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a144  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a148 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a150 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a146  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a144  & ( (!\data_out_sel[1]~input_o  & 
// (((!\data_out_sel[2]~input_o )) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a148 ))) # (\data_out_sel[1]~input_o  & (((\MEM14|mem_rtl_0|auto_generated|ram_block1a150  & \data_out_sel[2]~input_o )))) ) ) ) # ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a146  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a144  & ( (!\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a148  & ((\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & 
// (((!\data_out_sel[2]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a150 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a146  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a144  & ( (\data_out_sel[2]~input_o  & 
// ((!\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a148 )) # (\data_out_sel[1]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a150 ))))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a148 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a150 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a146 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a144 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~47 .extended_lut = "off";
defparam \Mux13~47 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux13~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N54
cyclonev_lcell_comb \Mux13~51 (
// Equation(s):
// \Mux13~51_combout  = ( \data_out_sel[0]~input_o  & ( \Mux13~47_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux13~48_combout )) # (\data_out_sel[3]~input_o  & ((\Mux13~50_combout ))) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux13~47_combout  & ( 
// (!\data_out_sel[3]~input_o ) # (\Mux13~49_combout ) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux13~47_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux13~48_combout )) # (\data_out_sel[3]~input_o  & ((\Mux13~50_combout ))) ) ) ) # ( 
// !\data_out_sel[0]~input_o  & ( !\Mux13~47_combout  & ( (\Mux13~49_combout  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\Mux13~48_combout ),
	.datab(!\Mux13~49_combout ),
	.datac(!\Mux13~50_combout ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux13~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~51 .extended_lut = "off";
defparam \Mux13~51 .lut_mask = 64'h0033550FFF33550F;
defparam \Mux13~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N48
cyclonev_lcell_comb \Mux13~60 (
// Equation(s):
// \Mux13~60_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a185  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a189 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a191 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a185  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a189 )) # (\data_out_sel[1]~input_o  
// & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a191 ))) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a185  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a187 ) ) ) ) # ( 
// !\MEM14|mem_rtl_0|auto_generated|ram_block1a185  & ( !\data_out_sel[2]~input_o  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a187  & \data_out_sel[1]~input_o ) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a187 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a189 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a191 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a185 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~60 .extended_lut = "off";
defparam \Mux13~60 .lut_mask = 64'h0505F5F5303F303F;
defparam \Mux13~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N12
cyclonev_lcell_comb \Mux13~58 (
// Equation(s):
// \Mux13~58_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a179  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a181 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a183 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a179  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a181 )) # (\data_out_sel[1]~input_o  
// & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a183 ))) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a179  & ( !\data_out_sel[2]~input_o  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a177 ) # (\data_out_sel[1]~input_o ) ) ) ) # ( 
// !\MEM14|mem_rtl_0|auto_generated|ram_block1a179  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a177 ) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a181 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a183 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a177 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a179 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~58 .extended_lut = "off";
defparam \Mux13~58 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux13~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N0
cyclonev_lcell_comb \Mux13~59 (
// Equation(s):
// \Mux13~59_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a184  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a188  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a186 ))) # 
// (\data_out_sel[2]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a190 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a184  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a188  & ( (!\data_out_sel[2]~input_o  & (\data_out_sel[1]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a186 )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o ) # ((\MEM14|mem_rtl_0|auto_generated|ram_block1a190 )))) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a184  & ( 
// !\MEM14|mem_rtl_0|auto_generated|ram_block1a188  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o ) # ((\MEM14|mem_rtl_0|auto_generated|ram_block1a186 )))) # (\data_out_sel[2]~input_o  & (\data_out_sel[1]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a190 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a184  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a188  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a186 ))) # (\data_out_sel[2]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a190 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a190 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a186 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a184 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a188 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~59 .extended_lut = "off";
defparam \Mux13~59 .lut_mask = 64'h012389AB4567CDEF;
defparam \Mux13~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N36
cyclonev_lcell_comb \Mux13~57 (
// Equation(s):
// \Mux13~57_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a180  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a182 ) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a180  & ( 
// \data_out_sel[2]~input_o  & ( (\data_out_sel[1]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a182 ) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a180  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a176 )) # (\data_out_sel[1]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a178 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a180  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o 
//  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a176 )) # (\data_out_sel[1]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a178 ))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a176 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a182 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a178 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a180 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~57 .extended_lut = "off";
defparam \Mux13~57 .lut_mask = 64'h227722770505AFAF;
defparam \Mux13~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N24
cyclonev_lcell_comb \Mux13~61 (
// Equation(s):
// \Mux13~61_combout  = ( \Mux13~57_combout  & ( \data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o  & ((\Mux13~59_combout ))) # (\data_out_sel[0]~input_o  & (\Mux13~60_combout )) ) ) ) # ( !\Mux13~57_combout  & ( \data_out_sel[3]~input_o  & ( 
// (!\data_out_sel[0]~input_o  & ((\Mux13~59_combout ))) # (\data_out_sel[0]~input_o  & (\Mux13~60_combout )) ) ) ) # ( \Mux13~57_combout  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o ) # (\Mux13~58_combout ) ) ) ) # ( !\Mux13~57_combout  & 
// ( !\data_out_sel[3]~input_o  & ( (\Mux13~58_combout  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\Mux13~60_combout ),
	.datab(!\Mux13~58_combout ),
	.datac(!\Mux13~59_combout ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\Mux13~57_combout ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~61 .extended_lut = "off";
defparam \Mux13~61 .lut_mask = 64'h0033FF330F550F55;
defparam \Mux13~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N18
cyclonev_lcell_comb \Mux13~44 (
// Equation(s):
// \Mux13~44_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a136  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a140 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a142 )) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a136  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a140 ))) # (\data_out_sel[1]~input_o  
// & (\MEM14|mem_rtl_0|auto_generated|ram_block1a142 )) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a136  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a138 ) ) ) ) # ( 
// !\MEM14|mem_rtl_0|auto_generated|ram_block1a136  & ( !\data_out_sel[2]~input_o  & ( (\data_out_sel[1]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a138 ) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a142 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a140 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a138 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a136 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~44 .extended_lut = "off";
defparam \Mux13~44 .lut_mask = 64'h000FF0FF35353535;
defparam \Mux13~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N42
cyclonev_lcell_comb \Mux13~43 (
// Equation(s):
// \Mux13~43_combout  = ( \data_out_sel[1]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a129  & ( (!\data_out_sel[2]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a131 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a135 )) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a129  & ( (!\data_out_sel[2]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a133 ) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a129  & ( (!\data_out_sel[2]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a131 ))) # (\data_out_sel[2]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a135 )) ) ) ) # 
// ( !\data_out_sel[1]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a129  & ( (\data_out_sel[2]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a133 ) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a135 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a131 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a129 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~43 .extended_lut = "off";
defparam \Mux13~43 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \Mux13~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N54
cyclonev_lcell_comb \Mux13~45 (
// Equation(s):
// \Mux13~45_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a139  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a141 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a143 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a139  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a141 )) # (\data_out_sel[1]~input_o  
// & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a143 ))) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a139  & ( !\data_out_sel[2]~input_o  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a137 ) # (\data_out_sel[1]~input_o ) ) ) ) # ( 
// !\MEM14|mem_rtl_0|auto_generated|ram_block1a139  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a137 ) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a141 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a143 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a137 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a139 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~45 .extended_lut = "off";
defparam \Mux13~45 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux13~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N6
cyclonev_lcell_comb \Mux13~42 (
// Equation(s):
// \Mux13~42_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a132  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a134 ) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a132  & ( 
// \data_out_sel[2]~input_o  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a134  & \data_out_sel[1]~input_o ) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a132  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a128 ))) # (\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a130 )) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a132  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o 
//  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a128 ))) # (\data_out_sel[1]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a130 )) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a130 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a128 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a132 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~42 .extended_lut = "off";
defparam \Mux13~42 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux13~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y12_N0
cyclonev_lcell_comb \Mux13~46 (
// Equation(s):
// \Mux13~46_combout  = ( \data_out_sel[0]~input_o  & ( \data_out_sel[3]~input_o  & ( \Mux13~45_combout  ) ) ) # ( !\data_out_sel[0]~input_o  & ( \data_out_sel[3]~input_o  & ( \Mux13~44_combout  ) ) ) # ( \data_out_sel[0]~input_o  & ( 
// !\data_out_sel[3]~input_o  & ( \Mux13~43_combout  ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\data_out_sel[3]~input_o  & ( \Mux13~42_combout  ) ) )

	.dataa(!\Mux13~44_combout ),
	.datab(!\Mux13~43_combout ),
	.datac(!\Mux13~45_combout ),
	.datad(!\Mux13~42_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~46 .extended_lut = "off";
defparam \Mux13~46 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux13~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \Mux13~52 (
// Equation(s):
// \Mux13~52_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a162  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a166 ) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a162  & ( 
// \data_out_sel[1]~input_o  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a166  & \data_out_sel[2]~input_o ) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a162  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a160 ))) # (\data_out_sel[2]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a164 )) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a162  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o 
//  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a160 ))) # (\data_out_sel[2]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a164 )) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a164 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a166 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a160 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a162 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~52 .extended_lut = "off";
defparam \Mux13~52 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux13~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \Mux13~53 (
// Equation(s):
// \Mux13~53_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a167  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a163  & ( ((!\data_out_sel[2]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a161 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a165 )))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a167  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a163  & ( (!\data_out_sel[1]~input_o  & 
// ((!\data_out_sel[2]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a161 )) # (\data_out_sel[2]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a165 ))))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o )))) ) ) ) # ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a167  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a163  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a161 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a165 ))))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a167  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a163  & ( 
// (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a161 )) # (\data_out_sel[2]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a165 ))))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a161 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a165 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a167 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a163 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~53 .extended_lut = "off";
defparam \Mux13~53 .lut_mask = 64'h440C443F770C773F;
defparam \Mux13~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \Mux13~55 (
// Equation(s):
// \Mux13~55_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a175  & ( \data_out_sel[1]~input_o  & ( (\data_out_sel[2]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a171 ) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a175  & ( 
// \data_out_sel[1]~input_o  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a171  & !\data_out_sel[2]~input_o ) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a175  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a169 ))) # (\data_out_sel[2]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a173 )) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a175  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o 
//  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a169 ))) # (\data_out_sel[2]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a173 )) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a173 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a171 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a169 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a175 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~55 .extended_lut = "off";
defparam \Mux13~55 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux13~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N12
cyclonev_lcell_comb \Mux13~54 (
// Equation(s):
// \Mux13~54_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a170  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a174  & ( ((!\data_out_sel[2]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a168 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a172 )))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a170  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[1]~input_o  & 
// ((!\data_out_sel[2]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a168 )) # (\data_out_sel[2]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a172 ))))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o )))) ) ) ) # ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a170  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a168 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a172 ))))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a170  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a174  & ( 
// (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a168 )) # (\data_out_sel[2]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a172 ))))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a168 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a172 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a170 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a174 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~54 .extended_lut = "off";
defparam \Mux13~54 .lut_mask = 64'h440C770C443F773F;
defparam \Mux13~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N24
cyclonev_lcell_comb \Mux13~56 (
// Equation(s):
// \Mux13~56_combout  = ( \data_out_sel[0]~input_o  & ( \Mux13~54_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux13~53_combout )) # (\data_out_sel[3]~input_o  & ((\Mux13~55_combout ))) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux13~54_combout  & ( 
// (\data_out_sel[3]~input_o ) # (\Mux13~52_combout ) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux13~54_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux13~53_combout )) # (\data_out_sel[3]~input_o  & ((\Mux13~55_combout ))) ) ) ) # ( 
// !\data_out_sel[0]~input_o  & ( !\Mux13~54_combout  & ( (\Mux13~52_combout  & !\data_out_sel[3]~input_o ) ) ) )

	.dataa(!\Mux13~52_combout ),
	.datab(!\Mux13~53_combout ),
	.datac(!\Mux13~55_combout ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux13~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~56 .extended_lut = "off";
defparam \Mux13~56 .lut_mask = 64'h5500330F55FF330F;
defparam \Mux13~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N54
cyclonev_lcell_comb \Mux13~62 (
// Equation(s):
// \Mux13~62_combout  = ( \data_out_sel[5]~input_o  & ( \data_out_sel[4]~input_o  & ( \Mux13~61_combout  ) ) ) # ( !\data_out_sel[5]~input_o  & ( \data_out_sel[4]~input_o  & ( \Mux13~51_combout  ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\data_out_sel[4]~input_o  & ( \Mux13~56_combout  ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\data_out_sel[4]~input_o  & ( \Mux13~46_combout  ) ) )

	.dataa(!\Mux13~51_combout ),
	.datab(!\Mux13~61_combout ),
	.datac(!\Mux13~46_combout ),
	.datad(!\Mux13~56_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~62 .extended_lut = "off";
defparam \Mux13~62 .lut_mask = 64'h0F0F00FF55553333;
defparam \Mux13~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N36
cyclonev_lcell_comb \Mux13~69 (
// Equation(s):
// \Mux13~69_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[0]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a192 )) # (\data_out_sel[0]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a193 )))))) # 
// (\data_out_sel[2]~input_o  & ((((\data_out_sel[0]~input_o ))))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & (((\MEM14|mem_rtl_0|auto_generated|ram_block1a194 )))) # (\data_out_sel[0]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a195 )))) # (\data_out_sel[2]~input_o  & ((((\data_out_sel[0]~input_o ))))) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a195 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a193 ),
	.datag(!\MEM14|mem_rtl_0|auto_generated|ram_block1a192 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~69 .extended_lut = "on";
defparam \Mux13~69 .lut_mask = 64'h0A550A770AFF0A77;
defparam \Mux13~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N30
cyclonev_lcell_comb \Mux13~63 (
// Equation(s):
// \Mux13~63_combout  = ( !\data_out_sel[1]~input_o  & ( (!\Mux13~69_combout  & (((\MEM14|mem_rtl_0|auto_generated|ram_block1a196  & (\data_out_sel[2]~input_o ))))) # (\Mux13~69_combout  & ((((!\data_out_sel[2]~input_o ) # 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a197 ))))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\Mux13~69_combout  & (((\MEM14|mem_rtl_0|auto_generated|ram_block1a198  & (\data_out_sel[2]~input_o ))))) # (\Mux13~69_combout  & ((((!\data_out_sel[2]~input_o 
// ))) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a199 ))) ) )

	.dataa(!\Mux13~69_combout ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a199 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a197 ),
	.datag(!\MEM14|mem_rtl_0|auto_generated|ram_block1a196 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~63 .extended_lut = "on";
defparam \Mux13~63 .lut_mask = 64'h550A551B555F551B;
defparam \Mux13~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N30
cyclonev_lcell_comb \Mux13~67 (
// Equation(s):
// \Mux13~67_combout  = ( !\data_out_sel[5]~input_o  & ( \Mux13~63_combout  & ( (!\data_out_sel[3]~input_o  & !\data_out_sel[4]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(gnd),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux13~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~67 .extended_lut = "off";
defparam \Mux13~67 .lut_mask = 64'h00000000C0C00000;
defparam \Mux13~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \MEM3|mem_rtl_0|auto_generated|ram_block1a178 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[191]~input_o ,\data_in[190]~input_o ,\data_in[187]~input_o ,\data_in[186]~input_o ,\data_in[183]~input_o ,\data_in[182]~input_o ,\data_in[179]~input_o ,\data_in[178]~input_o ,\data_in[61]~input_o ,\data_in[60]~input_o ,\data_in[57]~input_o ,
\data_in[56]~input_o ,\data_in[53]~input_o ,\data_in[52]~input_o ,\data_in[49]~input_o ,\data_in[48]~input_o ,\data_in[45]~input_o ,\data_in[44]~input_o ,\data_in[41]~input_o ,\data_in[40]~input_o ,\data_in[37]~input_o ,\data_in[36]~input_o ,\data_in[33]~input_o ,
\data_in[32]~input_o ,\data_in[29]~input_o ,\data_in[28]~input_o ,\data_in[25]~input_o ,\data_in[24]~input_o ,\data_in[21]~input_o ,\data_in[20]~input_o ,\data_in[17]~input_o ,\data_in[16]~input_o ,\data_in[13]~input_o ,\data_in[12]~input_o ,\data_in[9]~input_o ,
\data_in[8]~input_o ,\data_in[5]~input_o ,\data_in[4]~input_o ,\data_in[1]~input_o ,\data_in[0]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM3|mem_rtl_0|auto_generated|ram_block1a178_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .logical_ram_name = "single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "old";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .operation_mode = "dual_port";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_a_address_width = 8;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_a_data_width = 40;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_a_first_bit_number = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_a_last_address = 255;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 150;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_a_logical_ram_width = 200;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_b_address_clock = "clock0";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_b_address_width = 8;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_b_data_out_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_b_data_width = 40;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_b_first_bit_number = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_b_last_address = 255;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 150;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_b_logical_ram_width = 200;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock0";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a178 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y25_N48
cyclonev_lcell_comb \Mux13~3 (
// Equation(s):
// \Mux13~3_combout  = ( \data_out_sel[5]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a25  & ( (!\data_out_sel[4]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a41 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a57 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a25  & ( (\data_out_sel[4]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a9 ) ) ) ) # ( \data_out_sel[5]~input_o  
// & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a25  & ( (!\data_out_sel[4]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a41 ))) # (\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a57 )) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a25  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a9  & !\data_out_sel[4]~input_o ) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a57 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a41 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~3 .extended_lut = "off";
defparam \Mux13~3 .lut_mask = 64'h505003F35F5F03F3;
defparam \Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y25_N12
cyclonev_lcell_comb \Mux13~2 (
// Equation(s):
// \Mux13~2_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a56  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a24 )))) # 
// (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a40 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a56  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[5]~input_o  & 
// (((!\data_out_sel[4]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a24 )))) # (\data_out_sel[5]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a40  & (!\data_out_sel[4]~input_o ))) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a56  & 
// ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a24 )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a40 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a56  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a24 )))) # (\data_out_sel[5]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a40  & (!\data_out_sel[4]~input_o ))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a40 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a56 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~2 .extended_lut = "off";
defparam \Mux13~2 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y25_N6
cyclonev_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = ( \data_out_sel[5]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a49  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a33 ) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a49  & ( (!\data_out_sel[4]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a1 ))) # (\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a17 )) ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\MEM14|mem_rtl_0|auto_generated|ram_block1a49  & ( (!\data_out_sel[4]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a33 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a49  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a1 ))) # (\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a17 )) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a33 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a49 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~1 .extended_lut = "off";
defparam \Mux13~1 .lut_mask = 64'h353500F035350FFF;
defparam \Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y25_N30
cyclonev_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a16  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a32  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a0 ))) # 
// (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a48 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a16  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a32  & ( (!\data_out_sel[5]~input_o  
// & (\MEM14|mem_rtl_0|auto_generated|ram_block1a0  & (!\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a48 )))) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a16  
// & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a32  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a0 ))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a48 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a16  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a32  & ( (!\data_out_sel[5]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a0  & 
// (!\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a48 )))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a0 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a48 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a32 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~0 .extended_lut = "off";
defparam \Mux13~0 .lut_mask = 64'h40434C4F70737C7F;
defparam \Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y25_N24
cyclonev_lcell_comb \Mux13~4 (
// Equation(s):
// \Mux13~4_combout  = ( \data_out_sel[3]~input_o  & ( \Mux13~0_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux13~2_combout ))) # (\data_out_sel[0]~input_o  & (\Mux13~3_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux13~0_combout  & ( 
// (!\data_out_sel[0]~input_o ) # (\Mux13~1_combout ) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux13~0_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux13~2_combout ))) # (\data_out_sel[0]~input_o  & (\Mux13~3_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  
// & ( !\Mux13~0_combout  & ( (\data_out_sel[0]~input_o  & \Mux13~1_combout ) ) ) )

	.dataa(!\Mux13~3_combout ),
	.datab(!\Mux13~2_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux13~1_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~4 .extended_lut = "off";
defparam \Mux13~4 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N30
cyclonev_lcell_comb \Mux13~16 (
// Equation(s):
// \Mux13~16_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a22  & ( \data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a30 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a22  & ( \data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a30 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a22  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a23 ) ) ) ) # ( 
// !\MEM14|mem_rtl_0|auto_generated|ram_block1a22  & ( !\data_out_sel[3]~input_o  & ( (\data_out_sel[0]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a23 ) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a22 ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~16 .extended_lut = "off";
defparam \Mux13~16 .lut_mask = 64'h000FF0FF53535353;
defparam \Mux13~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y15_N0
cyclonev_lcell_comb \Mux13~15 (
// Equation(s):
// \Mux13~15_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a14  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[3]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a7 ))) # 
// (\data_out_sel[3]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a15 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a14  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )))) 
// # (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a7 ))) # (\data_out_sel[3]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a15 )))) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a14  & 
// ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a7 ))) # 
// (\data_out_sel[3]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a15 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a14  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a6  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a7 ))) # (\data_out_sel[3]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a15 )))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~15 .extended_lut = "off";
defparam \Mux13~15 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux13~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N36
cyclonev_lcell_comb \Mux13~17 (
// Equation(s):
// \Mux13~17_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a46  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a38  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[3]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a39 )) # 
// (\data_out_sel[3]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a47 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a46  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a38  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o 
// )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a39 )) # (\data_out_sel[3]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a47 ))))) ) ) ) # ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a46  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a38  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a39 )) # (\data_out_sel[3]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a47 ))))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a46  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a38  & ( 
// (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a39 )) # (\data_out_sel[3]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a47 ))))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a39 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a47 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a46 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a38 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~17 .extended_lut = "off";
defparam \Mux13~17 .lut_mask = 64'h050305F3F503F5F3;
defparam \Mux13~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N33
cyclonev_lcell_comb \Mux13~18 (
// Equation(s):
// \Mux13~18_combout  = ( \data_out_sel[0]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a54  & ( (!\data_out_sel[3]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a55 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a63 )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a54  & ( (!\data_out_sel[3]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a62 ) ) ) ) # ( 
// \data_out_sel[0]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a54  & ( (!\data_out_sel[3]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a55 ))) # (\data_out_sel[3]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a63 )) ) ) ) # ( 
// !\data_out_sel[0]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a54  & ( (\data_out_sel[3]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a62 ) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a62 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a55 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a54 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~18 .extended_lut = "off";
defparam \Mux13~18 .lut_mask = 64'h050511BBAFAF11BB;
defparam \Mux13~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N12
cyclonev_lcell_comb \Mux13~19 (
// Equation(s):
// \Mux13~19_combout  = ( \Mux13~17_combout  & ( \Mux13~18_combout  & ( ((!\data_out_sel[4]~input_o  & ((\Mux13~15_combout ))) # (\data_out_sel[4]~input_o  & (\Mux13~16_combout ))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\Mux13~17_combout  & ( 
// \Mux13~18_combout  & ( (!\data_out_sel[4]~input_o  & (!\data_out_sel[5]~input_o  & ((\Mux13~15_combout )))) # (\data_out_sel[4]~input_o  & (((\Mux13~16_combout )) # (\data_out_sel[5]~input_o ))) ) ) ) # ( \Mux13~17_combout  & ( !\Mux13~18_combout  & ( 
// (!\data_out_sel[4]~input_o  & (((\Mux13~15_combout )) # (\data_out_sel[5]~input_o ))) # (\data_out_sel[4]~input_o  & (!\data_out_sel[5]~input_o  & (\Mux13~16_combout ))) ) ) ) # ( !\Mux13~17_combout  & ( !\Mux13~18_combout  & ( (!\data_out_sel[5]~input_o  
// & ((!\data_out_sel[4]~input_o  & ((\Mux13~15_combout ))) # (\data_out_sel[4]~input_o  & (\Mux13~16_combout )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\Mux13~16_combout ),
	.datad(!\Mux13~15_combout ),
	.datae(!\Mux13~17_combout ),
	.dataf(!\Mux13~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~19 .extended_lut = "off";
defparam \Mux13~19 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux13~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N42
cyclonev_lcell_comb \Mux13~7 (
// Equation(s):
// \Mux13~7_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a44  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o )) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a36 ))) # 
// (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a45 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a44  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[3]~input_o  
// & (((\data_out_sel[0]~input_o )) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a36 ))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a45 )))) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a44  
// & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[3]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a36  & (!\data_out_sel[0]~input_o ))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o ) # 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a45 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a44  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[3]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a36  & 
// (!\data_out_sel[0]~input_o ))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a45 )))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a36 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a45 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a44 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a37 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~7 .extended_lut = "off";
defparam \Mux13~7 .lut_mask = 64'h404370734C4F7C7F;
defparam \Mux13~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N18
cyclonev_lcell_comb \Mux13~8 (
// Equation(s):
// \Mux13~8_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a53  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a52  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[0]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a60 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a61 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a53  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a52  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o 
// )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a60 )) # (\data_out_sel[0]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a61 ))))) ) ) ) # ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a53  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a52  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a60 )) # (\data_out_sel[0]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a61 ))))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a53  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a52  & ( 
// (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a60 )) # (\data_out_sel[0]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a61 ))))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a60 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a61 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a53 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a52 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~8 .extended_lut = "off";
defparam \Mux13~8 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux13~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N6
cyclonev_lcell_comb \Mux13~6 (
// Equation(s):
// \Mux13~6_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a21  & ( \data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a28 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a29 ))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a21  & ( \data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a28 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a29 ))) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a21  & ( !\data_out_sel[3]~input_o  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a20 ) # (\data_out_sel[0]~input_o ) ) ) ) # ( 
// !\MEM14|mem_rtl_0|auto_generated|ram_block1a21  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a20 ) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a21 ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~6 .extended_lut = "off";
defparam \Mux13~6 .lut_mask = 64'h00F00FFF53535353;
defparam \Mux13~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N0
cyclonev_lcell_comb \Mux13~5 (
// Equation(s):
// \Mux13~5_combout  = ( \MEM14|mem_rtl_0|auto_generated|ram_block1a5  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a13  & ( ((!\data_out_sel[3]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a4 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a12 )))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a5  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\data_out_sel[3]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a4  & (!\data_out_sel[0]~input_o ))) # (\data_out_sel[3]~input_o  & (((\MEM14|mem_rtl_0|auto_generated|ram_block1a12 ) # (\data_out_sel[0]~input_o )))) ) ) ) # ( \MEM14|mem_rtl_0|auto_generated|ram_block1a5  & ( 
// !\MEM14|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o )) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a4 ))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o  & 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a12 )))) ) ) ) # ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a5  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a4 )) # (\data_out_sel[3]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a12 ))))) ) ) )

	.dataa(!\MEM14|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datae(!\MEM14|mem_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~5 .extended_lut = "off";
defparam \Mux13~5 .lut_mask = 64'h40704C7C43734F7F;
defparam \Mux13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y25_N24
cyclonev_lcell_comb \Mux13~9 (
// Equation(s):
// \Mux13~9_combout  = ( \Mux13~5_combout  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & (\Mux13~7_combout )) # (\data_out_sel[4]~input_o  & ((\Mux13~8_combout ))) ) ) ) # ( !\Mux13~5_combout  & ( \data_out_sel[5]~input_o  & ( 
// (!\data_out_sel[4]~input_o  & (\Mux13~7_combout )) # (\data_out_sel[4]~input_o  & ((\Mux13~8_combout ))) ) ) ) # ( \Mux13~5_combout  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o ) # (\Mux13~6_combout ) ) ) ) # ( !\Mux13~5_combout  & ( 
// !\data_out_sel[5]~input_o  & ( (\data_out_sel[4]~input_o  & \Mux13~6_combout ) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\Mux13~7_combout ),
	.datac(!\Mux13~8_combout ),
	.datad(!\Mux13~6_combout ),
	.datae(!\Mux13~5_combout ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~9 .extended_lut = "off";
defparam \Mux13~9 .lut_mask = 64'h0055AAFF27272727;
defparam \Mux13~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N18
cyclonev_lcell_comb \Mux13~12 (
// Equation(s):
// \Mux13~12_combout  = ( \data_out_sel[5]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[4]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a42 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a58 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[4]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a26 ) ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[4]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a42 ))) # (\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a58 )) ) ) ) # ( 
// !\data_out_sel[5]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a10  & ( (\data_out_sel[4]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a26 ) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a58 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a42 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~12 .extended_lut = "off";
defparam \Mux13~12 .lut_mask = 64'h050511BBAFAF11BB;
defparam \Mux13~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N54
cyclonev_lcell_comb \Mux13~13 (
// Equation(s):
// \Mux13~13_combout  = ( \data_out_sel[5]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a27  & ( (!\data_out_sel[4]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a43 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM14|mem_rtl_0|auto_generated|ram_block1a59 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a27  & ( (\MEM14|mem_rtl_0|auto_generated|ram_block1a11 ) # (\data_out_sel[4]~input_o ) ) ) ) # ( \data_out_sel[5]~input_o 
//  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a27  & ( (!\data_out_sel[4]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a43 ))) # (\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a59 )) ) ) ) # ( !\data_out_sel[5]~input_o 
//  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a27  & ( (!\data_out_sel[4]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a11 ) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a59 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~13 .extended_lut = "off";
defparam \Mux13~13 .lut_mask = 64'h222205AF777705AF;
defparam \Mux13~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N12
cyclonev_lcell_comb \Mux13~11 (
// Equation(s):
// \Mux13~11_combout  = ( \data_out_sel[5]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a35 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM14|mem_rtl_0|auto_generated|ram_block1a51 ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\data_out_sel[4]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a19 ) ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a35 )) # (\data_out_sel[4]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a51 ))) ) ) ) # ( 
// !\data_out_sel[5]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a3  & ( (\data_out_sel[4]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a19 ) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a35 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a51 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~11 .extended_lut = "off";
defparam \Mux13~11 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \Mux13~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N6
cyclonev_lcell_comb \Mux13~10 (
// Equation(s):
// \Mux13~10_combout  = ( \data_out_sel[5]~input_o  & ( \MEM14|mem_rtl_0|auto_generated|ram_block1a34  & ( (!\data_out_sel[4]~input_o ) # (\MEM14|mem_rtl_0|auto_generated|ram_block1a50 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM14|mem_rtl_0|auto_generated|ram_block1a34  & ( (!\data_out_sel[4]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a18 )) ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a34  & ( (\data_out_sel[4]~input_o  & \MEM14|mem_rtl_0|auto_generated|ram_block1a50 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM14|mem_rtl_0|auto_generated|ram_block1a34  & ( 
// (!\data_out_sel[4]~input_o  & ((\MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ))) # (\data_out_sel[4]~input_o  & (\MEM14|mem_rtl_0|auto_generated|ram_block1a18 )) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM14|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(!\MEM14|mem_rtl_0|auto_generated|ram_block1a50 ),
	.datad(!\MEM14|mem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM14|mem_rtl_0|auto_generated|ram_block1a34 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~10 .extended_lut = "off";
defparam \Mux13~10 .lut_mask = 64'h11BB050511BBAFAF;
defparam \Mux13~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N30
cyclonev_lcell_comb \Mux13~14 (
// Equation(s):
// \Mux13~14_combout  = ( \data_out_sel[0]~input_o  & ( \Mux13~10_combout  & ( (!\data_out_sel[3]~input_o  & ((\Mux13~11_combout ))) # (\data_out_sel[3]~input_o  & (\Mux13~13_combout )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux13~10_combout  & ( 
// (!\data_out_sel[3]~input_o ) # (\Mux13~12_combout ) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux13~10_combout  & ( (!\data_out_sel[3]~input_o  & ((\Mux13~11_combout ))) # (\data_out_sel[3]~input_o  & (\Mux13~13_combout )) ) ) ) # ( 
// !\data_out_sel[0]~input_o  & ( !\Mux13~10_combout  & ( (\Mux13~12_combout  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\Mux13~12_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux13~13_combout ),
	.datad(!\Mux13~11_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux13~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~14 .extended_lut = "off";
defparam \Mux13~14 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Mux13~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N42
cyclonev_lcell_comb \Mux13~20 (
// Equation(s):
// \Mux13~20_combout  = ( \data_out_sel[1]~input_o  & ( \Mux13~14_combout  & ( (!\data_out_sel[2]~input_o ) # (\Mux13~19_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux13~14_combout  & ( (!\data_out_sel[2]~input_o  & (\Mux13~4_combout )) # 
// (\data_out_sel[2]~input_o  & ((\Mux13~9_combout ))) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux13~14_combout  & ( (\data_out_sel[2]~input_o  & \Mux13~19_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\Mux13~14_combout  & ( 
// (!\data_out_sel[2]~input_o  & (\Mux13~4_combout )) # (\data_out_sel[2]~input_o  & ((\Mux13~9_combout ))) ) ) )

	.dataa(!\Mux13~4_combout ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\Mux13~19_combout ),
	.datad(!\Mux13~9_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux13~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~20 .extended_lut = "off";
defparam \Mux13~20 .lut_mask = 64'h447703034477CFCF;
defparam \Mux13~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y13_N36
cyclonev_lcell_comb \Mux13~68 (
// Equation(s):
// \Mux13~68_combout  = ( \data_out_sel[7]~input_o  & ( \Mux13~20_combout  & ( (!\data_out_sel[6]~input_o  & (\Mux13~62_combout )) # (\data_out_sel[6]~input_o  & ((\Mux13~67_combout ))) ) ) ) # ( !\data_out_sel[7]~input_o  & ( \Mux13~20_combout  & ( 
// (!\data_out_sel[6]~input_o ) # (\Mux13~41_combout ) ) ) ) # ( \data_out_sel[7]~input_o  & ( !\Mux13~20_combout  & ( (!\data_out_sel[6]~input_o  & (\Mux13~62_combout )) # (\data_out_sel[6]~input_o  & ((\Mux13~67_combout ))) ) ) ) # ( 
// !\data_out_sel[7]~input_o  & ( !\Mux13~20_combout  & ( (\Mux13~41_combout  & \data_out_sel[6]~input_o ) ) ) )

	.dataa(!\Mux13~41_combout ),
	.datab(!\data_out_sel[6]~input_o ),
	.datac(!\Mux13~62_combout ),
	.datad(!\Mux13~67_combout ),
	.datae(!\data_out_sel[7]~input_o ),
	.dataf(!\Mux13~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux13~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux13~68 .extended_lut = "off";
defparam \Mux13~68 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \Mux13~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N12
cyclonev_lcell_comb \Selector0~12 (
// Equation(s):
// \Selector0~12_combout  = ( \Selector0~1_combout  & ( \Mux13~68_combout  & ( (\mem_block_sel[3]~input_o  & ((!\mem_block_sel[2]~input_o  & (\Mux11~68_combout  & \mem_block_sel[1]~input_o )) # (\mem_block_sel[2]~input_o  & ((!\mem_block_sel[1]~input_o ))))) 
// ) ) ) # ( \Selector0~1_combout  & ( !\Mux13~68_combout  & ( (!\mem_block_sel[2]~input_o  & (\mem_block_sel[3]~input_o  & (\Mux11~68_combout  & \mem_block_sel[1]~input_o ))) ) ) )

	.dataa(!\mem_block_sel[2]~input_o ),
	.datab(!\mem_block_sel[3]~input_o ),
	.datac(!\Mux11~68_combout ),
	.datad(!\mem_block_sel[1]~input_o ),
	.datae(!\Selector0~1_combout ),
	.dataf(!\Mux13~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~12 .extended_lut = "off";
defparam \Selector0~12 .lut_mask = 64'h0000000200001102;
defparam \Selector0~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \MEM4|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[119]~input_o ,\data_in[118]~input_o ,\data_in[117]~input_o ,\data_in[116]~input_o ,\data_in[115]~input_o ,\data_in[114]~input_o ,\data_in[113]~input_o ,\data_in[112]~input_o ,\data_in[103]~input_o ,\data_in[102]~input_o ,\data_in[101]~input_o ,
\data_in[100]~input_o ,\data_in[99]~input_o ,\data_in[98]~input_o ,\data_in[97]~input_o ,\data_in[96]~input_o ,\data_in[87]~input_o ,\data_in[86]~input_o ,\data_in[85]~input_o ,\data_in[84]~input_o ,\data_in[83]~input_o ,\data_in[82]~input_o ,\data_in[81]~input_o ,
\data_in[80]~input_o ,\data_in[71]~input_o ,\data_in[70]~input_o ,\data_in[69]~input_o ,\data_in[68]~input_o ,\data_in[67]~input_o ,\data_in[66]~input_o ,\data_in[65]~input_o ,\data_in[64]~input_o ,\data_in[63]~input_o ,\data_in[55]~input_o ,\data_in[47]~input_o ,
\data_in[39]~input_o ,\data_in[31]~input_o ,\data_in[23]~input_o ,\data_in[15]~input_o ,\data_in[7]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM4|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 40;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 150;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 200;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 40;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 255;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 150;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 200;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N18
cyclonev_lcell_comb \Mux3~17 (
// Equation(s):
// \Mux3~17_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a23  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a15 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a23  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\data_out_sel[4]~input_o  & 
// (((!\data_out_sel[3]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a15 )))) # (\data_out_sel[4]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a31  & ((\data_out_sel[3]~input_o )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a23  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\data_out_sel[4]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a15  & \data_out_sel[3]~input_o )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o )) # 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a23  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a15 ))) # (\data_out_sel[4]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a31 )))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a23 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~17 .extended_lut = "off";
defparam \Mux3~17 .lut_mask = 64'h00350F35F035FF35;
defparam \Mux3~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \MEM4|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[62]~input_o ,\data_in[61]~input_o ,\data_in[59]~input_o ,\data_in[58]~input_o ,\data_in[57]~input_o ,\data_in[54]~input_o ,\data_in[53]~input_o ,\data_in[51]~input_o ,\data_in[50]~input_o ,\data_in[49]~input_o ,\data_in[46]~input_o ,\data_in[45]~input_o ,
\data_in[43]~input_o ,\data_in[42]~input_o ,\data_in[41]~input_o ,\data_in[38]~input_o ,\data_in[37]~input_o ,\data_in[35]~input_o ,\data_in[34]~input_o ,\data_in[33]~input_o ,\data_in[30]~input_o ,\data_in[29]~input_o ,\data_in[27]~input_o ,\data_in[26]~input_o ,
\data_in[25]~input_o ,\data_in[22]~input_o ,\data_in[21]~input_o ,\data_in[19]~input_o ,\data_in[18]~input_o ,\data_in[17]~input_o ,\data_in[14]~input_o ,\data_in[13]~input_o ,\data_in[11]~input_o ,\data_in[10]~input_o ,\data_in[9]~input_o ,\data_in[6]~input_o ,
\data_in[5]~input_o ,\data_in[3]~input_o ,\data_in[2]~input_o ,\data_in[1]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM4|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 40;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 150;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 200;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 40;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 150;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 200;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N42
cyclonev_lcell_comb \Mux3~16 (
// Equation(s):
// \Mux3~16_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a59  & ( \data_out_sel[3]~input_o  & ( (\data_out_sel[4]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a43 ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a59  & ( 
// \data_out_sel[3]~input_o  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a43  & !\data_out_sel[4]~input_o ) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a59  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a35 )) # (\data_out_sel[4]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a51 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a59  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a35 )) # (\data_out_sel[4]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a51 ))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a35 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a51 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a59 ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~16 .extended_lut = "off";
defparam \Mux3~16 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux3~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N12
cyclonev_lcell_comb \Mux3~18 (
// Equation(s):
// \Mux3~18_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a55  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a47  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a39 ))) # 
// (\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a63 )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a55  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a47  & ( (!\data_out_sel[3]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a39  & ((!\data_out_sel[4]~input_o )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a63 )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a55  & 
// ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a47  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a39 ))) # (\data_out_sel[3]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a63  & 
// \data_out_sel[4]~input_o )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a55  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a47  & ( (!\data_out_sel[3]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a39  & ((!\data_out_sel[4]~input_o )))) # 
// (\data_out_sel[3]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a63  & \data_out_sel[4]~input_o )))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a39 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a55 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a47 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~18 .extended_lut = "off";
defparam \Mux3~18 .lut_mask = 64'h500350F35F035FF3;
defparam \Mux3~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N6
cyclonev_lcell_comb \Mux3~15 (
// Equation(s):
// \Mux3~15_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a3  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[3]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a19 ))) # 
// (\data_out_sel[3]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a27 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a3  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o  & 
// \MEM4|mem_rtl_0|auto_generated|ram_block1a19 )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a27 ))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a3  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a19 )))) # (\data_out_sel[3]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a27  & 
// (\data_out_sel[4]~input_o ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a3  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a11  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[3]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a19 ))) # 
// (\data_out_sel[3]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a27 )))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~15 .extended_lut = "off";
defparam \Mux3~15 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux3~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N24
cyclonev_lcell_comb \Mux3~19 (
// Equation(s):
// \Mux3~19_combout  = ( \Mux3~18_combout  & ( \Mux3~15_combout  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o ) # (\Mux3~16_combout )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o )) # (\Mux3~17_combout ))) ) ) ) # ( 
// !\Mux3~18_combout  & ( \Mux3~15_combout  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o ) # (\Mux3~16_combout )))) # (\data_out_sel[2]~input_o  & (\Mux3~17_combout  & ((!\data_out_sel[5]~input_o )))) ) ) ) # ( \Mux3~18_combout  & ( 
// !\Mux3~15_combout  & ( (!\data_out_sel[2]~input_o  & (((\Mux3~16_combout  & \data_out_sel[5]~input_o )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o )) # (\Mux3~17_combout ))) ) ) ) # ( !\Mux3~18_combout  & ( !\Mux3~15_combout  & ( 
// (!\data_out_sel[2]~input_o  & (((\Mux3~16_combout  & \data_out_sel[5]~input_o )))) # (\data_out_sel[2]~input_o  & (\Mux3~17_combout  & ((!\data_out_sel[5]~input_o )))) ) ) )

	.dataa(!\Mux3~17_combout ),
	.datab(!\Mux3~16_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\Mux3~18_combout ),
	.dataf(!\Mux3~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~19 .extended_lut = "off";
defparam \Mux3~19 .lut_mask = 64'h0530053FF530F53F;
defparam \Mux3~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y10_N0
cyclonev_lcell_comb \Mux3~10 (
// Equation(s):
// \Mux3~10_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a17  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a33  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # 
// (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a49 )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a17  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a33  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & (!\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a49 )))) ) ) ) # ( 
// \MEM4|mem_rtl_0|auto_generated|ram_block1a17  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a33  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\data_out_sel[5]~input_o  
// & (((\data_out_sel[4]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a49 )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a17  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a33  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & (!\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a49 )))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a49 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a17 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a33 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~10 .extended_lut = "off";
defparam \Mux3~10 .lut_mask = 64'h40434C4F70737C7F;
defparam \Mux3~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N0
cyclonev_lcell_comb \Mux3~11 (
// Equation(s):
// \Mux3~11_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a53  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a37  & ( ((!\data_out_sel[4]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a5 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a21 )))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a53  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a5 ))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a21 )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a53  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[4]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a5  & (!\data_out_sel[5]~input_o ))) # (\data_out_sel[4]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a21 ) # 
// (\data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a53  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a5 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a21 ))))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a53 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a37 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~11 .extended_lut = "off";
defparam \Mux3~11 .lut_mask = 64'h207025752A7A2F7F;
defparam \Mux3~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N12
cyclonev_lcell_comb \Mux3~13 (
// Equation(s):
// \Mux3~13_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a61  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a29  & ( ((!\data_out_sel[5]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a13 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a45 ))) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a61  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a13 ))) # (\data_out_sel[5]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a45 )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a61  & 
// ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a13 ))) # (\data_out_sel[5]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a45 )))) # 
// (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a61  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a13 ))) # (\data_out_sel[5]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a45 )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a45 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a61 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~13 .extended_lut = "off";
defparam \Mux3~13 .lut_mask = 64'h02A207A752F257F7;
defparam \Mux3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N6
cyclonev_lcell_comb \Mux3~12 (
// Equation(s):
// \Mux3~12_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a9  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a57  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a41 ))) # 
// (\data_out_sel[4]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a25 ) # (\data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a9  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a57  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a41  & (\data_out_sel[5]~input_o ))) # (\data_out_sel[4]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a25 ) # (\data_out_sel[5]~input_o )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a9  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a57  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a41 ))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o  & 
// \MEM4|mem_rtl_0|auto_generated|ram_block1a25 )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a9  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a57  & ( (!\data_out_sel[4]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a41  & 
// (\data_out_sel[5]~input_o ))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a25 )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a41 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a9 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a57 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~12 .extended_lut = "off";
defparam \Mux3~12 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Mux3~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N18
cyclonev_lcell_comb \Mux3~14 (
// Equation(s):
// \Mux3~14_combout  = ( \data_out_sel[2]~input_o  & ( \Mux3~12_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux3~11_combout )) # (\data_out_sel[3]~input_o  & ((\Mux3~13_combout ))) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \Mux3~12_combout  & ( 
// (\data_out_sel[3]~input_o ) # (\Mux3~10_combout ) ) ) ) # ( \data_out_sel[2]~input_o  & ( !\Mux3~12_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux3~11_combout )) # (\data_out_sel[3]~input_o  & ((\Mux3~13_combout ))) ) ) ) # ( !\data_out_sel[2]~input_o  
// & ( !\Mux3~12_combout  & ( (\Mux3~10_combout  & !\data_out_sel[3]~input_o ) ) ) )

	.dataa(!\Mux3~10_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux3~11_combout ),
	.datad(!\Mux3~13_combout ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\Mux3~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~14 .extended_lut = "off";
defparam \Mux3~14 .lut_mask = 64'h44440C3F77770C3F;
defparam \Mux3~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N42
cyclonev_lcell_comb \Mux3~6 (
// Equation(s):
// \Mux3~6_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a54  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a50  & ( ((!\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a18 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a22 )))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a54  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a50  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o )) # 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a18 ))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a22 )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a54  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a50  & ( (!\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a18  & (!\data_out_sel[5]~input_o ))) # (\data_out_sel[2]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a22 ) # 
// (\data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a54  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a50  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a18 )) # 
// (\data_out_sel[2]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a22 ))))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a22 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a54 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a50 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~6 .extended_lut = "off";
defparam \Mux3~6 .lut_mask = 64'h407043734C7C4F7F;
defparam \Mux3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N18
cyclonev_lcell_comb \Mux3~7 (
// Equation(s):
// \Mux3~7_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a14  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a42  & ( (!\data_out_sel[2]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a10 ) # (\data_out_sel[5]~input_o )))) # 
// (\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a46 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a14  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a42  & ( (!\data_out_sel[2]~input_o  & 
// (((\MEM4|mem_rtl_0|auto_generated|ram_block1a10 ) # (\data_out_sel[5]~input_o )))) # (\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a46  & (\data_out_sel[5]~input_o ))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a14  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a42  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a10 )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o )) # 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a46 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a14  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a42  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o  & 
// \MEM4|mem_rtl_0|auto_generated|ram_block1a10 )))) # (\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a46  & (\data_out_sel[5]~input_o ))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a46 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a42 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~7 .extended_lut = "off";
defparam \Mux3~7 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Mux3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N24
cyclonev_lcell_comb \Mux3~8 (
// Equation(s):
// \Mux3~8_combout  = ( \data_out_sel[5]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a58  & ( (!\data_out_sel[2]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a62 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM4|mem_rtl_0|auto_generated|ram_block1a58  & ( (!\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a26 )) # (\data_out_sel[2]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a30 ))) ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a58  & ( (\data_out_sel[2]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a62 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a58  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a26 )) # (\data_out_sel[2]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a30 ))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a62 ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a58 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~8 .extended_lut = "off";
defparam \Mux3~8 .lut_mask = 64'h447703034477CFCF;
defparam \Mux3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N39
cyclonev_lcell_comb \Mux3~5 (
// Equation(s):
// \Mux3~5_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a38  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a6  & ( ((!\data_out_sel[5]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a2 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a34 ))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a38  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[5]~input_o  & 
// (((\MEM4|mem_rtl_0|auto_generated|ram_block1a2 ) # (\data_out_sel[2]~input_o )))) # (\data_out_sel[5]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a34  & (!\data_out_sel[2]~input_o ))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a38  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[2]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a2 )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[2]~input_o )) # 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a34 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a38  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a2 ))) # (\data_out_sel[5]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a34 )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a34 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a38 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~5 .extended_lut = "off";
defparam \Mux3~5 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N30
cyclonev_lcell_comb \Mux3~9 (
// Equation(s):
// \Mux3~9_combout  = ( \data_out_sel[4]~input_o  & ( \Mux3~5_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux3~6_combout )) # (\data_out_sel[3]~input_o  & ((\Mux3~8_combout ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \Mux3~5_combout  & ( 
// (!\data_out_sel[3]~input_o ) # (\Mux3~7_combout ) ) ) ) # ( \data_out_sel[4]~input_o  & ( !\Mux3~5_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux3~6_combout )) # (\data_out_sel[3]~input_o  & ((\Mux3~8_combout ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// !\Mux3~5_combout  & ( (\data_out_sel[3]~input_o  & \Mux3~7_combout ) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\Mux3~6_combout ),
	.datac(!\Mux3~7_combout ),
	.datad(!\Mux3~8_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~9 .extended_lut = "off";
defparam \Mux3~9 .lut_mask = 64'h05052277AFAF2277;
defparam \Mux3~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \MEM4|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[191]~input_o ,\data_in[190]~input_o ,\data_in[189]~input_o ,\data_in[188]~input_o ,\data_in[187]~input_o ,\data_in[186]~input_o ,\data_in[185]~input_o ,\data_in[184]~input_o ,\data_in[183]~input_o ,\data_in[182]~input_o ,\data_in[181]~input_o ,
\data_in[180]~input_o ,\data_in[179]~input_o ,\data_in[178]~input_o ,\data_in[177]~input_o ,\data_in[176]~input_o ,\data_in[175]~input_o ,\data_in[174]~input_o ,\data_in[173]~input_o ,\data_in[172]~input_o ,\data_in[171]~input_o ,\data_in[170]~input_o ,
\data_in[169]~input_o ,\data_in[168]~input_o ,\data_in[60]~input_o ,\data_in[56]~input_o ,\data_in[52]~input_o ,\data_in[48]~input_o ,\data_in[44]~input_o ,\data_in[40]~input_o ,\data_in[36]~input_o ,\data_in[32]~input_o ,\data_in[28]~input_o ,\data_in[24]~input_o ,
\data_in[20]~input_o ,\data_in[16]~input_o ,\data_in[12]~input_o ,\data_in[8]~input_o ,\data_in[4]~input_o ,\data_in[0]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM4|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 150;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 200;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 150;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 200;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N48
cyclonev_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a28  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a60 ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a28  & ( 
// \data_out_sel[4]~input_o  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a60  & \data_out_sel[5]~input_o ) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a28  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a12 )) # (\data_out_sel[5]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a44 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a28  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a12 )) # (\data_out_sel[5]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a44 ))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a60 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a44 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a28 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~3 .extended_lut = "off";
defparam \Mux3~3 .lut_mask = 64'h505F505F0303F3F3;
defparam \Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a36  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a52 ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a36  & ( 
// \data_out_sel[5]~input_o  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a52  & \data_out_sel[4]~input_o ) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a36  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a4 )) # (\data_out_sel[4]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a20 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a36  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a4 )) # (\data_out_sel[4]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a20 ))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a52 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a36 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~1 .extended_lut = "off";
defparam \Mux3~1 .lut_mask = 64'h330F330F0055FF55;
defparam \Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N30
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a32 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a48 )) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a32 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a48 )) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o ) # 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a16 ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\data_out_sel[5]~input_o  & ( (\data_out_sel[4]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a16 ) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a48 ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a32 ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N42
cyclonev_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a8  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a40 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a56 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a8  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a40 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a56 ))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a8  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a24 ) ) ) ) # ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a8  & ( !\data_out_sel[5]~input_o  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a24  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a40 ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a56 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a8 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~2 .extended_lut = "off";
defparam \Mux3~2 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N54
cyclonev_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = ( \data_out_sel[2]~input_o  & ( \Mux3~2_combout  & ( (!\data_out_sel[3]~input_o  & ((\Mux3~1_combout ))) # (\data_out_sel[3]~input_o  & (\Mux3~3_combout )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \Mux3~2_combout  & ( (\Mux3~0_combout ) 
// # (\data_out_sel[3]~input_o ) ) ) ) # ( \data_out_sel[2]~input_o  & ( !\Mux3~2_combout  & ( (!\data_out_sel[3]~input_o  & ((\Mux3~1_combout ))) # (\data_out_sel[3]~input_o  & (\Mux3~3_combout )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\Mux3~2_combout  & 
// ( (!\data_out_sel[3]~input_o  & \Mux3~0_combout ) ) ) )

	.dataa(!\Mux3~3_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux3~1_combout ),
	.datad(!\Mux3~0_combout ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~4 .extended_lut = "off";
defparam \Mux3~4 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N6
cyclonev_lcell_comb \Mux3~20 (
// Equation(s):
// \Mux3~20_combout  = ( \data_out_sel[1]~input_o  & ( \Mux3~4_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux3~9_combout ))) # (\data_out_sel[0]~input_o  & (\Mux3~19_combout )) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux3~4_combout  & ( 
// (!\data_out_sel[0]~input_o ) # (\Mux3~14_combout ) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux3~4_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux3~9_combout ))) # (\data_out_sel[0]~input_o  & (\Mux3~19_combout )) ) ) ) # ( !\data_out_sel[1]~input_o  & 
// ( !\Mux3~4_combout  & ( (\Mux3~14_combout  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\Mux3~19_combout ),
	.datab(!\Mux3~14_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux3~9_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~20 .extended_lut = "off";
defparam \Mux3~20 .lut_mask = 64'h030305F5F3F305F5;
defparam \Mux3~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \MEM4|mem_rtl_0|auto_generated|ram_block1a129 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[175]~input_o ,\data_in[174]~input_o ,\data_in[173]~input_o ,\data_in[172]~input_o ,\data_in[171]~input_o ,\data_in[170]~input_o ,\data_in[169]~input_o ,\data_in[168]~input_o ,\data_in[167]~input_o ,\data_in[166]~input_o ,\data_in[165]~input_o ,
\data_in[164]~input_o ,\data_in[163]~input_o ,\data_in[162]~input_o ,\data_in[161]~input_o ,\data_in[160]~input_o ,\data_in[159]~input_o ,\data_in[158]~input_o ,\data_in[157]~input_o ,\data_in[156]~input_o ,\data_in[155]~input_o ,\data_in[154]~input_o ,
\data_in[153]~input_o ,\data_in[152]~input_o ,\data_in[151]~input_o ,\data_in[150]~input_o ,\data_in[149]~input_o ,\data_in[148]~input_o ,\data_in[147]~input_o ,\data_in[146]~input_o ,\data_in[145]~input_o ,\data_in[144]~input_o ,\data_in[143]~input_o ,
\data_in[141]~input_o ,\data_in[139]~input_o ,\data_in[137]~input_o ,\data_in[135]~input_o ,\data_in[133]~input_o ,\data_in[131]~input_o ,\data_in[129]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM4|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .logical_ram_name = "single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "old";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_a_address_width = 8;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_a_data_width = 40;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_a_first_bit_number = 129;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_a_last_address = 255;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 150;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_width = 200;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_b_address_clock = "clock0";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_b_address_width = 8;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_b_data_width = 40;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_b_first_bit_number = 129;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_b_last_address = 255;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 150;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_width = 200;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock0";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a129 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N36
cyclonev_lcell_comb \Mux3~53 (
// Equation(s):
// \Mux3~53_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a167  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a161  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a163 )))) # 
// (\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a165 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a167  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a161  & ( (!\data_out_sel[2]~input_o  & 
// (((!\data_out_sel[1]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a163 )))) # (\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a165  & ((!\data_out_sel[1]~input_o )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a167  
// & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a161  & ( (!\data_out_sel[2]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a163  & \data_out_sel[1]~input_o )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )) # 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a165 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a167  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a161  & ( (!\data_out_sel[2]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a163  & 
// \data_out_sel[1]~input_o )))) # (\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a165  & ((!\data_out_sel[1]~input_o )))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a165 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a163 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a167 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a161 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~53 .extended_lut = "off";
defparam \Mux3~53 .lut_mask = 64'h0530053FF530F53F;
defparam \Mux3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N0
cyclonev_lcell_comb \Mux3~52 (
// Equation(s):
// \Mux3~52_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a166  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a164  & ( ((!\data_out_sel[1]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a160 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a162 ))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a166  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a164  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a160 ))) # (\data_out_sel[1]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a162 )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a166 
//  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a164  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a160 ))) # (\data_out_sel[1]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a162 )))) # 
// (\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a166  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a164  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a160 ))) # (\data_out_sel[1]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a162 )))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a162 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a160 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a166 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a164 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~52 .extended_lut = "off";
defparam \Mux3~52 .lut_mask = 64'h3050305F3F503F5F;
defparam \Mux3~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N42
cyclonev_lcell_comb \Mux3~54 (
// Equation(s):
// \Mux3~54_combout  = ( \data_out_sel[1]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a172  & ( (!\data_out_sel[2]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a170 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a174 )) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a172  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a168 ) # (\data_out_sel[2]~input_o ) ) ) ) # ( \data_out_sel[1]~input_o 
//  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a172  & ( (!\data_out_sel[2]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a170 ))) # (\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a174 )) ) ) ) # ( !\data_out_sel[1]~input_o 
//  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a172  & ( (!\data_out_sel[2]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a168 ) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a174 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a170 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a168 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a172 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~54 .extended_lut = "off";
defparam \Mux3~54 .lut_mask = 64'h00F035350FFF3535;
defparam \Mux3~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N18
cyclonev_lcell_comb \Mux3~55 (
// Equation(s):
// \Mux3~55_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a175  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a171  & ( ((!\data_out_sel[2]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a169 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a173 ))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a175  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a171  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o ) # 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a169 )))) # (\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a173  & ((!\data_out_sel[1]~input_o )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a175  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a171  & ( (!\data_out_sel[2]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a169  & !\data_out_sel[1]~input_o )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )) # 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a173 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a175  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a171  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a169 ))) # (\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a173 )))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a173 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a169 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a175 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a171 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~55 .extended_lut = "off";
defparam \Mux3~55 .lut_mask = 64'h3500350F35F035FF;
defparam \Mux3~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N54
cyclonev_lcell_comb \Mux3~56 (
// Equation(s):
// \Mux3~56_combout  = ( \data_out_sel[3]~input_o  & ( \Mux3~55_combout  & ( (\Mux3~54_combout ) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux3~55_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux3~52_combout ))) # 
// (\data_out_sel[0]~input_o  & (\Mux3~53_combout )) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux3~55_combout  & ( (!\data_out_sel[0]~input_o  & \Mux3~54_combout ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\Mux3~55_combout  & ( (!\data_out_sel[0]~input_o  & 
// ((\Mux3~52_combout ))) # (\data_out_sel[0]~input_o  & (\Mux3~53_combout )) ) ) )

	.dataa(!\Mux3~53_combout ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\Mux3~52_combout ),
	.datad(!\Mux3~54_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux3~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~56 .extended_lut = "off";
defparam \Mux3~56 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \Mux3~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N48
cyclonev_lcell_comb \Mux3~50 (
// Equation(s):
// \Mux3~50_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a159  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a151  & ( ((!\data_out_sel[3]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a147 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a155 )))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a159  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a151  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  
// & (\MEM4|mem_rtl_0|auto_generated|ram_block1a147 )) # (\data_out_sel[3]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a155 ))))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )))) ) ) ) # ( 
// \MEM4|mem_rtl_0|auto_generated|ram_block1a159  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a151  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a147 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a155 ))))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a159  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a151  & ( 
// (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a147 )) # (\data_out_sel[3]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a155 ))))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a147 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a155 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a159 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a151 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~50 .extended_lut = "off";
defparam \Mux3~50 .lut_mask = 64'h5030503F5F305F3F;
defparam \Mux3~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N12
cyclonev_lcell_comb \Mux3~49 (
// Equation(s):
// \Mux3~49_combout  = ( \data_out_sel[3]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a149  & ( (!\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a153 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a157 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a149  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a145 ) # (\data_out_sel[2]~input_o ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a149  & ( (!\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a153 )) # (\data_out_sel[2]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a157 ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a149  & ( (!\data_out_sel[2]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a145 ) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a153 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a157 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a145 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a149 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~49 .extended_lut = "off";
defparam \Mux3~49 .lut_mask = 64'h00F053530FFF5353;
defparam \Mux3~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N36
cyclonev_lcell_comb \Mux3~48 (
// Equation(s):
// \Mux3~48_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a154  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a150 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a158 )) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a154  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a150 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a158 )) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a154  & ( !\data_out_sel[2]~input_o  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a146 ) # (\data_out_sel[3]~input_o ) ) ) ) # ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a154  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a146 ) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a158 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a150 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a146 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a154 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~48 .extended_lut = "off";
defparam \Mux3~48 .lut_mask = 64'h00F00FFF35353535;
defparam \Mux3~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N30
cyclonev_lcell_comb \Mux3~47 (
// Equation(s):
// \Mux3~47_combout  = ( \data_out_sel[3]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a144  & ( (!\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a152 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a156 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a144  & ( (!\data_out_sel[2]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a148 ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a144  & ( (!\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a152 )) # (\data_out_sel[2]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a156 ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a144  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a148  & \data_out_sel[2]~input_o ) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a152 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a148 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a156 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a144 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~47 .extended_lut = "off";
defparam \Mux3~47 .lut_mask = 64'h0303505FF3F3505F;
defparam \Mux3~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N54
cyclonev_lcell_comb \Mux3~51 (
// Equation(s):
// \Mux3~51_combout  = ( \Mux3~48_combout  & ( \Mux3~47_combout  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\Mux3~49_combout ))) # (\data_out_sel[1]~input_o  & (\Mux3~50_combout ))) ) ) ) # ( !\Mux3~48_combout  & ( \Mux3~47_combout  
// & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o ) # ((\Mux3~49_combout )))) # (\data_out_sel[1]~input_o  & (\data_out_sel[0]~input_o  & (\Mux3~50_combout ))) ) ) ) # ( \Mux3~48_combout  & ( !\Mux3~47_combout  & ( (!\data_out_sel[1]~input_o  
// & (\data_out_sel[0]~input_o  & ((\Mux3~49_combout )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o ) # ((\Mux3~50_combout )))) ) ) ) # ( !\Mux3~48_combout  & ( !\Mux3~47_combout  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  
// & ((\Mux3~49_combout ))) # (\data_out_sel[1]~input_o  & (\Mux3~50_combout )))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\Mux3~50_combout ),
	.datad(!\Mux3~49_combout ),
	.datae(!\Mux3~48_combout ),
	.dataf(!\Mux3~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~51 .extended_lut = "off";
defparam \Mux3~51 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux3~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \MEM4|mem_rtl_0|auto_generated|ram_block1a176 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[191]~input_o ,\data_in[190]~input_o ,\data_in[189]~input_o ,\data_in[188]~input_o ,\data_in[187]~input_o ,\data_in[186]~input_o ,\data_in[185]~input_o ,\data_in[184]~input_o ,\data_in[183]~input_o ,\data_in[182]~input_o ,\data_in[181]~input_o ,
\data_in[180]~input_o ,\data_in[179]~input_o ,\data_in[178]~input_o ,\data_in[177]~input_o ,\data_in[176]~input_o ,\data_in[60]~input_o ,\data_in[56]~input_o ,\data_in[54]~input_o ,\data_in[52]~input_o ,\data_in[50]~input_o ,\data_in[48]~input_o ,
\data_in[44]~input_o ,\data_in[40]~input_o ,\data_in[38]~input_o ,\data_in[36]~input_o ,\data_in[34]~input_o ,\data_in[32]~input_o ,\data_in[28]~input_o ,\data_in[24]~input_o ,\data_in[22]~input_o ,\data_in[20]~input_o ,\data_in[18]~input_o ,\data_in[16]~input_o ,
\data_in[12]~input_o ,\data_in[8]~input_o ,\data_in[6]~input_o ,\data_in[4]~input_o ,\data_in[2]~input_o ,\data_in[0]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM4|mem_rtl_0|auto_generated|ram_block1a176_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .logical_ram_name = "single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "old";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .operation_mode = "dual_port";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_a_address_width = 8;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_a_data_width = 40;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_a_last_address = 255;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 150;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_a_logical_ram_width = 200;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_b_address_clock = "clock0";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_b_address_width = 8;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_b_data_out_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_b_data_width = 40;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_b_first_bit_number = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_b_last_address = 255;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 150;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_b_logical_ram_width = 200;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock0";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a176 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N48
cyclonev_lcell_comb \Mux3~60 (
// Equation(s):
// \Mux3~60_combout  = ( \data_out_sel[3]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a183  & ( (!\data_out_sel[0]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a190 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a191 )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a183  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a182 ) # (\data_out_sel[0]~input_o ) ) ) ) # ( \data_out_sel[3]~input_o 
//  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a183  & ( (!\data_out_sel[0]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a190 ))) # (\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a191 )) ) ) ) # ( !\data_out_sel[3]~input_o 
//  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a183  & ( (!\data_out_sel[0]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a182 ) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a191 ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a182 ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a190 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a183 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~60 .extended_lut = "off";
defparam \Mux3~60 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \Mux3~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N12
cyclonev_lcell_comb \Mux3~59 (
// Equation(s):
// \Mux3~59_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a186  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a187  & ( ((!\data_out_sel[0]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a178 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a179 ))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a186  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a187  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o  & 
// \MEM4|mem_rtl_0|auto_generated|ram_block1a178 )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a179 ))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a186  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a187  & ( (!\data_out_sel[0]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a178 ) # (\data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a179  & 
// (!\data_out_sel[3]~input_o ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a186  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a187  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a178 
// ))) # (\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a179 )))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a179 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a178 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a186 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a187 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~59 .extended_lut = "off";
defparam \Mux3~59 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux3~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N30
cyclonev_lcell_comb \Mux3~57 (
// Equation(s):
// \Mux3~57_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a184  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a177  & ( (!\data_out_sel[0]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a176~portbdataout ) # (\data_out_sel[3]~input_o )))) # 
// (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a185 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a184  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a177  & ( (!\data_out_sel[0]~input_o  
// & (((!\data_out_sel[3]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a176~portbdataout )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a185 ))) ) ) ) # ( 
// \MEM4|mem_rtl_0|auto_generated|ram_block1a184  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a177  & ( (!\data_out_sel[0]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a176~portbdataout ) # (\data_out_sel[3]~input_o )))) # 
// (\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a185  & (\data_out_sel[3]~input_o ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a184  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a177  & ( (!\data_out_sel[0]~input_o  & 
// (((!\data_out_sel[3]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a176~portbdataout )))) # (\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a185  & (\data_out_sel[3]~input_o ))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a185 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a176~portbdataout ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a184 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a177 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~57 .extended_lut = "off";
defparam \Mux3~57 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N6
cyclonev_lcell_comb \Mux3~58 (
// Equation(s):
// \Mux3~58_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a189  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a181  & ( ((!\data_out_sel[3]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a180 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a188 )))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a189  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a181  & ( (!\data_out_sel[3]~input_o  & 
// (((\MEM4|mem_rtl_0|auto_generated|ram_block1a180 )) # (\data_out_sel[0]~input_o ))) # (\data_out_sel[3]~input_o  & (!\data_out_sel[0]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a188 )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a189  
// & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a181  & ( (!\data_out_sel[3]~input_o  & (!\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a180 ))) # (\data_out_sel[3]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a188 )) # 
// (\data_out_sel[0]~input_o ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a189  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a181  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a180 )) 
// # (\data_out_sel[3]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a188 ))))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a180 ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a188 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a189 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a181 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~58 .extended_lut = "off";
defparam \Mux3~58 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \Mux3~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N24
cyclonev_lcell_comb \Mux3~61 (
// Equation(s):
// \Mux3~61_combout  = ( \data_out_sel[1]~input_o  & ( \Mux3~58_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux3~59_combout ))) # (\data_out_sel[2]~input_o  & (\Mux3~60_combout )) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux3~58_combout  & ( 
// (\Mux3~57_combout ) # (\data_out_sel[2]~input_o ) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux3~58_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux3~59_combout ))) # (\data_out_sel[2]~input_o  & (\Mux3~60_combout )) ) ) ) # ( !\data_out_sel[1]~input_o  
// & ( !\Mux3~58_combout  & ( (!\data_out_sel[2]~input_o  & \Mux3~57_combout ) ) ) )

	.dataa(!\Mux3~60_combout ),
	.datab(!\Mux3~59_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux3~57_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux3~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~61 .extended_lut = "off";
defparam \Mux3~61 .lut_mask = 64'h00F035350FFF3535;
defparam \Mux3~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N18
cyclonev_lcell_comb \Mux3~45 (
// Equation(s):
// \Mux3~45_combout  = ( \data_out_sel[3]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a135  & ( (!\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a139 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a143 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a135  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a131 ) # (\data_out_sel[2]~input_o ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a135  & ( (!\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a139 )) # (\data_out_sel[2]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a143 ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a135  & ( (!\data_out_sel[2]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a131 ) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a139 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a143 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a131 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a135 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~45 .extended_lut = "off";
defparam \Mux3~45 .lut_mask = 64'h00F053530FFF5353;
defparam \Mux3~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N42
cyclonev_lcell_comb \Mux3~44 (
// Equation(s):
// \Mux3~44_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a129~portbdataout  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a137  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[3]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a133 )) # 
// (\data_out_sel[3]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a141 )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a129~portbdataout  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a137  & ( (!\data_out_sel[2]~input_o  & 
// (((\data_out_sel[3]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a133 )) # (\data_out_sel[3]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a141 ))))) ) ) ) # ( 
// \MEM4|mem_rtl_0|auto_generated|ram_block1a129~portbdataout  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a137  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a133 )) # (\data_out_sel[3]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a141 ))))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a129~portbdataout  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a137  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a133 )) # (\data_out_sel[3]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a141 ))))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a141 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a129~portbdataout ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a137 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~44 .extended_lut = "off";
defparam \Mux3~44 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Mux3~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \MEM4|mem_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[142]~input_o ,\data_in[140]~input_o ,\data_in[138]~input_o ,\data_in[136]~input_o ,\data_in[134]~input_o ,\data_in[132]~input_o ,\data_in[130]~input_o ,\data_in[128]~input_o ,\data_in[127]~input_o ,\data_in[126]~input_o ,\data_in[125]~input_o ,
\data_in[124]~input_o ,\data_in[123]~input_o ,\data_in[122]~input_o ,\data_in[121]~input_o ,\data_in[120]~input_o ,\data_in[111]~input_o ,\data_in[110]~input_o ,\data_in[109]~input_o ,\data_in[108]~input_o ,\data_in[107]~input_o ,\data_in[106]~input_o ,
\data_in[105]~input_o ,\data_in[104]~input_o ,\data_in[95]~input_o ,\data_in[94]~input_o ,\data_in[93]~input_o ,\data_in[92]~input_o ,\data_in[91]~input_o ,\data_in[90]~input_o ,\data_in[89]~input_o ,\data_in[88]~input_o ,\data_in[79]~input_o ,\data_in[78]~input_o ,
\data_in[77]~input_o ,\data_in[76]~input_o ,\data_in[75]~input_o ,\data_in[74]~input_o ,\data_in[73]~input_o ,\data_in[72]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM4|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "single_clk_ram:MEM4|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 8;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 40;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 72;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 255;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 150;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 200;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 8;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 40;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 72;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 255;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 150;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 200;
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \MEM4|mem_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N0
cyclonev_lcell_comb \Mux3~42 (
// Equation(s):
// \Mux3~42_combout  = ( \data_out_sel[3]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a132  & ( (!\data_out_sel[2]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a136 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a140 )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a132  & ( (\data_out_sel[2]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a128 ) ) ) ) # ( \data_out_sel[3]~input_o 
//  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a132  & ( (!\data_out_sel[2]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a136 ))) # (\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a140 )) ) ) ) # ( !\data_out_sel[3]~input_o 
//  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a132  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a128  & !\data_out_sel[2]~input_o ) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a140 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a128 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a136 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a132 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~42 .extended_lut = "off";
defparam \Mux3~42 .lut_mask = 64'h303005F53F3F05F5;
defparam \Mux3~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N6
cyclonev_lcell_comb \Mux3~43 (
// Equation(s):
// \Mux3~43_combout  = ( \data_out_sel[3]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a134  & ( (!\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a138 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a142 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a134  & ( (\data_out_sel[2]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a130 ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a134  & ( (!\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a138 )) # (\data_out_sel[2]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a142 ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a134  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a130  & !\data_out_sel[2]~input_o ) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a138 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a130 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a142 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~43 .extended_lut = "off";
defparam \Mux3~43 .lut_mask = 64'h3030505F3F3F505F;
defparam \Mux3~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y22_N24
cyclonev_lcell_comb \Mux3~46 (
// Equation(s):
// \Mux3~46_combout  = ( \Mux3~42_combout  & ( \Mux3~43_combout  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\Mux3~44_combout ))) # (\data_out_sel[1]~input_o  & (\Mux3~45_combout ))) ) ) ) # ( !\Mux3~42_combout  & ( \Mux3~43_combout  
// & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\Mux3~44_combout ))) # (\data_out_sel[1]~input_o  & (\Mux3~45_combout )))) ) ) ) # ( \Mux3~42_combout  & ( !\Mux3~43_combout 
//  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\Mux3~44_combout ))) # (\data_out_sel[1]~input_o  & (\Mux3~45_combout )))) ) ) ) # ( !\Mux3~42_combout  & ( 
// !\Mux3~43_combout  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\Mux3~44_combout ))) # (\data_out_sel[1]~input_o  & (\Mux3~45_combout )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\Mux3~45_combout ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\Mux3~44_combout ),
	.datae(!\Mux3~42_combout ),
	.dataf(!\Mux3~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~46 .extended_lut = "off";
defparam \Mux3~46 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Mux3~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N6
cyclonev_lcell_comb \Mux3~62 (
// Equation(s):
// \Mux3~62_combout  = ( \data_out_sel[4]~input_o  & ( \Mux3~46_combout  & ( (!\data_out_sel[5]~input_o  & (\Mux3~51_combout )) # (\data_out_sel[5]~input_o  & ((\Mux3~61_combout ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \Mux3~46_combout  & ( 
// (!\data_out_sel[5]~input_o ) # (\Mux3~56_combout ) ) ) ) # ( \data_out_sel[4]~input_o  & ( !\Mux3~46_combout  & ( (!\data_out_sel[5]~input_o  & (\Mux3~51_combout )) # (\data_out_sel[5]~input_o  & ((\Mux3~61_combout ))) ) ) ) # ( !\data_out_sel[4]~input_o  
// & ( !\Mux3~46_combout  & ( (\Mux3~56_combout  & \data_out_sel[5]~input_o ) ) ) )

	.dataa(!\Mux3~56_combout ),
	.datab(!\Mux3~51_combout ),
	.datac(!\Mux3~61_combout ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux3~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~62 .extended_lut = "off";
defparam \Mux3~62 .lut_mask = 64'h0055330FFF55330F;
defparam \Mux3~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N24
cyclonev_lcell_comb \Mux3~22 (
// Equation(s):
// \Mux3~22_combout  = ( \data_out_sel[1]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[0]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a82 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a83 )) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[0]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a81 ) ) ) ) # ( \data_out_sel[1]~input_o  
// & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[0]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a82 ))) # (\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a83 )) ) ) ) # ( !\data_out_sel[1]~input_o  & 
// ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a80  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a81  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a83 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a82 ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a81 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a80 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~22 .extended_lut = "off";
defparam \Mux3~22 .lut_mask = 64'h000F3355FF0F3355;
defparam \Mux3~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N0
cyclonev_lcell_comb \Mux3~23 (
// Equation(s):
// \Mux3~23_combout  = ( \data_out_sel[1]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[0]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a98 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a99 )) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[0]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a97 ) ) ) ) # ( \data_out_sel[1]~input_o  
// & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[0]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a98 ))) # (\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a99 )) ) ) ) # ( !\data_out_sel[1]~input_o  & 
// ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a96  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a97  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a99 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a98 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a96 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~23 .extended_lut = "off";
defparam \Mux3~23 .lut_mask = 64'h030305F5F3F305F5;
defparam \Mux3~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N6
cyclonev_lcell_comb \Mux3~24 (
// Equation(s):
// \Mux3~24_combout  = ( \data_out_sel[1]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a114  & ( (!\data_out_sel[0]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a115 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM4|mem_rtl_0|auto_generated|ram_block1a114  & ( (!\data_out_sel[0]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a112 ))) # (\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a113 )) ) ) ) # ( \data_out_sel[1]~input_o  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a114  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a115  & \data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a114  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a112 ))) # (\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a113 )) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a113 ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a115 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a112 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a114 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~24 .extended_lut = "off";
defparam \Mux3~24 .lut_mask = 64'h05F5030305F5F3F3;
defparam \Mux3~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N18
cyclonev_lcell_comb \Mux3~21 (
// Equation(s):
// \Mux3~21_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a64  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a66  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a65 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a67 )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a64  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a66  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a65  & ((\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a67 )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a64  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a66  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a65 ))) # (\data_out_sel[1]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a67  & 
// \data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a64  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a66  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a65 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a67 ))))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a65 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a64 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a66 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~21 .extended_lut = "off";
defparam \Mux3~21 .lut_mask = 64'h0047CC473347FF47;
defparam \Mux3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N12
cyclonev_lcell_comb \Mux3~25 (
// Equation(s):
// \Mux3~25_combout  = ( \data_out_sel[5]~input_o  & ( \Mux3~21_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux3~23_combout )) # (\data_out_sel[4]~input_o  & ((\Mux3~24_combout ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux3~21_combout  & ( 
// (!\data_out_sel[4]~input_o ) # (\Mux3~22_combout ) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux3~21_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux3~23_combout )) # (\data_out_sel[4]~input_o  & ((\Mux3~24_combout ))) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\Mux3~21_combout  & ( (\Mux3~22_combout  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\Mux3~22_combout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\Mux3~23_combout ),
	.datad(!\Mux3~24_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux3~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~25 .extended_lut = "off";
defparam \Mux3~25 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \Mux3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N24
cyclonev_lcell_comb \Mux3~31 (
// Equation(s):
// \Mux3~31_combout  = ( \data_out_sel[1]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( (!\data_out_sel[0]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a74 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a75 )) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( (!\data_out_sel[0]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a73 ) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( (!\data_out_sel[0]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a74 ))) # (\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a75 )) 
// ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a72~portbdataout  & ( (\MEM4|mem_rtl_0|auto_generated|ram_block1a73  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a73 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a74 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~31 .extended_lut = "off";
defparam \Mux3~31 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Mux3~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N36
cyclonev_lcell_comb \Mux3~34 (
// Equation(s):
// \Mux3~34_combout  = ( \data_out_sel[1]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a120  & ( (!\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a122 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a123 ))) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a120  & ( (!\data_out_sel[0]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a121 ) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a120  & ( (!\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a122 )) # (\data_out_sel[0]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a123 ))) ) ) ) # ( 
// !\data_out_sel[1]~input_o  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a120  & ( (\data_out_sel[0]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a121 ) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a122 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a123 ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a121 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a120 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~34 .extended_lut = "off";
defparam \Mux3~34 .lut_mask = 64'h00334747CCFF4747;
defparam \Mux3~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N0
cyclonev_lcell_comb \Mux3~33 (
// Equation(s):
// \Mux3~33_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a107  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a106 ))) # 
// (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a105 )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a107  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[0]~input_o  & 
// (((!\data_out_sel[1]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a106 ))) # (\data_out_sel[0]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a105  & !\data_out_sel[1]~input_o )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a107  
// & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a106  & ((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o ) # 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a105 )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a107  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a106  & 
// ((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a105  & !\data_out_sel[1]~input_o )))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a106 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a105 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a107 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a104 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~33 .extended_lut = "off";
defparam \Mux3~33 .lut_mask = 64'h03440377CF44CF77;
defparam \Mux3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y20_N33
cyclonev_lcell_comb \Mux3~32 (
// Equation(s):
// \Mux3~32_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a91  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a90 )))) # 
// (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a89 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a91  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[0]~input_o  & 
// (((!\data_out_sel[1]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a90 )))) # (\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a89  & (!\data_out_sel[1]~input_o ))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a91  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a90 )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a89 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a91  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o  & 
// \MEM4|mem_rtl_0|auto_generated|ram_block1a90 )))) # (\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a89  & (!\data_out_sel[1]~input_o ))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a89 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a90 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a91 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a88 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~32 .extended_lut = "off";
defparam \Mux3~32 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux3~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N42
cyclonev_lcell_comb \Mux3~35 (
// Equation(s):
// \Mux3~35_combout  = ( \data_out_sel[4]~input_o  & ( \Mux3~32_combout  & ( (!\data_out_sel[5]~input_o ) # (\Mux3~34_combout ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \Mux3~32_combout  & ( (!\data_out_sel[5]~input_o  & (\Mux3~31_combout )) # 
// (\data_out_sel[5]~input_o  & ((\Mux3~33_combout ))) ) ) ) # ( \data_out_sel[4]~input_o  & ( !\Mux3~32_combout  & ( (\Mux3~34_combout  & \data_out_sel[5]~input_o ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\Mux3~32_combout  & ( (!\data_out_sel[5]~input_o  
// & (\Mux3~31_combout )) # (\data_out_sel[5]~input_o  & ((\Mux3~33_combout ))) ) ) )

	.dataa(!\Mux3~31_combout ),
	.datab(!\Mux3~34_combout ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\Mux3~33_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux3~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~35 .extended_lut = "off";
defparam \Mux3~35 .lut_mask = 64'h505F0303505FF3F3;
defparam \Mux3~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N12
cyclonev_lcell_comb \Mux3~38 (
// Equation(s):
// \Mux3~38_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a77  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a93  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a109 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a125 )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a77  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a93  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a109  & (\data_out_sel[5]~input_o ))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a125 )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a77  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a93  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a109 ))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o  & 
// \MEM4|mem_rtl_0|auto_generated|ram_block1a125 )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a77  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a93  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a109 )) # (\data_out_sel[4]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a125 ))))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a109 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a125 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a77 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a93 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~38 .extended_lut = "off";
defparam \Mux3~38 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux3~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N0
cyclonev_lcell_comb \Mux3~36 (
// Equation(s):
// \Mux3~36_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a108  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a76  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a92 ))) # 
// (\data_out_sel[5]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a124 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a108  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a76  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )))) 
// # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a92 ))) # (\data_out_sel[5]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a124 )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a108  & 
// ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a76  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a92 ))) # 
// (\data_out_sel[5]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a124 )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a108  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a76  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a92 ))) # (\data_out_sel[5]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a124 )))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a124 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a92 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a108 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a76 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~36 .extended_lut = "off";
defparam \Mux3~36 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux3~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N36
cyclonev_lcell_comb \Mux3~37 (
// Equation(s):
// \Mux3~37_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a94  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a110 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a126 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a94  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a110 )))) # (\data_out_sel[4]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a126  & (\data_out_sel[5]~input_o ))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a94  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o  & \MEM4|mem_rtl_0|auto_generated|ram_block1a110 )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a126 ))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a94  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a78  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a110 ))) # (\data_out_sel[4]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a126 )))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a126 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a110 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a94 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~37 .extended_lut = "off";
defparam \Mux3~37 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N48
cyclonev_lcell_comb \Mux3~39 (
// Equation(s):
// \Mux3~39_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a95  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a127  & ( ((!\data_out_sel[5]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a79 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a111 )))) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a95  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a127  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a79 )) # (\data_out_sel[5]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a111 ))))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a95  & 
// ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a127  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a79 )) # (\data_out_sel[5]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a111 ))))) # 
// (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a95  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a127  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a79 )) # (\data_out_sel[5]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a111 ))))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a79 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a111 ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a95 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a127 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~39 .extended_lut = "off";
defparam \Mux3~39 .lut_mask = 64'h404C707C434F737F;
defparam \Mux3~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N54
cyclonev_lcell_comb \Mux3~40 (
// Equation(s):
// \Mux3~40_combout  = ( \Mux3~37_combout  & ( \Mux3~39_combout  & ( ((!\data_out_sel[0]~input_o  & ((\Mux3~36_combout ))) # (\data_out_sel[0]~input_o  & (\Mux3~38_combout ))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\Mux3~37_combout  & ( \Mux3~39_combout  & 
// ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\Mux3~36_combout ))) # (\data_out_sel[0]~input_o  & (\Mux3~38_combout )))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o )))) ) ) ) # ( \Mux3~37_combout  & ( !\Mux3~39_combout  
// & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\Mux3~36_combout ))) # (\data_out_sel[0]~input_o  & (\Mux3~38_combout )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )))) ) ) ) # ( !\Mux3~37_combout  & ( 
// !\Mux3~39_combout  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\Mux3~36_combout ))) # (\data_out_sel[0]~input_o  & (\Mux3~38_combout )))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\Mux3~38_combout ),
	.datac(!\Mux3~36_combout ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\Mux3~37_combout ),
	.dataf(!\Mux3~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~40 .extended_lut = "off";
defparam \Mux3~40 .lut_mask = 64'h0A225F220A775F77;
defparam \Mux3~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N36
cyclonev_lcell_comb \Mux3~27 (
// Equation(s):
// \Mux3~27_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a87  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a85  & ( ((!\data_out_sel[1]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a84 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a86 ))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a87  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a85  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a84 ))) # (\data_out_sel[1]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a86 )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a87  & 
// ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a85  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a84 ))) # (\data_out_sel[1]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a86 )))) # 
// (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a87  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a85  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM4|mem_rtl_0|auto_generated|ram_block1a84 ))) # (\data_out_sel[1]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a86 )))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a86 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a87 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a85 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~27 .extended_lut = "off";
defparam \Mux3~27 .lut_mask = 64'h0C440C773F443F77;
defparam \Mux3~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N6
cyclonev_lcell_comb \Mux3~28 (
// Equation(s):
// \Mux3~28_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a101  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a103  & ( ((!\data_out_sel[1]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a100 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a102 ))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a101  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a103  & ( (!\data_out_sel[1]~input_o  & 
// (((\MEM4|mem_rtl_0|auto_generated|ram_block1a100  & !\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a102 ))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a101  
// & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a103  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a100 )))) # (\data_out_sel[1]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a102  & 
// ((!\data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a101  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a103  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a100 
// ))) # (\data_out_sel[1]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a102 )))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a102 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a100 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a101 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a103 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~28 .extended_lut = "off";
defparam \Mux3~28 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \Mux3~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N12
cyclonev_lcell_comb \Mux3~29 (
// Equation(s):
// \Mux3~29_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a116  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a117 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a119 )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a116  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a117  & ((\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a119 )))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a116  
// & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a117 ))) # (\data_out_sel[1]~input_o  & (((\MEM4|mem_rtl_0|auto_generated|ram_block1a119  & 
// \data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a116  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a118  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a117 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a119 ))))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM4|mem_rtl_0|auto_generated|ram_block1a117 ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a119 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a116 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a118 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~29 .extended_lut = "off";
defparam \Mux3~29 .lut_mask = 64'h0027AA275527FF27;
defparam \Mux3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N30
cyclonev_lcell_comb \Mux3~26 (
// Equation(s):
// \Mux3~26_combout  = ( \MEM4|mem_rtl_0|auto_generated|ram_block1a70  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a71  & ( ((!\data_out_sel[0]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a68 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM4|mem_rtl_0|auto_generated|ram_block1a69 ))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a70  & ( \MEM4|mem_rtl_0|auto_generated|ram_block1a71  & ( (!\data_out_sel[0]~input_o  & 
// (((\MEM4|mem_rtl_0|auto_generated|ram_block1a68  & !\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a69 ))) ) ) ) # ( \MEM4|mem_rtl_0|auto_generated|ram_block1a70  & ( 
// !\MEM4|mem_rtl_0|auto_generated|ram_block1a71  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o ) # (\MEM4|mem_rtl_0|auto_generated|ram_block1a68 )))) # (\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a69  & 
// ((!\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a70  & ( !\MEM4|mem_rtl_0|auto_generated|ram_block1a71  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM4|mem_rtl_0|auto_generated|ram_block1a68 
// ))) # (\data_out_sel[0]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a69 )))) ) ) )

	.dataa(!\MEM4|mem_rtl_0|auto_generated|ram_block1a69 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a68 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM4|mem_rtl_0|auto_generated|ram_block1a70 ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a71 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~26 .extended_lut = "off";
defparam \Mux3~26 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \Mux3~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N18
cyclonev_lcell_comb \Mux3~30 (
// Equation(s):
// \Mux3~30_combout  = ( \data_out_sel[4]~input_o  & ( \Mux3~26_combout  & ( (!\data_out_sel[5]~input_o  & (\Mux3~27_combout )) # (\data_out_sel[5]~input_o  & ((\Mux3~29_combout ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \Mux3~26_combout  & ( 
// (!\data_out_sel[5]~input_o ) # (\Mux3~28_combout ) ) ) ) # ( \data_out_sel[4]~input_o  & ( !\Mux3~26_combout  & ( (!\data_out_sel[5]~input_o  & (\Mux3~27_combout )) # (\data_out_sel[5]~input_o  & ((\Mux3~29_combout ))) ) ) ) # ( !\data_out_sel[4]~input_o  
// & ( !\Mux3~26_combout  & ( (\Mux3~28_combout  & \data_out_sel[5]~input_o ) ) ) )

	.dataa(!\Mux3~27_combout ),
	.datab(!\Mux3~28_combout ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\Mux3~29_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux3~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~30 .extended_lut = "off";
defparam \Mux3~30 .lut_mask = 64'h0303505FF3F3505F;
defparam \Mux3~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y18_N48
cyclonev_lcell_comb \Mux3~41 (
// Equation(s):
// \Mux3~41_combout  = ( \Mux3~40_combout  & ( \Mux3~30_combout  & ( ((!\data_out_sel[3]~input_o  & (\Mux3~25_combout )) # (\data_out_sel[3]~input_o  & ((\Mux3~35_combout )))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\Mux3~40_combout  & ( \Mux3~30_combout  & 
// ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux3~25_combout )) # (\data_out_sel[3]~input_o  & ((\Mux3~35_combout ))))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )))) ) ) ) # ( \Mux3~40_combout  & ( !\Mux3~30_combout  
// & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux3~25_combout )) # (\data_out_sel[3]~input_o  & ((\Mux3~35_combout ))))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o )))) ) ) ) # ( !\Mux3~40_combout  & ( 
// !\Mux3~30_combout  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux3~25_combout )) # (\data_out_sel[3]~input_o  & ((\Mux3~35_combout ))))) ) ) )

	.dataa(!\Mux3~25_combout ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\Mux3~35_combout ),
	.datae(!\Mux3~40_combout ),
	.dataf(!\Mux3~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~41 .extended_lut = "off";
defparam \Mux3~41 .lut_mask = 64'h404C434F707C737F;
defparam \Mux3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N36
cyclonev_lcell_comb \Mux3~69 (
// Equation(s):
// \Mux3~69_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & (!\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a192 ))) # (\data_out_sel[0]~input_o  & ((((\MEM4|mem_rtl_0|auto_generated|ram_block1a193 ))) # 
// (\data_out_sel[2]~input_o ))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & (!\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a194 ))) # (\data_out_sel[0]~input_o  & 
// ((((\MEM4|mem_rtl_0|auto_generated|ram_block1a195 ))) # (\data_out_sel[2]~input_o ))) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a195 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a193 ),
	.datag(!\MEM4|mem_rtl_0|auto_generated|ram_block1a192 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~69 .extended_lut = "on";
defparam \Mux3~69 .lut_mask = 64'h1919195D5D5D195D;
defparam \Mux3~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y15_N0
cyclonev_lcell_comb \Mux3~63 (
// Equation(s):
// \Mux3~63_combout  = ( !\data_out_sel[1]~input_o  & ( (!\Mux3~69_combout  & (\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a196 ))) # (\Mux3~69_combout  & ((!\data_out_sel[2]~input_o ) # 
// (((\MEM4|mem_rtl_0|auto_generated|ram_block1a197 ))))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\Mux3~69_combout  & (\data_out_sel[2]~input_o  & (\MEM4|mem_rtl_0|auto_generated|ram_block1a198 ))) # (\Mux3~69_combout  & ((!\data_out_sel[2]~input_o ) # 
// (((\MEM4|mem_rtl_0|auto_generated|ram_block1a199 ))))) ) )

	.dataa(!\Mux3~69_combout ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM4|mem_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\MEM4|mem_rtl_0|auto_generated|ram_block1a199 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM4|mem_rtl_0|auto_generated|ram_block1a197 ),
	.datag(!\MEM4|mem_rtl_0|auto_generated|ram_block1a196 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~63 .extended_lut = "on";
defparam \Mux3~63 .lut_mask = 64'h4646465757574657;
defparam \Mux3~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N15
cyclonev_lcell_comb \Mux3~67 (
// Equation(s):
// \Mux3~67_combout  = ( \Mux3~63_combout  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[4]~input_o  & !\data_out_sel[5]~input_o ) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(gnd),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(gnd),
	.datae(!\Mux3~63_combout ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~67 .extended_lut = "off";
defparam \Mux3~67 .lut_mask = 64'h0000A0A000000000;
defparam \Mux3~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N18
cyclonev_lcell_comb \Mux3~68 (
// Equation(s):
// \Mux3~68_combout  = ( \Mux3~41_combout  & ( \Mux3~67_combout  & ( ((!\data_out_sel[7]~input_o  & (\Mux3~20_combout )) # (\data_out_sel[7]~input_o  & ((\Mux3~62_combout )))) # (\data_out_sel[6]~input_o ) ) ) ) # ( !\Mux3~41_combout  & ( \Mux3~67_combout  & 
// ( (!\data_out_sel[6]~input_o  & ((!\data_out_sel[7]~input_o  & (\Mux3~20_combout )) # (\data_out_sel[7]~input_o  & ((\Mux3~62_combout ))))) # (\data_out_sel[6]~input_o  & (((\data_out_sel[7]~input_o )))) ) ) ) # ( \Mux3~41_combout  & ( !\Mux3~67_combout  
// & ( (!\data_out_sel[6]~input_o  & ((!\data_out_sel[7]~input_o  & (\Mux3~20_combout )) # (\data_out_sel[7]~input_o  & ((\Mux3~62_combout ))))) # (\data_out_sel[6]~input_o  & (((!\data_out_sel[7]~input_o )))) ) ) ) # ( !\Mux3~41_combout  & ( 
// !\Mux3~67_combout  & ( (!\data_out_sel[6]~input_o  & ((!\data_out_sel[7]~input_o  & (\Mux3~20_combout )) # (\data_out_sel[7]~input_o  & ((\Mux3~62_combout ))))) ) ) )

	.dataa(!\data_out_sel[6]~input_o ),
	.datab(!\Mux3~20_combout ),
	.datac(!\data_out_sel[7]~input_o ),
	.datad(!\Mux3~62_combout ),
	.datae(!\Mux3~41_combout ),
	.dataf(!\Mux3~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~68 .extended_lut = "off";
defparam \Mux3~68 .lut_mask = 64'h202A707A252F757F;
defparam \Mux3~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N42
cyclonev_lcell_comb \Mux5~69 (
// Equation(s):
// \Mux5~69_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & (!\data_out_sel[2]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a192 ))) # (\data_out_sel[0]~input_o  & ((((\MEM6|mem_rtl_0|auto_generated|ram_block1a193 ))) # 
// (\data_out_sel[2]~input_o ))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & (!\data_out_sel[2]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a194 ))) # (\data_out_sel[0]~input_o  & 
// ((((\MEM6|mem_rtl_0|auto_generated|ram_block1a195 ))) # (\data_out_sel[2]~input_o ))) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a193 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a195 ),
	.datag(!\MEM6|mem_rtl_0|auto_generated|ram_block1a192 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~69 .extended_lut = "on";
defparam \Mux5~69 .lut_mask = 64'h195D1919195D5D5D;
defparam \Mux5~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N0
cyclonev_lcell_comb \Mux5~63 (
// Equation(s):
// \Mux5~63_combout  = ( !\data_out_sel[1]~input_o  & ( ((!\Mux5~69_combout  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a196  & ((\data_out_sel[2]~input_o )))) # (\Mux5~69_combout  & (((!\data_out_sel[2]~input_o ) # 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a197 ))))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\Mux5~69_combout  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a198  & ((\data_out_sel[2]~input_o )))))) # (\Mux5~69_combout  & ((((!\data_out_sel[2]~input_o ))) 
// # (\MEM6|mem_rtl_0|auto_generated|ram_block1a199 ))) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a199 ),
	.datab(!\Mux5~69_combout ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a197 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(!\MEM6|mem_rtl_0|auto_generated|ram_block1a196 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~63 .extended_lut = "on";
defparam \Mux5~63 .lut_mask = 64'h333333330C3F1D1D;
defparam \Mux5~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N9
cyclonev_lcell_comb \Mux5~67 (
// Equation(s):
// \Mux5~67_combout  = (!\data_out_sel[3]~input_o  & (!\data_out_sel[5]~input_o  & (!\data_out_sel[4]~input_o  & \Mux5~63_combout )))

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux5~63_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~67 .extended_lut = "off";
defparam \Mux5~67 .lut_mask = 64'h0080008000800080;
defparam \Mux5~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \MEM6|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[62]~input_o ,\data_in[61]~input_o ,\data_in[60]~input_o ,\data_in[58]~input_o ,\data_in[57]~input_o ,\data_in[56]~input_o ,\data_in[54]~input_o ,\data_in[53]~input_o ,\data_in[50]~input_o ,\data_in[49]~input_o ,\data_in[46]~input_o ,\data_in[45]~input_o ,
\data_in[44]~input_o ,\data_in[42]~input_o ,\data_in[41]~input_o ,\data_in[40]~input_o ,\data_in[38]~input_o ,\data_in[37]~input_o ,\data_in[34]~input_o ,\data_in[33]~input_o ,\data_in[30]~input_o ,\data_in[29]~input_o ,\data_in[28]~input_o ,\data_in[26]~input_o ,
\data_in[25]~input_o ,\data_in[24]~input_o ,\data_in[22]~input_o ,\data_in[21]~input_o ,\data_in[18]~input_o ,\data_in[17]~input_o ,\data_in[14]~input_o ,\data_in[13]~input_o ,\data_in[12]~input_o ,\data_in[10]~input_o ,\data_in[9]~input_o ,\data_in[8]~input_o ,
\data_in[6]~input_o ,\data_in[5]~input_o ,\data_in[2]~input_o ,\data_in[1]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM6|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 40;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 150;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 200;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 40;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 150;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 200;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N18
cyclonev_lcell_comb \Mux5~13 (
// Equation(s):
// \Mux5~13_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a29  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a45 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a61 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a29  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a45 ))) # (\data_out_sel[4]~input_o  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a61  & \data_out_sel[5]~input_o )))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a29  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\data_out_sel[4]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a45  & ((\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a61 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a29  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a13  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a45 )) # (\data_out_sel[4]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a61 ))))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a45 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a61 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a29 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~13 .extended_lut = "off";
defparam \Mux5~13 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N42
cyclonev_lcell_comb \Mux5~12 (
// Equation(s):
// \Mux5~12_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a57  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a25  & ( ((!\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a9 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a41 )))) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a57  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a25  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a9 )) # (\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a41 ))))) # (\data_out_sel[4]~input_o  & (!\data_out_sel[5]~input_o )) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a57  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a25  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a9 )) # (\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a41 ))))) # 
// (\data_out_sel[4]~input_o  & (\data_out_sel[5]~input_o )) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a57  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a25  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a9 )) # (\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a41 ))))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a41 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a57 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~12 .extended_lut = "off";
defparam \Mux5~12 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \Mux5~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N6
cyclonev_lcell_comb \Mux5~11 (
// Equation(s):
// \Mux5~11_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a53  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a5  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a37 )))) # 
// (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a21 ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a53  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a5  & ( (!\data_out_sel[4]~input_o  & 
// (((!\data_out_sel[5]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a37 )))) # (\data_out_sel[4]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a21  & ((!\data_out_sel[5]~input_o )))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a53  & 
// ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a5  & ( (!\data_out_sel[4]~input_o  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a37  & \data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a21 ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a53  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a5  & ( (!\data_out_sel[4]~input_o  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a37  & 
// \data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a21  & ((!\data_out_sel[5]~input_o )))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a37 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a53 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~11 .extended_lut = "off";
defparam \Mux5~11 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \Mux5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N30
cyclonev_lcell_comb \Mux5~10 (
// Equation(s):
// \Mux5~10_combout  = ( \data_out_sel[5]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\data_out_sel[4]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a33 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a49 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\data_out_sel[4]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a17 ) ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\data_out_sel[4]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a33 ))) # (\data_out_sel[4]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a49 )) ) 
// ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\data_out_sel[4]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a17 ) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a49 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a33 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~10 .extended_lut = "off";
defparam \Mux5~10 .lut_mask = 64'h030311DDCFCF11DD;
defparam \Mux5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N54
cyclonev_lcell_comb \Mux5~14 (
// Equation(s):
// \Mux5~14_combout  = ( \Mux5~11_combout  & ( \Mux5~10_combout  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\Mux5~12_combout ))) # (\data_out_sel[2]~input_o  & (\Mux5~13_combout ))) ) ) ) # ( !\Mux5~11_combout  & ( \Mux5~10_combout  
// & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & ((\Mux5~12_combout ))) # (\data_out_sel[2]~input_o  & (\Mux5~13_combout )))) ) ) ) # ( \Mux5~11_combout  & ( 
// !\Mux5~10_combout  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & ((\Mux5~12_combout ))) # (\data_out_sel[2]~input_o  & (\Mux5~13_combout )))) ) ) ) # ( !\Mux5~11_combout  & 
// ( !\Mux5~10_combout  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & ((\Mux5~12_combout ))) # (\data_out_sel[2]~input_o  & (\Mux5~13_combout )))) ) ) )

	.dataa(!\Mux5~13_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux5~12_combout ),
	.datae(!\Mux5~11_combout ),
	.dataf(!\Mux5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~14 .extended_lut = "off";
defparam \Mux5~14 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N24
cyclonev_lcell_comb \Mux5~7 (
// Equation(s):
// \Mux5~7_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a42  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a14 )) # 
// (\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a46 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a42  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o )))) 
// # (\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a14 )) # (\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a46 ))))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a42  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a14 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a46 ))))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a42  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a10  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a14 )) # (\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a46 ))))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a46 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a42 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~7 .extended_lut = "off";
defparam \Mux5~7 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N18
cyclonev_lcell_comb \Mux5~6 (
// Equation(s):
// \Mux5~6_combout  = ( \data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a18  & ( (!\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a22 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a54 ))) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a18  & ( (!\data_out_sel[5]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a50 ) ) ) ) # ( \data_out_sel[2]~input_o 
//  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a18  & ( (!\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a22 )) # (\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a54 ))) ) ) ) # ( !\data_out_sel[2]~input_o  & 
// ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a18  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a50  & \data_out_sel[5]~input_o ) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a22 ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a54 ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a50 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~6 .extended_lut = "off";
defparam \Mux5~6 .lut_mask = 64'h000F5533FF0F5533;
defparam \Mux5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N0
cyclonev_lcell_comb \Mux5~8 (
// Equation(s):
// \Mux5~8_combout  = ( \data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a26  & ( (!\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a30 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a62 ))) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a26  & ( (!\data_out_sel[5]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a58 ) ) ) ) # ( \data_out_sel[2]~input_o 
//  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a26  & ( (!\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a30 )) # (\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a62 ))) ) ) ) # ( !\data_out_sel[2]~input_o  & 
// ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a26  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a58  & \data_out_sel[5]~input_o ) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a58 ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a62 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~8 .extended_lut = "off";
defparam \Mux5~8 .lut_mask = 64'h0033550FFF33550F;
defparam \Mux5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N42
cyclonev_lcell_comb \Mux5~5 (
// Equation(s):
// \Mux5~5_combout  = ( \data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a6 )) # (\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a38 
// ))) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[5]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a34 ) ) ) ) # ( \data_out_sel[2]~input_o  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a6 )) # (\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a38 ))) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a2  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a34  & \data_out_sel[5]~input_o ) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a34 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a38 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~5 .extended_lut = "off";
defparam \Mux5~5 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \Mux5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N36
cyclonev_lcell_comb \Mux5~9 (
// Equation(s):
// \Mux5~9_combout  = ( \Mux5~8_combout  & ( \Mux5~5_combout  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o ) # (\Mux5~6_combout )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o )) # (\Mux5~7_combout ))) ) ) ) # ( 
// !\Mux5~8_combout  & ( \Mux5~5_combout  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o ) # (\Mux5~6_combout )))) # (\data_out_sel[3]~input_o  & (\Mux5~7_combout  & ((!\data_out_sel[4]~input_o )))) ) ) ) # ( \Mux5~8_combout  & ( 
// !\Mux5~5_combout  & ( (!\data_out_sel[3]~input_o  & (((\Mux5~6_combout  & \data_out_sel[4]~input_o )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o )) # (\Mux5~7_combout ))) ) ) ) # ( !\Mux5~8_combout  & ( !\Mux5~5_combout  & ( 
// (!\data_out_sel[3]~input_o  & (((\Mux5~6_combout  & \data_out_sel[4]~input_o )))) # (\data_out_sel[3]~input_o  & (\Mux5~7_combout  & ((!\data_out_sel[4]~input_o )))) ) ) )

	.dataa(!\Mux5~7_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux5~6_combout ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\Mux5~8_combout ),
	.dataf(!\Mux5~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~9 .extended_lut = "off";
defparam \Mux5~9 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \Mux5~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \MEM6|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[115]~input_o ,\data_in[114]~input_o ,\data_in[113]~input_o ,\data_in[112]~input_o ,\data_in[99]~input_o ,\data_in[98]~input_o ,\data_in[97]~input_o ,\data_in[96]~input_o ,\data_in[87]~input_o ,\data_in[86]~input_o ,\data_in[85]~input_o ,\data_in[84]~input_o ,
\data_in[83]~input_o ,\data_in[82]~input_o ,\data_in[81]~input_o ,\data_in[80]~input_o ,\data_in[71]~input_o ,\data_in[70]~input_o ,\data_in[69]~input_o ,\data_in[68]~input_o ,\data_in[67]~input_o ,\data_in[66]~input_o ,\data_in[65]~input_o ,\data_in[64]~input_o ,
\data_in[63]~input_o ,\data_in[59]~input_o ,\data_in[55]~input_o ,\data_in[51]~input_o ,\data_in[47]~input_o ,\data_in[43]~input_o ,\data_in[39]~input_o ,\data_in[35]~input_o ,\data_in[31]~input_o ,\data_in[27]~input_o ,\data_in[23]~input_o ,\data_in[19]~input_o ,
\data_in[15]~input_o ,\data_in[11]~input_o ,\data_in[7]~input_o ,\data_in[3]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM6|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 40;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 150;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 200;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 40;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 255;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 150;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 200;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N48
cyclonev_lcell_comb \Mux5~18 (
// Equation(s):
// \Mux5~18_combout  = ( \data_out_sel[4]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a55  & ( (!\data_out_sel[3]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a63 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a55  & ( (!\data_out_sel[3]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a39 ))) # (\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a47 )) ) ) ) # ( \data_out_sel[4]~input_o  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a55  & ( (\data_out_sel[3]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a63 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a55  & ( (!\data_out_sel[3]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a39 ))) # (\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a47 )) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a47 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a39 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a55 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~18 .extended_lut = "off";
defparam \Mux5~18 .lut_mask = 64'h11DD030311DDCFCF;
defparam \Mux5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N12
cyclonev_lcell_comb \Mux5~17 (
// Equation(s):
// \Mux5~17_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a31  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a7  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a23 ))) # 
// (\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a15 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a31  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a7  & ( (!\data_out_sel[3]~input_o  & 
// (((!\data_out_sel[4]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a23 ))) # (\data_out_sel[3]~input_o  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a15  & !\data_out_sel[4]~input_o )))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a31  & 
// ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a7  & ( (!\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a23  & ((\data_out_sel[4]~input_o )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o ) # 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a15 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a31  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a7  & ( (!\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a23  & 
// ((\data_out_sel[4]~input_o )))) # (\data_out_sel[3]~input_o  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a15  & !\data_out_sel[4]~input_o )))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a31 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~17 .extended_lut = "off";
defparam \Mux5~17 .lut_mask = 64'h03440377CF44CF77;
defparam \Mux5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N0
cyclonev_lcell_comb \Mux5~15 (
// Equation(s):
// \Mux5~15_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a11  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a19 )) # 
// (\data_out_sel[3]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a27 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a11  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\data_out_sel[4]~input_o  & 
// (((!\data_out_sel[3]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a19 )) # (\data_out_sel[3]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a27 ))))) ) ) ) # ( 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a11  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[3]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[3]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a19 )) # (\data_out_sel[3]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a27 ))))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a11  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & 
// ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a19 )) # (\data_out_sel[3]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a27 ))))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a11 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~15 .extended_lut = "off";
defparam \Mux5~15 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux5~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N36
cyclonev_lcell_comb \Mux5~16 (
// Equation(s):
// \Mux5~16_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a59  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a51 ))) # 
// (\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a43 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a59  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[3]~input_o  & 
// (((!\data_out_sel[4]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a51 ))) # (\data_out_sel[3]~input_o  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a43  & !\data_out_sel[4]~input_o )))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a59  & 
// ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a51  & ((\data_out_sel[4]~input_o )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o ) # 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a43 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a59  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a51  & 
// ((\data_out_sel[4]~input_o )))) # (\data_out_sel[3]~input_o  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a43  & !\data_out_sel[4]~input_o )))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a51 ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a59 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a35 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~16 .extended_lut = "off";
defparam \Mux5~16 .lut_mask = 64'h05220577AF22AF77;
defparam \Mux5~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N24
cyclonev_lcell_comb \Mux5~19 (
// Equation(s):
// \Mux5~19_combout  = ( \Mux5~16_combout  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\Mux5~17_combout ))) # (\data_out_sel[5]~input_o  & (\Mux5~18_combout )) ) ) ) # ( !\Mux5~16_combout  & ( \data_out_sel[2]~input_o  & ( 
// (!\data_out_sel[5]~input_o  & ((\Mux5~17_combout ))) # (\data_out_sel[5]~input_o  & (\Mux5~18_combout )) ) ) ) # ( \Mux5~16_combout  & ( !\data_out_sel[2]~input_o  & ( (\data_out_sel[5]~input_o ) # (\Mux5~15_combout ) ) ) ) # ( !\Mux5~16_combout  & ( 
// !\data_out_sel[2]~input_o  & ( (\Mux5~15_combout  & !\data_out_sel[5]~input_o ) ) ) )

	.dataa(!\Mux5~18_combout ),
	.datab(!\Mux5~17_combout ),
	.datac(!\Mux5~15_combout ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\Mux5~16_combout ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~19 .extended_lut = "off";
defparam \Mux5~19 .lut_mask = 64'h0F000FFF33553355;
defparam \Mux5~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y21_N3
cyclonev_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a40  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a24  & ( (!\data_out_sel[5]~input_o  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a8 ) # (\data_out_sel[4]~input_o )))) # 
// (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a56 ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a40  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a24  & ( (!\data_out_sel[5]~input_o  & 
// (((\MEM6|mem_rtl_0|auto_generated|ram_block1a8 ) # (\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a56  & (\data_out_sel[4]~input_o ))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a40  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a24  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a8 )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a56 ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a40  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a24  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a8 )))) # (\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a56  & (\data_out_sel[4]~input_o ))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a56 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a40 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~2 .extended_lut = "off";
defparam \Mux5~2 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y15_N39
cyclonev_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a36  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a20 )) # 
// (\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a52 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a36  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a20 ))) # (\data_out_sel[5]~input_o  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a52  & \data_out_sel[4]~input_o )))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a36  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a20  & ((\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a52 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a36  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a4  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a20 )) # (\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a52 ))))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a52 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a36 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~1 .extended_lut = "off";
defparam \Mux5~1 .lut_mask = 64'h00530F53F053FF53;
defparam \Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y15_N54
cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \data_out_sel[5]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\data_out_sel[4]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a32 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a48 ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\data_out_sel[4]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a16 ) ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\data_out_sel[4]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a32 )) # (\data_out_sel[4]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a48 ))) ) 
// ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\data_out_sel[4]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a16 ) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a32 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a48 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h00334747CCFF4747;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N30
cyclonev_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a44  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a28 ))) # 
// (\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a60 ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a44  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )))) # 
// (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a28 ))) # (\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a60 )))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a44  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a28 ))) # (\data_out_sel[5]~input_o  
// & (\MEM6|mem_rtl_0|auto_generated|ram_block1a60 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a44  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a12  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a28 ))) # (\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a60 )))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a60 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a44 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~3 .extended_lut = "off";
defparam \Mux5~3 .lut_mask = 64'h031103DDCF11CFDD;
defparam \Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N6
cyclonev_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = ( \Mux5~0_combout  & ( \Mux5~3_combout  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o ) # (\Mux5~1_combout )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )) # (\Mux5~2_combout ))) ) ) ) # ( 
// !\Mux5~0_combout  & ( \Mux5~3_combout  & ( (!\data_out_sel[3]~input_o  & (((\Mux5~1_combout  & \data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )) # (\Mux5~2_combout ))) ) ) ) # ( \Mux5~0_combout  & ( 
// !\Mux5~3_combout  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o ) # (\Mux5~1_combout )))) # (\data_out_sel[3]~input_o  & (\Mux5~2_combout  & ((!\data_out_sel[2]~input_o )))) ) ) ) # ( !\Mux5~0_combout  & ( !\Mux5~3_combout  & ( 
// (!\data_out_sel[3]~input_o  & (((\Mux5~1_combout  & \data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & (\Mux5~2_combout  & ((!\data_out_sel[2]~input_o )))) ) ) )

	.dataa(!\Mux5~2_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux5~1_combout ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\Mux5~0_combout ),
	.dataf(!\Mux5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~4 .extended_lut = "off";
defparam \Mux5~4 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y21_N12
cyclonev_lcell_comb \Mux5~20 (
// Equation(s):
// \Mux5~20_combout  = ( \data_out_sel[0]~input_o  & ( \Mux5~4_combout  & ( (!\data_out_sel[1]~input_o  & (\Mux5~14_combout )) # (\data_out_sel[1]~input_o  & ((\Mux5~19_combout ))) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux5~4_combout  & ( 
// (!\data_out_sel[1]~input_o ) # (\Mux5~9_combout ) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux5~4_combout  & ( (!\data_out_sel[1]~input_o  & (\Mux5~14_combout )) # (\data_out_sel[1]~input_o  & ((\Mux5~19_combout ))) ) ) ) # ( !\data_out_sel[0]~input_o  & 
// ( !\Mux5~4_combout  & ( (\data_out_sel[1]~input_o  & \Mux5~9_combout ) ) ) )

	.dataa(!\Mux5~14_combout ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\Mux5~9_combout ),
	.datad(!\Mux5~19_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~20 .extended_lut = "off";
defparam \Mux5~20 .lut_mask = 64'h03034477CFCF4477;
defparam \Mux5~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \MEM6|mem_rtl_0|auto_generated|ram_block1a128 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[167]~input_o ,\data_in[166]~input_o ,\data_in[165]~input_o ,\data_in[164]~input_o ,\data_in[163]~input_o ,\data_in[162]~input_o ,\data_in[161]~input_o ,\data_in[160]~input_o ,\data_in[159]~input_o ,\data_in[158]~input_o ,\data_in[157]~input_o ,
\data_in[156]~input_o ,\data_in[155]~input_o ,\data_in[154]~input_o ,\data_in[153]~input_o ,\data_in[152]~input_o ,\data_in[151]~input_o ,\data_in[150]~input_o ,\data_in[149]~input_o ,\data_in[148]~input_o ,\data_in[147]~input_o ,\data_in[146]~input_o ,
\data_in[145]~input_o ,\data_in[144]~input_o ,\data_in[143]~input_o ,\data_in[142]~input_o ,\data_in[141]~input_o ,\data_in[140]~input_o ,\data_in[139]~input_o ,\data_in[138]~input_o ,\data_in[137]~input_o ,\data_in[136]~input_o ,\data_in[135]~input_o ,
\data_in[134]~input_o ,\data_in[133]~input_o ,\data_in[132]~input_o ,\data_in[131]~input_o ,\data_in[130]~input_o ,\data_in[129]~input_o ,\data_in[128]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM6|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "old";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 8;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 40;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 128;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 255;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 150;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 200;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_clock = "clock0";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 8;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 40;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_b_first_bit_number = 128;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_b_last_address = 255;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 150;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_width = 200;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock0";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N36
cyclonev_lcell_comb \Mux5~52 (
// Equation(s):
// \Mux5~52_combout  = ( \data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a166  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a164 ) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a166  & ( (!\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a160 )) # (\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a162 ))) ) ) ) # ( \data_out_sel[2]~input_o  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a166  & ( (!\data_out_sel[1]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a164 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a166  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a160 )) # (\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a162 ))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a160 ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a164 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a162 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a166 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~52 .extended_lut = "off";
defparam \Mux5~52 .lut_mask = 64'h22770A0A22775F5F;
defparam \Mux5~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \Mux5~53 (
// Equation(s):
// \Mux5~53_combout  = ( \data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a167  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a165 ) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a167  & ( (!\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a161 )) # (\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a163 ))) ) ) ) # ( \data_out_sel[2]~input_o  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a167  & ( (!\data_out_sel[1]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a165 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a167  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a161 )) # (\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a163 ))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a161 ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a163 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a165 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a167 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~53 .extended_lut = "off";
defparam \Mux5~53 .lut_mask = 64'h272700AA272755FF;
defparam \Mux5~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N54
cyclonev_lcell_comb \Mux5~55 (
// Equation(s):
// \Mux5~55_combout  = ( \data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a173 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a175 )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[1]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a171 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a173 ))) # (\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a175 )) ) ) ) # ( 
// !\data_out_sel[2]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a169  & ( (\data_out_sel[1]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a171 ) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a175 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a173 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a171 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a169 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~55 .extended_lut = "off";
defparam \Mux5~55 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \Mux5~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N48
cyclonev_lcell_comb \Mux5~54 (
// Equation(s):
// \Mux5~54_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a168  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a170  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a172 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a174 ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a168  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a170  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o  & 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a172 )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a174 ))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a168  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a170  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a172 )))) # (\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a174  & 
// (\data_out_sel[2]~input_o ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a168  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a170  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a172 ))) 
// # (\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a174 )))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a174 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a172 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a168 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a170 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~54 .extended_lut = "off";
defparam \Mux5~54 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux5~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N54
cyclonev_lcell_comb \Mux5~56 (
// Equation(s):
// \Mux5~56_combout  = ( \Mux5~55_combout  & ( \Mux5~54_combout  & ( ((!\data_out_sel[0]~input_o  & (\Mux5~52_combout )) # (\data_out_sel[0]~input_o  & ((\Mux5~53_combout )))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\Mux5~55_combout  & ( \Mux5~54_combout  & 
// ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux5~52_combout )) # (\data_out_sel[0]~input_o  & ((\Mux5~53_combout ))))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )))) ) ) ) # ( \Mux5~55_combout  & ( !\Mux5~54_combout  
// & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux5~52_combout )) # (\data_out_sel[0]~input_o  & ((\Mux5~53_combout ))))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o )))) ) ) ) # ( !\Mux5~55_combout  & ( 
// !\Mux5~54_combout  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux5~52_combout )) # (\data_out_sel[0]~input_o  & ((\Mux5~53_combout ))))) ) ) )

	.dataa(!\Mux5~52_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux5~53_combout ),
	.datae(!\Mux5~55_combout ),
	.dataf(!\Mux5~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~56 .extended_lut = "off";
defparam \Mux5~56 .lut_mask = 64'h404C434F707C737F;
defparam \Mux5~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N12
cyclonev_lcell_comb \Mux5~50 (
// Equation(s):
// \Mux5~50_combout  = ( \data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[3]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a151 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a159 )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[3]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a155 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[3]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a151 ))) # (\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a159 )) ) ) ) # ( 
// !\data_out_sel[2]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a147  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a155  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a159 ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a155 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a151 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a147 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~50 .extended_lut = "off";
defparam \Mux5~50 .lut_mask = 64'h030305F5F3F305F5;
defparam \Mux5~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N36
cyclonev_lcell_comb \Mux5~48 (
// Equation(s):
// \Mux5~48_combout  = ( \data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a150  & ( (!\data_out_sel[3]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a158 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a150  & ( (!\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a146 )) # (\data_out_sel[3]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a154 ))) ) ) ) # ( \data_out_sel[2]~input_o  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a150  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a158  & \data_out_sel[3]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a150  & ( (!\data_out_sel[3]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a146 )) # (\data_out_sel[3]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a154 ))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a146 ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a158 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a154 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a150 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~48 .extended_lut = "off";
defparam \Mux5~48 .lut_mask = 64'h505F0303505FF3F3;
defparam \Mux5~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N30
cyclonev_lcell_comb \Mux5~49 (
// Equation(s):
// \Mux5~49_combout  = ( \data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a157  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a149 ) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a157  & ( (!\data_out_sel[3]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a145 ))) # (\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a153 )) ) ) ) # ( \data_out_sel[2]~input_o  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a157  & ( (!\data_out_sel[3]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a149 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a157  & ( (!\data_out_sel[3]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a145 ))) # (\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a153 )) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a153 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a145 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a149 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a157 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~49 .extended_lut = "off";
defparam \Mux5~49 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \Mux5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N30
cyclonev_lcell_comb \Mux5~47 (
// Equation(s):
// \Mux5~47_combout  = ( \data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a152  & ( (!\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a148 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a156 ))) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a152  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a144 ) # (\data_out_sel[3]~input_o ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a152  & ( (!\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a148 )) # (\data_out_sel[3]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a156 ))) ) ) ) # ( 
// !\data_out_sel[2]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a152  & ( (!\data_out_sel[3]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a144 ) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a148 ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a156 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a144 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a152 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~47 .extended_lut = "off";
defparam \Mux5~47 .lut_mask = 64'h00F053530FFF5353;
defparam \Mux5~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N48
cyclonev_lcell_comb \Mux5~51 (
// Equation(s):
// \Mux5~51_combout  = ( \Mux5~49_combout  & ( \Mux5~47_combout  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\Mux5~48_combout ))) # (\data_out_sel[0]~input_o  & (\Mux5~50_combout ))) ) ) ) # ( !\Mux5~49_combout  & ( \Mux5~47_combout  
// & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\Mux5~48_combout ))) # (\data_out_sel[0]~input_o  & (\Mux5~50_combout )))) ) ) ) # ( \Mux5~49_combout  & ( 
// !\Mux5~47_combout  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\Mux5~48_combout ))) # (\data_out_sel[0]~input_o  & (\Mux5~50_combout )))) ) ) ) # ( !\Mux5~49_combout  & 
// ( !\Mux5~47_combout  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\Mux5~48_combout ))) # (\data_out_sel[0]~input_o  & (\Mux5~50_combout )))) ) ) )

	.dataa(!\Mux5~50_combout ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\Mux5~48_combout ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\Mux5~49_combout ),
	.dataf(!\Mux5~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~51 .extended_lut = "off";
defparam \Mux5~51 .lut_mask = 64'h031103DDCF11CFDD;
defparam \Mux5~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N18
cyclonev_lcell_comb \Mux5~60 (
// Equation(s):
// \Mux5~60_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a190  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a183  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a182 ))) # 
// (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a191 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a190  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a183  & ( (!\data_out_sel[0]~input_o  
// & (\MEM6|mem_rtl_0|auto_generated|ram_block1a182  & (!\data_out_sel[3]~input_o ))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a191 )))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a190  
// & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a183  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a182 ))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o  & 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a191 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a190  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a183  & ( (!\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a182  & 
// (!\data_out_sel[3]~input_o ))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a191 )))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a182 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a191 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a190 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a183 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~60 .extended_lut = "off";
defparam \Mux5~60 .lut_mask = 64'h40434C4F70737C7F;
defparam \Mux5~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N0
cyclonev_lcell_comb \Mux5~57 (
// Equation(s):
// \Mux5~57_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a177  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a184  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a176 ))) # 
// (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a185 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a177  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a184  & ( (!\data_out_sel[0]~input_o  
// & (((\data_out_sel[3]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a176 ))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a185 )))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a177  
// & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a184  & ( (!\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a176  & (!\data_out_sel[3]~input_o ))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a185 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a177  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a184  & ( (!\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a176  & 
// (!\data_out_sel[3]~input_o ))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a185 )))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a176 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a185 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a177 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a184 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~57 .extended_lut = "off";
defparam \Mux5~57 .lut_mask = 64'h404370734C4F7C7F;
defparam \Mux5~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N42
cyclonev_lcell_comb \Mux5~59 (
// Equation(s):
// \Mux5~59_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a179  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a178  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a186 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a187 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a179  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a178  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o 
// )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a186 ))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a187 )))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a179  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a178  & ( (!\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a186  & (\data_out_sel[3]~input_o ))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a187 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a179  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a178  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a186 )) # (\data_out_sel[0]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a187 ))))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a186 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a187 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a179 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a178 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~59 .extended_lut = "off";
defparam \Mux5~59 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux5~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N6
cyclonev_lcell_comb \Mux5~58 (
// Equation(s):
// \Mux5~58_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a189  & ( \data_out_sel[3]~input_o  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a188 ) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a189  & ( 
// \data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a188 ) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a189  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a180 ))) # (\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a181 )) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a189  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a180 ))) # (\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a181 )) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a181 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a188 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a180 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a189 ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~58 .extended_lut = "off";
defparam \Mux5~58 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \Mux5~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y8_N24
cyclonev_lcell_comb \Mux5~61 (
// Equation(s):
// \Mux5~61_combout  = ( \data_out_sel[2]~input_o  & ( \Mux5~58_combout  & ( (!\data_out_sel[1]~input_o ) # (\Mux5~60_combout ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \Mux5~58_combout  & ( (!\data_out_sel[1]~input_o  & (\Mux5~57_combout )) # 
// (\data_out_sel[1]~input_o  & ((\Mux5~59_combout ))) ) ) ) # ( \data_out_sel[2]~input_o  & ( !\Mux5~58_combout  & ( (\Mux5~60_combout  & \data_out_sel[1]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\Mux5~58_combout  & ( (!\data_out_sel[1]~input_o  
// & (\Mux5~57_combout )) # (\data_out_sel[1]~input_o  & ((\Mux5~59_combout ))) ) ) )

	.dataa(!\Mux5~60_combout ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\Mux5~57_combout ),
	.datad(!\Mux5~59_combout ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\Mux5~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~61 .extended_lut = "off";
defparam \Mux5~61 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \Mux5~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N0
cyclonev_lcell_comb \Mux5~42 (
// Equation(s):
// \Mux5~42_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a132  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a136 )) # 
// (\data_out_sel[2]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a140 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a132  & ( (!\data_out_sel[3]~input_o  & 
// (((\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a136 )) # (\data_out_sel[2]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a140 ))))) ) ) ) # ( 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a132  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a136 )) # (\data_out_sel[2]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a140 ))))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a132  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a136 )) # (\data_out_sel[2]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a140 ))))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a136 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a140 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a128~portbdataout ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a132 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~42 .extended_lut = "off";
defparam \Mux5~42 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux5~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N6
cyclonev_lcell_comb \Mux5~43 (
// Equation(s):
// \Mux5~43_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a142  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a134  & ( ((!\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a130 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a138 )))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a142  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a134  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o 
// )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a130 ))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a138 )))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a142  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a134  & ( (!\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a130  & (!\data_out_sel[2]~input_o ))) # (\data_out_sel[3]~input_o  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a138 ) # 
// (\data_out_sel[2]~input_o )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a142  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a134  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a130 )) 
// # (\data_out_sel[3]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a138 ))))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a130 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a138 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a142 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~43 .extended_lut = "off";
defparam \Mux5~43 .lut_mask = 64'h407043734C7C4F7F;
defparam \Mux5~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N42
cyclonev_lcell_comb \Mux5~44 (
// Equation(s):
// \Mux5~44_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a137  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[3]~input_o  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a129 ) # (\data_out_sel[2]~input_o )))) # 
// (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a141 ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a137  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[3]~input_o  
// & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a129 ) # (\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a141  & (\data_out_sel[2]~input_o ))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a137  & 
// ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a129 )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )) # 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a141 ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a137  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o  & 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a129 )))) # (\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a141  & (\data_out_sel[2]~input_o ))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a141 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a129 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a137 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~44 .extended_lut = "off";
defparam \Mux5~44 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Mux5~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N18
cyclonev_lcell_comb \Mux5~45 (
// Equation(s):
// \Mux5~45_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a131  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a139  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[3]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a135 )) # 
// (\data_out_sel[3]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a143 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a131  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a139  & ( (!\data_out_sel[3]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a135  & (\data_out_sel[2]~input_o ))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a143 )))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a131  & 
// ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a139  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a135 ))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o  & 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a143 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a131  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a139  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a135 )) # (\data_out_sel[3]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a143 ))))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a135 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a143 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a131 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a139 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~45 .extended_lut = "off";
defparam \Mux5~45 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N24
cyclonev_lcell_comb \Mux5~46 (
// Equation(s):
// \Mux5~46_combout  = ( \data_out_sel[1]~input_o  & ( \Mux5~45_combout  & ( (\data_out_sel[0]~input_o ) # (\Mux5~43_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux5~45_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux5~42_combout )) # 
// (\data_out_sel[0]~input_o  & ((\Mux5~44_combout ))) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux5~45_combout  & ( (\Mux5~43_combout  & !\data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\Mux5~45_combout  & ( (!\data_out_sel[0]~input_o  
// & (\Mux5~42_combout )) # (\data_out_sel[0]~input_o  & ((\Mux5~44_combout ))) ) ) )

	.dataa(!\Mux5~42_combout ),
	.datab(!\Mux5~43_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux5~44_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux5~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~46 .extended_lut = "off";
defparam \Mux5~46 .lut_mask = 64'h505F3030505F3F3F;
defparam \Mux5~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N54
cyclonev_lcell_comb \Mux5~62 (
// Equation(s):
// \Mux5~62_combout  = ( \data_out_sel[4]~input_o  & ( \data_out_sel[5]~input_o  & ( \Mux5~61_combout  ) ) ) # ( !\data_out_sel[4]~input_o  & ( \data_out_sel[5]~input_o  & ( \Mux5~56_combout  ) ) ) # ( \data_out_sel[4]~input_o  & ( !\data_out_sel[5]~input_o  
// & ( \Mux5~51_combout  ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\data_out_sel[5]~input_o  & ( \Mux5~46_combout  ) ) )

	.dataa(!\Mux5~56_combout ),
	.datab(!\Mux5~51_combout ),
	.datac(!\Mux5~61_combout ),
	.datad(!\Mux5~46_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~62 .extended_lut = "off";
defparam \Mux5~62 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux5~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N36
cyclonev_lcell_comb \Mux5~27 (
// Equation(s):
// \Mux5~27_combout  = ( \data_out_sel[1]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a86 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a87 ))) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[0]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a85 ) ) ) ) # ( \data_out_sel[1]~input_o 
//  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a86 )) # (\data_out_sel[0]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a87 ))) ) ) ) # ( !\data_out_sel[1]~input_o  & 
// ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a84  & ( (\data_out_sel[0]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a85 ) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a86 ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a85 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a87 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~27 .extended_lut = "off";
defparam \Mux5~27 .lut_mask = 64'h05052277AFAF2277;
defparam \Mux5~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \MEM6|mem_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[127]~input_o ,\data_in[126]~input_o ,\data_in[125]~input_o ,\data_in[124]~input_o ,\data_in[123]~input_o ,\data_in[122]~input_o ,\data_in[121]~input_o ,\data_in[120]~input_o ,\data_in[119]~input_o ,\data_in[118]~input_o ,\data_in[117]~input_o ,
\data_in[116]~input_o ,\data_in[111]~input_o ,\data_in[110]~input_o ,\data_in[109]~input_o ,\data_in[108]~input_o ,\data_in[107]~input_o ,\data_in[106]~input_o ,\data_in[105]~input_o ,\data_in[104]~input_o ,\data_in[103]~input_o ,\data_in[102]~input_o ,
\data_in[101]~input_o ,\data_in[100]~input_o ,\data_in[95]~input_o ,\data_in[94]~input_o ,\data_in[93]~input_o ,\data_in[92]~input_o ,\data_in[91]~input_o ,\data_in[90]~input_o ,\data_in[89]~input_o ,\data_in[88]~input_o ,\data_in[79]~input_o ,\data_in[78]~input_o ,
\data_in[77]~input_o ,\data_in[76]~input_o ,\data_in[75]~input_o ,\data_in[74]~input_o ,\data_in[73]~input_o ,\data_in[72]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM6|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "single_clk_ram:MEM6|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 8;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 40;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 72;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 255;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 150;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 200;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 8;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 40;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 72;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 255;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 150;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 200;
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \MEM6|mem_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N18
cyclonev_lcell_comb \Mux5~29 (
// Equation(s):
// \Mux5~29_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a117  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a116 ))) # 
// (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a119 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a117  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[0]~input_o  
// & (((\data_out_sel[1]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a116 ))) # (\data_out_sel[0]~input_o  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a119  & \data_out_sel[1]~input_o )))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a117  
// & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a116  & ((!\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a119 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a117  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a116  & 
// ((!\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a119  & \data_out_sel[1]~input_o )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a116 ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a119 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a117 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a118 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~29 .extended_lut = "off";
defparam \Mux5~29 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N12
cyclonev_lcell_comb \Mux5~28 (
// Equation(s):
// \Mux5~28_combout  = ( \data_out_sel[0]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a102  & ( (!\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a101 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a103 )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a102  & ( (\data_out_sel[1]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a100 ) ) ) ) # ( \data_out_sel[0]~input_o 
//  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a102  & ( (!\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a101 ))) # (\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a103 )) ) ) ) # ( !\data_out_sel[0]~input_o 
//  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a102  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a100  & !\data_out_sel[1]~input_o ) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a100 ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a103 ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a101 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a102 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~28 .extended_lut = "off";
defparam \Mux5~28 .lut_mask = 64'h55000F3355FF0F33;
defparam \Mux5~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N0
cyclonev_lcell_comb \Mux5~26 (
// Equation(s):
// \Mux5~26_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a70  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a68  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a69 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a71 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a70  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a68  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )))) 
// # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a69 )) # (\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a71 ))))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a70  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a68  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a69 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a71 ))))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a70  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a68  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a69 )) # (\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a71 ))))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a69 ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a71 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a70 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a68 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~26 .extended_lut = "off";
defparam \Mux5~26 .lut_mask = 64'h050305F3F503F5F3;
defparam \Mux5~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y14_N54
cyclonev_lcell_comb \Mux5~30 (
// Equation(s):
// \Mux5~30_combout  = ( \Mux5~26_combout  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\Mux5~28_combout ))) # (\data_out_sel[4]~input_o  & (\Mux5~29_combout )) ) ) ) # ( !\Mux5~26_combout  & ( \data_out_sel[5]~input_o  & ( 
// (!\data_out_sel[4]~input_o  & ((\Mux5~28_combout ))) # (\data_out_sel[4]~input_o  & (\Mux5~29_combout )) ) ) ) # ( \Mux5~26_combout  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o ) # (\Mux5~27_combout ) ) ) ) # ( !\Mux5~26_combout  & ( 
// !\data_out_sel[5]~input_o  & ( (\Mux5~27_combout  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\Mux5~27_combout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\Mux5~29_combout ),
	.datad(!\Mux5~28_combout ),
	.datae(!\Mux5~26_combout ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~30 .extended_lut = "off";
defparam \Mux5~30 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \Mux5~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N0
cyclonev_lcell_comb \Mux5~31 (
// Equation(s):
// \Mux5~31_combout  = ( \data_out_sel[1]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a74  & ( (!\data_out_sel[0]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a75 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a74  & ( (!\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a72~portbdataout )) # (\data_out_sel[0]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a73 ))) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a74  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a75  & \data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a74  & ( 
// (!\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a72~portbdataout )) # (\data_out_sel[0]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a73 ))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a73 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a74 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~31 .extended_lut = "off";
defparam \Mux5~31 .lut_mask = 64'h303F0505303FF5F5;
defparam \Mux5~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N36
cyclonev_lcell_comb \Mux5~34 (
// Equation(s):
// \Mux5~34_combout  = ( \data_out_sel[1]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[0]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a123 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[0]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a120 ))) # (\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a121 )) ) ) ) # ( \data_out_sel[1]~input_o  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a122  & ( (\data_out_sel[0]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a123 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a120 ))) # (\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a121 )) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a123 ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a121 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a120 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a122 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~34 .extended_lut = "off";
defparam \Mux5~34 .lut_mask = 64'h05AF111105AFBBBB;
defparam \Mux5~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y12_N3
cyclonev_lcell_comb \Mux5~32 (
// Equation(s):
// \Mux5~32_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a89  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a91  & ( ((!\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a88 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a90 ))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a89  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a91  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o  & 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a88 )))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a90 ))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a89  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a91  & ( (!\data_out_sel[1]~input_o  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a88 ) # (\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a90  & 
// (!\data_out_sel[0]~input_o ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a89  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a91  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a88 ))) 
// # (\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a90 )))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a90 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a88 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a89 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a91 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~32 .extended_lut = "off";
defparam \Mux5~32 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Mux5~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N30
cyclonev_lcell_comb \Mux5~33 (
// Equation(s):
// \Mux5~33_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a107  & ( \data_out_sel[0]~input_o  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a105 ) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a107  & ( 
// \data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a105 ) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a107  & ( !\data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a104 ))) # (\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a106 )) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a107  & ( !\data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a104 ))) # (\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a106 )) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a106 ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a105 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a104 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a107 ),
	.dataf(!\data_out_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~33 .extended_lut = "off";
defparam \Mux5~33 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \Mux5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N42
cyclonev_lcell_comb \Mux5~35 (
// Equation(s):
// \Mux5~35_combout  = ( \Mux5~32_combout  & ( \Mux5~33_combout  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # (\Mux5~31_combout ))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\Mux5~34_combout )))) ) ) ) # ( 
// !\Mux5~32_combout  & ( \Mux5~33_combout  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # (\Mux5~31_combout ))) # (\data_out_sel[4]~input_o  & (((\Mux5~34_combout  & \data_out_sel[5]~input_o )))) ) ) ) # ( \Mux5~32_combout  & ( 
// !\Mux5~33_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux5~31_combout  & ((!\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\Mux5~34_combout )))) ) ) ) # ( !\Mux5~32_combout  & ( !\Mux5~33_combout  & ( 
// (!\data_out_sel[4]~input_o  & (\Mux5~31_combout  & ((!\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((\Mux5~34_combout  & \data_out_sel[5]~input_o )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\Mux5~31_combout ),
	.datac(!\Mux5~34_combout ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\Mux5~32_combout ),
	.dataf(!\Mux5~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~35 .extended_lut = "off";
defparam \Mux5~35 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux5~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N24
cyclonev_lcell_comb \Mux5~38 (
// Equation(s):
// \Mux5~38_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a109  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a125  & ( ((!\data_out_sel[4]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a77 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a93 )))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a109  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a125  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a77  & ((!\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a93 )))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a109  & 
// ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a125  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a77 ))) # (\data_out_sel[4]~input_o  & (((\MEM6|mem_rtl_0|auto_generated|ram_block1a93  & 
// !\data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a109  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a125  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a77 )) 
// # (\data_out_sel[4]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a93 ))))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a77 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a93 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a109 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a125 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~38 .extended_lut = "off";
defparam \Mux5~38 .lut_mask = 64'h470047CC473347FF;
defparam \Mux5~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N0
cyclonev_lcell_comb \Mux5~39 (
// Equation(s):
// \Mux5~39_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a111  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a95 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a127 )) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a111  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a95 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a127 )) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a111  & ( !\data_out_sel[4]~input_o  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a79 ) # (\data_out_sel[5]~input_o ) ) ) ) # ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a111  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a79 ) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM6|mem_rtl_0|auto_generated|ram_block1a127 ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a95 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a79 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a111 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~39 .extended_lut = "off";
defparam \Mux5~39 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \Mux5~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N42
cyclonev_lcell_comb \Mux5~36 (
// Equation(s):
// \Mux5~36_combout  = ( \data_out_sel[5]~input_o  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a124  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a108 ) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a124  & ( (!\data_out_sel[4]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a76 ))) # (\data_out_sel[4]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a92 )) ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a124  & ( (!\data_out_sel[4]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a108 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a124  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a76 ))) # (\data_out_sel[4]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a92 )) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a92 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a76 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a108 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a124 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~36 .extended_lut = "off";
defparam \Mux5~36 .lut_mask = 64'h1D1D00CC1D1D33FF;
defparam \Mux5~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N18
cyclonev_lcell_comb \Mux5~37 (
// Equation(s):
// \Mux5~37_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a110  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a94 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a126 ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a110  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a94 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a126 ))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a110  & ( !\data_out_sel[4]~input_o  & ( (\MEM6|mem_rtl_0|auto_generated|ram_block1a78 ) # (\data_out_sel[5]~input_o ) ) ) ) # ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a110  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a78 ) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a94 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM6|mem_rtl_0|auto_generated|ram_block1a126 ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a110 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~37 .extended_lut = "off";
defparam \Mux5~37 .lut_mask = 64'h00CC33FF47474747;
defparam \Mux5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y12_N36
cyclonev_lcell_comb \Mux5~40 (
// Equation(s):
// \Mux5~40_combout  = ( \data_out_sel[1]~input_o  & ( \Mux5~37_combout  & ( (!\data_out_sel[0]~input_o ) # (\Mux5~39_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux5~37_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux5~36_combout ))) # 
// (\data_out_sel[0]~input_o  & (\Mux5~38_combout )) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux5~37_combout  & ( (\data_out_sel[0]~input_o  & \Mux5~39_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\Mux5~37_combout  & ( (!\data_out_sel[0]~input_o  & 
// ((\Mux5~36_combout ))) # (\data_out_sel[0]~input_o  & (\Mux5~38_combout )) ) ) )

	.dataa(!\Mux5~38_combout ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\Mux5~39_combout ),
	.datad(!\Mux5~36_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux5~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~40 .extended_lut = "off";
defparam \Mux5~40 .lut_mask = 64'h11DD030311DDCFCF;
defparam \Mux5~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N24
cyclonev_lcell_comb \Mux5~21 (
// Equation(s):
// \Mux5~21_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a66  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a64  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a65 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a67 ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a66  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a64  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )))) # 
// (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a65 ))) # (\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a67 )))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a66  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a64  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM6|mem_rtl_0|auto_generated|ram_block1a65 ))) # (\data_out_sel[1]~input_o  
// & (\MEM6|mem_rtl_0|auto_generated|ram_block1a67 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a66  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a64  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM6|mem_rtl_0|auto_generated|ram_block1a65 ))) # (\data_out_sel[1]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a67 )))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a65 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a66 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a64 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~21 .extended_lut = "off";
defparam \Mux5~21 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N12
cyclonev_lcell_comb \Mux5~24 (
// Equation(s):
// \Mux5~24_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a114  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a113  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a112 ))) # 
// (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a115 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a114  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a113  & ( (!\data_out_sel[0]~input_o  
// & (\MEM6|mem_rtl_0|auto_generated|ram_block1a112  & (!\data_out_sel[1]~input_o ))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a115 )))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a114  
// & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a113  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a112 ))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o  & 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a115 )))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a114  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a113  & ( (!\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a112  & 
// (!\data_out_sel[1]~input_o ))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a115 )))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a112 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a115 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a114 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a113 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~24 .extended_lut = "off";
defparam \Mux5~24 .lut_mask = 64'h40434C4F70737C7F;
defparam \Mux5~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N0
cyclonev_lcell_comb \Mux5~22 (
// Equation(s):
// \Mux5~22_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a83  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a82 )))) # 
// (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a81 ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a83  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[0]~input_o  & 
// (((!\data_out_sel[1]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a82 )))) # (\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a81  & (!\data_out_sel[1]~input_o ))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a83  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a82 )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a81 ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a83  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o  & 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a82 )))) # (\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a81  & (!\data_out_sel[1]~input_o ))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a81 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a82 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a83 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a80 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~22 .extended_lut = "off";
defparam \Mux5~22 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Mux5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N6
cyclonev_lcell_comb \Mux5~23 (
// Equation(s):
// \Mux5~23_combout  = ( \MEM6|mem_rtl_0|auto_generated|ram_block1a99  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a98 )))) # 
// (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a97 ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a99  & ( \MEM6|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[0]~input_o  & 
// (((!\data_out_sel[1]~input_o ) # (\MEM6|mem_rtl_0|auto_generated|ram_block1a98 )))) # (\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a97  & (!\data_out_sel[1]~input_o ))) ) ) ) # ( \MEM6|mem_rtl_0|auto_generated|ram_block1a99  & ( 
// !\MEM6|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o  & \MEM6|mem_rtl_0|auto_generated|ram_block1a98 )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # 
// (\MEM6|mem_rtl_0|auto_generated|ram_block1a97 ))) ) ) ) # ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a99  & ( !\MEM6|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o  & 
// \MEM6|mem_rtl_0|auto_generated|ram_block1a98 )))) # (\data_out_sel[0]~input_o  & (\MEM6|mem_rtl_0|auto_generated|ram_block1a97  & (!\data_out_sel[1]~input_o ))) ) ) )

	.dataa(!\MEM6|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM6|mem_rtl_0|auto_generated|ram_block1a98 ),
	.datae(!\MEM6|mem_rtl_0|auto_generated|ram_block1a99 ),
	.dataf(!\MEM6|mem_rtl_0|auto_generated|ram_block1a96 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~23 .extended_lut = "off";
defparam \Mux5~23 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Mux5~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N48
cyclonev_lcell_comb \Mux5~25 (
// Equation(s):
// \Mux5~25_combout  = ( \Mux5~22_combout  & ( \Mux5~23_combout  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\Mux5~21_combout ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\Mux5~24_combout )))) ) ) ) # ( 
// !\Mux5~22_combout  & ( \Mux5~23_combout  & ( (!\data_out_sel[5]~input_o  & (\Mux5~21_combout  & (!\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\Mux5~24_combout )))) ) ) ) # ( \Mux5~22_combout  & ( 
// !\Mux5~23_combout  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\Mux5~21_combout ))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \Mux5~24_combout )))) ) ) ) # ( !\Mux5~22_combout  & ( !\Mux5~23_combout  & ( 
// (!\data_out_sel[5]~input_o  & (\Mux5~21_combout  & (!\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \Mux5~24_combout )))) ) ) )

	.dataa(!\Mux5~21_combout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux5~24_combout ),
	.datae(!\Mux5~22_combout ),
	.dataf(!\Mux5~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~25 .extended_lut = "off";
defparam \Mux5~25 .lut_mask = 64'h40434C4F70737C7F;
defparam \Mux5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N48
cyclonev_lcell_comb \Mux5~41 (
// Equation(s):
// \Mux5~41_combout  = ( \data_out_sel[2]~input_o  & ( \Mux5~25_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux5~30_combout )) # (\data_out_sel[3]~input_o  & ((\Mux5~40_combout ))) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \Mux5~25_combout  & ( 
// (!\data_out_sel[3]~input_o ) # (\Mux5~35_combout ) ) ) ) # ( \data_out_sel[2]~input_o  & ( !\Mux5~25_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux5~30_combout )) # (\data_out_sel[3]~input_o  & ((\Mux5~40_combout ))) ) ) ) # ( !\data_out_sel[2]~input_o  
// & ( !\Mux5~25_combout  & ( (\Mux5~35_combout  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\Mux5~30_combout ),
	.datab(!\Mux5~35_combout ),
	.datac(!\Mux5~40_combout ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\Mux5~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~41 .extended_lut = "off";
defparam \Mux5~41 .lut_mask = 64'h0033550FFF33550F;
defparam \Mux5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y12_N0
cyclonev_lcell_comb \Mux5~68 (
// Equation(s):
// \Mux5~68_combout  = ( \Mux5~62_combout  & ( \Mux5~41_combout  & ( (!\data_out_sel[6]~input_o  & (((\Mux5~20_combout )) # (\data_out_sel[7]~input_o ))) # (\data_out_sel[6]~input_o  & ((!\data_out_sel[7]~input_o ) # ((\Mux5~67_combout )))) ) ) ) # ( 
// !\Mux5~62_combout  & ( \Mux5~41_combout  & ( (!\data_out_sel[6]~input_o  & (!\data_out_sel[7]~input_o  & ((\Mux5~20_combout )))) # (\data_out_sel[6]~input_o  & ((!\data_out_sel[7]~input_o ) # ((\Mux5~67_combout )))) ) ) ) # ( \Mux5~62_combout  & ( 
// !\Mux5~41_combout  & ( (!\data_out_sel[6]~input_o  & (((\Mux5~20_combout )) # (\data_out_sel[7]~input_o ))) # (\data_out_sel[6]~input_o  & (\data_out_sel[7]~input_o  & (\Mux5~67_combout ))) ) ) ) # ( !\Mux5~62_combout  & ( !\Mux5~41_combout  & ( 
// (!\data_out_sel[6]~input_o  & (!\data_out_sel[7]~input_o  & ((\Mux5~20_combout )))) # (\data_out_sel[6]~input_o  & (\data_out_sel[7]~input_o  & (\Mux5~67_combout ))) ) ) )

	.dataa(!\data_out_sel[6]~input_o ),
	.datab(!\data_out_sel[7]~input_o ),
	.datac(!\Mux5~67_combout ),
	.datad(!\Mux5~20_combout ),
	.datae(!\Mux5~62_combout ),
	.dataf(!\Mux5~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~68 .extended_lut = "off";
defparam \Mux5~68 .lut_mask = 64'h018923AB45CD67EF;
defparam \Mux5~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N48
cyclonev_lcell_comb \Selector0~13 (
// Equation(s):
// \Selector0~13_combout  = ( !\mem_block_sel[2]~input_o  & ( \mem_block_sel[1]~input_o  & ( (\Mux3~68_combout  & (\Selector0~1_combout  & !\mem_block_sel[3]~input_o )) ) ) ) # ( \mem_block_sel[2]~input_o  & ( !\mem_block_sel[1]~input_o  & ( 
// (\Mux5~68_combout  & (\Selector0~1_combout  & !\mem_block_sel[3]~input_o )) ) ) )

	.dataa(!\Mux3~68_combout ),
	.datab(!\Mux5~68_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\mem_block_sel[3]~input_o ),
	.datae(!\mem_block_sel[2]~input_o ),
	.dataf(!\mem_block_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~13 .extended_lut = "off";
defparam \Selector0~13 .lut_mask = 64'h0000030005000000;
defparam \Selector0~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \MEM3|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[63]~input_o ,\data_in[62]~input_o ,\data_in[61]~input_o ,\data_in[59]~input_o ,\data_in[58]~input_o ,\data_in[57]~input_o ,\data_in[55]~input_o ,\data_in[53]~input_o ,\data_in[51]~input_o ,\data_in[49]~input_o ,\data_in[47]~input_o ,\data_in[46]~input_o ,
\data_in[45]~input_o ,\data_in[43]~input_o ,\data_in[42]~input_o ,\data_in[41]~input_o ,\data_in[39]~input_o ,\data_in[37]~input_o ,\data_in[35]~input_o ,\data_in[33]~input_o ,\data_in[31]~input_o ,\data_in[30]~input_o ,\data_in[29]~input_o ,\data_in[27]~input_o ,
\data_in[26]~input_o ,\data_in[25]~input_o ,\data_in[23]~input_o ,\data_in[21]~input_o ,\data_in[19]~input_o ,\data_in[17]~input_o ,\data_in[15]~input_o ,\data_in[14]~input_o ,\data_in[13]~input_o ,\data_in[11]~input_o ,\data_in[10]~input_o ,\data_in[9]~input_o ,
\data_in[7]~input_o ,\data_in[5]~input_o ,\data_in[3]~input_o ,\data_in[1]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM3|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 40;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 150;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 200;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 40;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 150;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 200;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \Mux2~8 (
// Equation(s):
// \Mux2~8_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a30  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a62  & ( ((!\data_out_sel[5]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a26 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a58 ))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a30  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a62  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[2]~input_o  & 
// \MEM3|mem_rtl_0|auto_generated|ram_block1a26 )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[2]~input_o )) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a58 ))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a30  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a62  & ( (!\data_out_sel[5]~input_o  & (((\MEM3|mem_rtl_0|auto_generated|ram_block1a26 ) # (\data_out_sel[2]~input_o )))) # (\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a58  & 
// (!\data_out_sel[2]~input_o ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a30  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a62  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a26 ))) 
// # (\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a58 )))) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a58 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a30 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a62 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~8 .extended_lut = "off";
defparam \Mux2~8 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux2~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \MEM3|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[60]~input_o ,\data_in[56]~input_o ,\data_in[54]~input_o ,\data_in[52]~input_o ,\data_in[50]~input_o ,\data_in[48]~input_o ,\data_in[44]~input_o ,\data_in[40]~input_o ,\data_in[38]~input_o ,\data_in[36]~input_o ,\data_in[34]~input_o ,\data_in[32]~input_o ,
\data_in[28]~input_o ,\data_in[24]~input_o ,\data_in[22]~input_o ,\data_in[20]~input_o ,\data_in[18]~input_o ,\data_in[16]~input_o ,\data_in[12]~input_o ,\data_in[8]~input_o ,\data_in[6]~input_o ,\data_in[4]~input_o ,\data_in[2]~input_o ,\data_in[0]~input_o ,
\data_in[191]~input_o ,\data_in[190]~input_o ,\data_in[189]~input_o ,\data_in[188]~input_o ,\data_in[187]~input_o ,\data_in[186]~input_o ,\data_in[185]~input_o ,\data_in[184]~input_o ,\data_in[183]~input_o ,\data_in[182]~input_o ,\data_in[181]~input_o ,
\data_in[180]~input_o ,\data_in[179]~input_o ,\data_in[178]~input_o ,\data_in[177]~input_o ,\data_in[176]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM3|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 150;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 200;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 150;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 200;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N30
cyclonev_lcell_comb \Mux2~5 (
// Equation(s):
// \Mux2~5_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a38  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a6  & ( ((!\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a2 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a34 )))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a38  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[2]~input_o )) # 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a2 ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[2]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a34 )))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a38  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a2  & (!\data_out_sel[2]~input_o ))) # (\data_out_sel[5]~input_o  & (((\MEM3|mem_rtl_0|auto_generated|ram_block1a34 ) # 
// (\data_out_sel[2]~input_o )))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a38  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a2 )) # 
// (\data_out_sel[5]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a34 ))))) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a34 ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a38 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~5 .extended_lut = "off";
defparam \Mux2~5 .lut_mask = 64'h407043734C7C4F7F;
defparam \Mux2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N42
cyclonev_lcell_comb \Mux2~7 (
// Equation(s):
// \Mux2~7_combout  = ( \data_out_sel[2]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a46  & ( (\MEM3|mem_rtl_0|auto_generated|ram_block1a14 ) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM3|mem_rtl_0|auto_generated|ram_block1a46  & ( (!\data_out_sel[5]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a10 ))) # (\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a42 )) ) ) ) # ( \data_out_sel[2]~input_o  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a46  & ( (!\data_out_sel[5]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a14 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a46  & ( (!\data_out_sel[5]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a10 ))) # (\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a42 )) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a42 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a46 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~7 .extended_lut = "off";
defparam \Mux2~7 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \Mux2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N6
cyclonev_lcell_comb \Mux2~6 (
// Equation(s):
// \Mux2~6_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a22  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a54  & ( ((!\data_out_sel[5]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a18 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a50 ))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a22  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a54  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[2]~input_o  & 
// \MEM3|mem_rtl_0|auto_generated|ram_block1a18 )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[2]~input_o )) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a50 ))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a22  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a54  & ( (!\data_out_sel[5]~input_o  & (((\MEM3|mem_rtl_0|auto_generated|ram_block1a18 ) # (\data_out_sel[2]~input_o )))) # (\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a50  & 
// (!\data_out_sel[2]~input_o ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a22  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a54  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a18 ))) 
// # (\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a50 )))) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a50 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a22 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a54 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~6 .extended_lut = "off";
defparam \Mux2~6 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N24
cyclonev_lcell_comb \Mux2~9 (
// Equation(s):
// \Mux2~9_combout  = ( \data_out_sel[4]~input_o  & ( \Mux2~6_combout  & ( (!\data_out_sel[3]~input_o ) # (\Mux2~8_combout ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \Mux2~6_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux2~5_combout )) # 
// (\data_out_sel[3]~input_o  & ((\Mux2~7_combout ))) ) ) ) # ( \data_out_sel[4]~input_o  & ( !\Mux2~6_combout  & ( (\Mux2~8_combout  & \data_out_sel[3]~input_o ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\Mux2~6_combout  & ( (!\data_out_sel[3]~input_o  & 
// (\Mux2~5_combout )) # (\data_out_sel[3]~input_o  & ((\Mux2~7_combout ))) ) ) )

	.dataa(!\Mux2~8_combout ),
	.datab(!\Mux2~5_combout ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\Mux2~7_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux2~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~9 .extended_lut = "off";
defparam \Mux2~9 .lut_mask = 64'h303F0505303FF5F5;
defparam \Mux2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N36
cyclonev_lcell_comb \Mux2~16 (
// Equation(s):
// \Mux2~16_combout  = ( \data_out_sel[4]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a51  & ( (!\data_out_sel[3]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a59 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// \MEM3|mem_rtl_0|auto_generated|ram_block1a51  & ( (!\data_out_sel[3]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a35 ))) # (\data_out_sel[3]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a43 )) ) ) ) # ( \data_out_sel[4]~input_o  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a51  & ( (\data_out_sel[3]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a59 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a51  & ( (!\data_out_sel[3]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a35 ))) # (\data_out_sel[3]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a43 )) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a59 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a35 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a51 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~16 .extended_lut = "off";
defparam \Mux2~16 .lut_mask = 64'h11DD030311DDCFCF;
defparam \Mux2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N12
cyclonev_lcell_comb \Mux2~17 (
// Equation(s):
// \Mux2~17_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a7  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a23  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[4]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a15 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a31 )))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a7  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a23  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a15  & ((\data_out_sel[3]~input_o )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a31 )))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a7  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a23  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a15 ))) # (\data_out_sel[4]~input_o  & (((\MEM3|mem_rtl_0|auto_generated|ram_block1a31  & 
// \data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a7  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a23  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a15 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a31 ))))) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~17 .extended_lut = "off";
defparam \Mux2~17 .lut_mask = 64'h0047CC473347FF47;
defparam \Mux2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N0
cyclonev_lcell_comb \Mux2~15 (
// Equation(s):
// \Mux2~15_combout  = ( \data_out_sel[4]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\data_out_sel[3]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a19 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a27 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\data_out_sel[3]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a11 ) ) ) ) # ( \data_out_sel[4]~input_o  
// & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\data_out_sel[3]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a19 )) # (\data_out_sel[3]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a27 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a3  & ( (\data_out_sel[3]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a11 ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~15 .extended_lut = "off";
defparam \Mux2~15 .lut_mask = 64'h00334747CCFF4747;
defparam \Mux2~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N18
cyclonev_lcell_comb \Mux2~18 (
// Equation(s):
// \Mux2~18_combout  = ( \data_out_sel[4]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a39  & ( (!\data_out_sel[3]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a55 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a63 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a39  & ( (!\data_out_sel[3]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a47 ) ) ) ) # ( \data_out_sel[4]~input_o 
//  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a39  & ( (!\data_out_sel[3]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a55 )) # (\data_out_sel[3]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a63 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & 
// ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a39  & ( (\data_out_sel[3]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a47 ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a55 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a47 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a39 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~18 .extended_lut = "off";
defparam \Mux2~18 .lut_mask = 64'h03034477CFCF4477;
defparam \Mux2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N24
cyclonev_lcell_comb \Mux2~19 (
// Equation(s):
// \Mux2~19_combout  = ( \data_out_sel[2]~input_o  & ( \Mux2~18_combout  & ( (\data_out_sel[5]~input_o ) # (\Mux2~17_combout ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \Mux2~18_combout  & ( (!\data_out_sel[5]~input_o  & ((\Mux2~15_combout ))) # 
// (\data_out_sel[5]~input_o  & (\Mux2~16_combout )) ) ) ) # ( \data_out_sel[2]~input_o  & ( !\Mux2~18_combout  & ( (\Mux2~17_combout  & !\data_out_sel[5]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\Mux2~18_combout  & ( (!\data_out_sel[5]~input_o  & 
// ((\Mux2~15_combout ))) # (\data_out_sel[5]~input_o  & (\Mux2~16_combout )) ) ) )

	.dataa(!\Mux2~16_combout ),
	.datab(!\Mux2~17_combout ),
	.datac(!\Mux2~15_combout ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\Mux2~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~19 .extended_lut = "off";
defparam \Mux2~19 .lut_mask = 64'h0F5533000F5533FF;
defparam \Mux2~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N0
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \data_out_sel[4]~input_o  & ( \data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a48  ) ) ) # ( !\data_out_sel[4]~input_o  & ( \data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a32  ) ) ) # ( 
// \data_out_sel[4]~input_o  & ( !\data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a16  ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a32 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a48 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h00FF333355550F0F;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N12
cyclonev_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a8  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a40 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a56 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a8  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a40 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a56 ))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a8  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a24 ) ) ) ) # ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a8  & ( !\data_out_sel[5]~input_o  & ( (\MEM3|mem_rtl_0|auto_generated|ram_block1a24  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a40 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a56 ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a8 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~2 .extended_lut = "off";
defparam \Mux2~2 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N36
cyclonev_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = ( \data_out_sel[4]~input_o  & ( \data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a52  ) ) ) # ( !\data_out_sel[4]~input_o  & ( \data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a36  ) ) ) # ( 
// \data_out_sel[4]~input_o  & ( !\data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a20  ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a4  ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a36 ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a52 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~1 .extended_lut = "off";
defparam \Mux2~1 .lut_mask = 64'h00FF555533330F0F;
defparam \Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N18
cyclonev_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a28  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a44 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a60 )) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a28  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a44 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a60 )) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a28  & ( !\data_out_sel[5]~input_o  & ( (\data_out_sel[4]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a12 ) ) ) ) # ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a28  & ( !\data_out_sel[5]~input_o  & ( (\MEM3|mem_rtl_0|auto_generated|ram_block1a12  & !\data_out_sel[4]~input_o ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a60 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a44 ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a28 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~3 .extended_lut = "off";
defparam \Mux2~3 .lut_mask = 64'h4444777703CF03CF;
defparam \Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N54
cyclonev_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = ( \Mux2~1_combout  & ( \Mux2~3_combout  & ( ((!\data_out_sel[3]~input_o  & (\Mux2~0_combout )) # (\data_out_sel[3]~input_o  & ((\Mux2~2_combout )))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\Mux2~1_combout  & ( \Mux2~3_combout  & ( 
// (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux2~0_combout )) # (\data_out_sel[3]~input_o  & ((\Mux2~2_combout ))))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o )))) ) ) ) # ( \Mux2~1_combout  & ( !\Mux2~3_combout  & ( 
// (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux2~0_combout )) # (\data_out_sel[3]~input_o  & ((\Mux2~2_combout ))))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )))) ) ) ) # ( !\Mux2~1_combout  & ( !\Mux2~3_combout  & ( 
// (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux2~0_combout )) # (\data_out_sel[3]~input_o  & ((\Mux2~2_combout ))))) ) ) )

	.dataa(!\Mux2~0_combout ),
	.datab(!\Mux2~2_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\Mux2~1_combout ),
	.dataf(!\Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~4 .extended_lut = "off";
defparam \Mux2~4 .lut_mask = 64'h50305F30503F5F3F;
defparam \Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N18
cyclonev_lcell_comb \Mux2~13 (
// Equation(s):
// \Mux2~13_combout  = ( \data_out_sel[4]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a29 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a61 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\data_out_sel[5]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a45 ) ) ) ) # ( \data_out_sel[4]~input_o 
//  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a29 )) # (\data_out_sel[5]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a61 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & 
// ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a13  & ( (\data_out_sel[5]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a45 ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a45 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a61 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~13 .extended_lut = "off";
defparam \Mux2~13 .lut_mask = 64'h03034477CFCF4477;
defparam \Mux2~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N42
cyclonev_lcell_comb \Mux2~12 (
// Equation(s):
// \Mux2~12_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a41  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a25 )) # 
// (\data_out_sel[5]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a57 )))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a41  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )))) 
// # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a25 )) # (\data_out_sel[5]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a57 ))))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a41  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a25 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a57 ))))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a41  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a9  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a25 )) # (\data_out_sel[5]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a57 ))))) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a57 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a41 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~12 .extended_lut = "off";
defparam \Mux2~12 .lut_mask = 64'h050305F3F503F5F3;
defparam \Mux2~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N6
cyclonev_lcell_comb \Mux2~11 (
// Equation(s):
// \Mux2~11_combout  = ( \data_out_sel[4]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a21  & ( (!\data_out_sel[5]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a53 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// \MEM3|mem_rtl_0|auto_generated|ram_block1a21  & ( (!\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a5 )) # (\data_out_sel[5]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a37 ))) ) ) ) # ( \data_out_sel[4]~input_o  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a21  & ( (\data_out_sel[5]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a53 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a21  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a5 )) # (\data_out_sel[5]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a37 ))) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a37 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a53 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~11 .extended_lut = "off";
defparam \Mux2~11 .lut_mask = 64'h474700334747CCFF;
defparam \Mux2~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N30
cyclonev_lcell_comb \Mux2~10 (
// Equation(s):
// \Mux2~10_combout  = ( \data_out_sel[4]~input_o  & ( \data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a49  ) ) ) # ( !\data_out_sel[4]~input_o  & ( \data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a33  ) ) ) # ( 
// \data_out_sel[4]~input_o  & ( !\data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a17  ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a49 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a33 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~10 .extended_lut = "off";
defparam \Mux2~10 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux2~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N24
cyclonev_lcell_comb \Mux2~14 (
// Equation(s):
// \Mux2~14_combout  = ( \data_out_sel[3]~input_o  & ( \Mux2~10_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux2~12_combout ))) # (\data_out_sel[2]~input_o  & (\Mux2~13_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux2~10_combout  & ( 
// (!\data_out_sel[2]~input_o ) # (\Mux2~11_combout ) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux2~10_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux2~12_combout ))) # (\data_out_sel[2]~input_o  & (\Mux2~13_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  
// & ( !\Mux2~10_combout  & ( (\data_out_sel[2]~input_o  & \Mux2~11_combout ) ) ) )

	.dataa(!\Mux2~13_combout ),
	.datab(!\Mux2~12_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux2~11_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~14 .extended_lut = "off";
defparam \Mux2~14 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux2~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N0
cyclonev_lcell_comb \Mux2~20 (
// Equation(s):
// \Mux2~20_combout  = ( \Mux2~4_combout  & ( \Mux2~14_combout  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & (\Mux2~9_combout )) # (\data_out_sel[0]~input_o  & ((\Mux2~19_combout )))) ) ) ) # ( !\Mux2~4_combout  & ( \Mux2~14_combout  & ( 
// (!\data_out_sel[0]~input_o  & (\Mux2~9_combout  & ((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\Mux2~19_combout )))) ) ) ) # ( \Mux2~4_combout  & ( !\Mux2~14_combout  & ( (!\data_out_sel[0]~input_o  & 
// (((!\data_out_sel[1]~input_o )) # (\Mux2~9_combout ))) # (\data_out_sel[0]~input_o  & (((\Mux2~19_combout  & \data_out_sel[1]~input_o )))) ) ) ) # ( !\Mux2~4_combout  & ( !\Mux2~14_combout  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\Mux2~9_combout )) # (\data_out_sel[0]~input_o  & ((\Mux2~19_combout ))))) ) ) )

	.dataa(!\Mux2~9_combout ),
	.datab(!\Mux2~19_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\Mux2~4_combout ),
	.dataf(!\Mux2~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~20 .extended_lut = "off";
defparam \Mux2~20 .lut_mask = 64'h0053F0530F53FF53;
defparam \Mux2~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \MEM3|mem_rtl_0|auto_generated|ram_block1a144 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[189]~input_o ,\data_in[188]~input_o ,\data_in[185]~input_o ,\data_in[184]~input_o ,\data_in[181]~input_o ,\data_in[180]~input_o ,\data_in[177]~input_o ,\data_in[176]~input_o ,\data_in[175]~input_o ,\data_in[174]~input_o ,\data_in[173]~input_o ,
\data_in[172]~input_o ,\data_in[171]~input_o ,\data_in[170]~input_o ,\data_in[169]~input_o ,\data_in[168]~input_o ,\data_in[167]~input_o ,\data_in[166]~input_o ,\data_in[165]~input_o ,\data_in[164]~input_o ,\data_in[163]~input_o ,\data_in[162]~input_o ,
\data_in[161]~input_o ,\data_in[160]~input_o ,\data_in[159]~input_o ,\data_in[158]~input_o ,\data_in[157]~input_o ,\data_in[156]~input_o ,\data_in[155]~input_o ,\data_in[154]~input_o ,\data_in[153]~input_o ,\data_in[152]~input_o ,\data_in[151]~input_o ,
\data_in[150]~input_o ,\data_in[149]~input_o ,\data_in[148]~input_o ,\data_in[147]~input_o ,\data_in[146]~input_o ,\data_in[145]~input_o ,\data_in[144]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM3|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .logical_ram_name = "single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "old";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_a_address_width = 8;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_a_data_width = 40;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_a_first_bit_number = 144;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_a_last_address = 255;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 150;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_width = 200;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_b_address_clock = "clock0";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_b_address_width = 8;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_b_data_width = 40;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_b_first_bit_number = 144;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_b_last_address = 255;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 150;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_width = 200;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock0";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a144 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N36
cyclonev_lcell_comb \Mux2~49 (
// Equation(s):
// \Mux2~49_combout  = ( \data_out_sel[3]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a149  & ( (!\data_out_sel[2]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a153 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a157 )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a149  & ( (\MEM3|mem_rtl_0|auto_generated|ram_block1a145 ) # (\data_out_sel[2]~input_o ) ) ) ) # ( \data_out_sel[3]~input_o 
//  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a149  & ( (!\data_out_sel[2]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a153 ))) # (\data_out_sel[2]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a157 )) ) ) ) # ( !\data_out_sel[3]~input_o 
//  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a149  & ( (!\data_out_sel[2]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a145 ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a157 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a153 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a145 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a149 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~49 .extended_lut = "off";
defparam \Mux2~49 .lut_mask = 64'h00F035350FFF3535;
defparam \Mux2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N15
cyclonev_lcell_comb \Mux2~50 (
// Equation(s):
// \Mux2~50_combout  = ( \data_out_sel[3]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a151  & ( (!\data_out_sel[2]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a155 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a159 )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a151  & ( (\MEM3|mem_rtl_0|auto_generated|ram_block1a147 ) # (\data_out_sel[2]~input_o ) ) ) ) # ( \data_out_sel[3]~input_o 
//  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a151  & ( (!\data_out_sel[2]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a155 ))) # (\data_out_sel[2]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a159 )) ) ) ) # ( !\data_out_sel[3]~input_o 
//  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a151  & ( (!\data_out_sel[2]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a147 ) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a159 ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a155 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a147 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a151 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~50 .extended_lut = "off";
defparam \Mux2~50 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \Mux2~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N0
cyclonev_lcell_comb \Mux2~48 (
// Equation(s):
// \Mux2~48_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a154  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a146  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[3]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a150 ))) # 
// (\data_out_sel[3]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a158 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a154  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a146  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o ) # 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a150 )))) # (\data_out_sel[3]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a158  & (\data_out_sel[2]~input_o ))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a154  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a146  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a150 )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )) # 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a158 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a154  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a146  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a150 ))) # (\data_out_sel[3]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a158 )))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a158 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a150 ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a154 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a146 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~48 .extended_lut = "off";
defparam \Mux2~48 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \Mux2~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N24
cyclonev_lcell_comb \Mux2~47 (
// Equation(s):
// \Mux2~47_combout  = ( \data_out_sel[3]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( (!\data_out_sel[2]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a152 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a156 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( (!\data_out_sel[2]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a148 ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( (!\data_out_sel[2]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a152 )) # (\data_out_sel[2]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a156 
// ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( (\data_out_sel[2]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a148 ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a152 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a156 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a148 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a144~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~47 .extended_lut = "off";
defparam \Mux2~47 .lut_mask = 64'h000F5353F0FF5353;
defparam \Mux2~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N48
cyclonev_lcell_comb \Mux2~51 (
// Equation(s):
// \Mux2~51_combout  = ( \Mux2~48_combout  & ( \Mux2~47_combout  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & (\Mux2~49_combout )) # (\data_out_sel[1]~input_o  & ((\Mux2~50_combout )))) ) ) ) # ( !\Mux2~48_combout  & ( \Mux2~47_combout  
// & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & (\Mux2~49_combout )) # (\data_out_sel[1]~input_o  & ((\Mux2~50_combout ))))) ) ) ) # ( \Mux2~48_combout  & ( 
// !\Mux2~47_combout  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & (\Mux2~49_combout )) # (\data_out_sel[1]~input_o  & ((\Mux2~50_combout ))))) ) ) ) # ( !\Mux2~48_combout  & 
// ( !\Mux2~47_combout  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & (\Mux2~49_combout )) # (\data_out_sel[1]~input_o  & ((\Mux2~50_combout ))))) ) ) )

	.dataa(!\Mux2~49_combout ),
	.datab(!\Mux2~50_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\Mux2~48_combout ),
	.dataf(!\Mux2~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~51 .extended_lut = "off";
defparam \Mux2~51 .lut_mask = 64'h050305F3F503F5F3;
defparam \Mux2~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N0
cyclonev_lcell_comb \Mux2~53 (
// Equation(s):
// \Mux2~53_combout  = ( \data_out_sel[1]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a161  & ( (!\data_out_sel[2]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a163 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a167 )) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a161  & ( (!\data_out_sel[2]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a165 ) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a161  & ( (!\data_out_sel[2]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a163 ))) # (\data_out_sel[2]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a167 )) ) ) ) # ( 
// !\data_out_sel[1]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a161  & ( (\MEM3|mem_rtl_0|auto_generated|ram_block1a165  & \data_out_sel[2]~input_o ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a167 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a165 ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a163 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a161 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~53 .extended_lut = "off";
defparam \Mux2~53 .lut_mask = 64'h00330F55FF330F55;
defparam \Mux2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N12
cyclonev_lcell_comb \Mux2~55 (
// Equation(s):
// \Mux2~55_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a173  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[2]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a171 )) # 
// (\data_out_sel[2]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a175 )))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a173  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[1]~input_o  & (!\data_out_sel[2]~input_o )) 
// # (\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a171 )) # (\data_out_sel[2]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a175 ))))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a173  & 
// ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[1]~input_o  & (\data_out_sel[2]~input_o )) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a171 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a175 ))))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a173  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a169  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a171 )) # (\data_out_sel[2]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a175 ))))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a171 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a175 ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a173 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a169 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~55 .extended_lut = "off";
defparam \Mux2~55 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux2~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N36
cyclonev_lcell_comb \Mux2~54 (
// Equation(s):
// \Mux2~54_combout  = ( \data_out_sel[1]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a168  & ( (!\data_out_sel[2]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a170 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a174 )) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a168  & ( (!\data_out_sel[2]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a172 ) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a168  & ( (!\data_out_sel[2]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a170 ))) # (\data_out_sel[2]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a174 )) ) ) ) # ( 
// !\data_out_sel[1]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a168  & ( (\MEM3|mem_rtl_0|auto_generated|ram_block1a172  & \data_out_sel[2]~input_o ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a174 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a170 ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a172 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a168 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~54 .extended_lut = "off";
defparam \Mux2~54 .lut_mask = 64'h000F3355FF0F3355;
defparam \Mux2~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N24
cyclonev_lcell_comb \Mux2~52 (
// Equation(s):
// \Mux2~52_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a166  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a162  & ( ((!\data_out_sel[2]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a160 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a164 ))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a166  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a162  & ( (!\data_out_sel[2]~input_o  & 
// (((\MEM3|mem_rtl_0|auto_generated|ram_block1a160 ) # (\data_out_sel[1]~input_o )))) # (\data_out_sel[2]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a164  & (!\data_out_sel[1]~input_o ))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a166  & 
// ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a162  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a160 )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )) # 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a164 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a166  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a162  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a160 ))) # (\data_out_sel[2]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a164 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a164 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a160 ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a166 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a162 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~52 .extended_lut = "off";
defparam \Mux2~52 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux2~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N48
cyclonev_lcell_comb \Mux2~56 (
// Equation(s):
// \Mux2~56_combout  = ( \Mux2~54_combout  & ( \Mux2~52_combout  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[3]~input_o  & (\Mux2~53_combout )) # (\data_out_sel[3]~input_o  & ((\Mux2~55_combout )))) ) ) ) # ( !\Mux2~54_combout  & ( \Mux2~52_combout  
// & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux2~53_combout )) # (\data_out_sel[3]~input_o  & ((\Mux2~55_combout ))))) ) ) ) # ( \Mux2~54_combout  & ( 
// !\Mux2~52_combout  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux2~53_combout )) # (\data_out_sel[3]~input_o  & ((\Mux2~55_combout ))))) ) ) ) # ( !\Mux2~54_combout  & 
// ( !\Mux2~52_combout  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux2~53_combout )) # (\data_out_sel[3]~input_o  & ((\Mux2~55_combout ))))) ) ) )

	.dataa(!\Mux2~53_combout ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\Mux2~55_combout ),
	.datae(!\Mux2~54_combout ),
	.dataf(!\Mux2~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~56 .extended_lut = "off";
defparam \Mux2~56 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux2~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N6
cyclonev_lcell_comb \Mux2~60 (
// Equation(s):
// \Mux2~60_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a182  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a191  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a183 ))) # 
// (\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a190 )))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a182  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a191  & ( (!\data_out_sel[3]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a183  & ((\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a190 )))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a182  & 
// ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a191  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a183 ))) # (\data_out_sel[3]~input_o  & (((\MEM3|mem_rtl_0|auto_generated|ram_block1a190  & 
// !\data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a182  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a191  & ( (!\data_out_sel[3]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a183  & ((\data_out_sel[0]~input_o 
// )))) # (\data_out_sel[3]~input_o  & (((\MEM3|mem_rtl_0|auto_generated|ram_block1a190  & !\data_out_sel[0]~input_o )))) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a183 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a190 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a182 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a191 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~60 .extended_lut = "off";
defparam \Mux2~60 .lut_mask = 64'h0350F350035FF35F;
defparam \Mux2~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N0
cyclonev_lcell_comb \Mux2~58 (
// Equation(s):
// \Mux2~58_combout  = ( \data_out_sel[3]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[0]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a188 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a189 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[0]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a181 ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[0]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a188 )) # (\data_out_sel[0]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a189 ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a180  & ( (\MEM3|mem_rtl_0|auto_generated|ram_block1a181  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a181 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a188 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a189 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a180 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~58 .extended_lut = "off";
defparam \Mux2~58 .lut_mask = 64'h0505303FF5F5303F;
defparam \Mux2~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N33
cyclonev_lcell_comb \Mux2~57 (
// Equation(s):
// \Mux2~57_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a184  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a176  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[3]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a177 ))) # 
// (\data_out_sel[3]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a185 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a184  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a176  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o ) # 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a177 )))) # (\data_out_sel[3]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a185  & (\data_out_sel[0]~input_o ))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a184  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a176  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a177 )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )) # 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a185 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a184  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a176  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a177 ))) # (\data_out_sel[3]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a185 )))) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a185 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a177 ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a184 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a176 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~57 .extended_lut = "off";
defparam \Mux2~57 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N42
cyclonev_lcell_comb \Mux2~59 (
// Equation(s):
// \Mux2~59_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a187  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a178~portbdataout  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a186 )))) # 
// (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a179 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a187  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a178~portbdataout  & ( 
// (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a186 )))) # (\data_out_sel[0]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a179  & (!\data_out_sel[3]~input_o ))) ) ) ) # ( 
// \MEM3|mem_rtl_0|auto_generated|ram_block1a187  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a178~portbdataout  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a186 )))) # (\data_out_sel[0]~input_o 
//  & (((\data_out_sel[3]~input_o )) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a179 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a187  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a178~portbdataout  & ( (!\data_out_sel[0]~input_o  & 
// (((\data_out_sel[3]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a186 )))) # (\data_out_sel[0]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a179  & (!\data_out_sel[3]~input_o ))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a179 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a186 ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a187 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a178~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~59 .extended_lut = "off";
defparam \Mux2~59 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux2~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N12
cyclonev_lcell_comb \Mux2~61 (
// Equation(s):
// \Mux2~61_combout  = ( \Mux2~57_combout  & ( \Mux2~59_combout  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\Mux2~58_combout ))) # (\data_out_sel[1]~input_o  & (\Mux2~60_combout ))) ) ) ) # ( !\Mux2~57_combout  & ( \Mux2~59_combout  
// & ( (!\data_out_sel[1]~input_o  & (((\Mux2~58_combout  & \data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o )) # (\Mux2~60_combout ))) ) ) ) # ( \Mux2~57_combout  & ( !\Mux2~59_combout  & ( (!\data_out_sel[1]~input_o 
//  & (((!\data_out_sel[2]~input_o ) # (\Mux2~58_combout )))) # (\data_out_sel[1]~input_o  & (\Mux2~60_combout  & ((\data_out_sel[2]~input_o )))) ) ) ) # ( !\Mux2~57_combout  & ( !\Mux2~59_combout  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o 
//  & ((\Mux2~58_combout ))) # (\data_out_sel[1]~input_o  & (\Mux2~60_combout )))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\Mux2~60_combout ),
	.datac(!\Mux2~58_combout ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\Mux2~57_combout ),
	.dataf(!\Mux2~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~61 .extended_lut = "off";
defparam \Mux2~61 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Mux2~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \MEM3|mem_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[143]~input_o ,\data_in[142]~input_o ,\data_in[141]~input_o ,\data_in[140]~input_o ,\data_in[139]~input_o ,\data_in[138]~input_o ,\data_in[137]~input_o ,\data_in[136]~input_o ,\data_in[135]~input_o ,\data_in[134]~input_o ,\data_in[133]~input_o ,
\data_in[132]~input_o ,\data_in[131]~input_o ,\data_in[130]~input_o ,\data_in[129]~input_o ,\data_in[128]~input_o ,\data_in[127]~input_o ,\data_in[126]~input_o ,\data_in[125]~input_o ,\data_in[124]~input_o ,\data_in[123]~input_o ,\data_in[122]~input_o ,
\data_in[121]~input_o ,\data_in[120]~input_o ,\data_in[111]~input_o ,\data_in[110]~input_o ,\data_in[109]~input_o ,\data_in[108]~input_o ,\data_in[107]~input_o ,\data_in[106]~input_o ,\data_in[105]~input_o ,\data_in[104]~input_o ,\data_in[95]~input_o ,
\data_in[94]~input_o ,\data_in[93]~input_o ,\data_in[92]~input_o ,\data_in[79]~input_o ,\data_in[78]~input_o ,\data_in[77]~input_o ,\data_in[76]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM3|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 8;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 40;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 76;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 255;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 150;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 200;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 8;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 40;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 76;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 255;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 150;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 200;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \Mux2~42 (
// Equation(s):
// \Mux2~42_combout  = ( \data_out_sel[2]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a128  & ( (!\data_out_sel[3]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a132 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a140 )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a128  & ( (!\data_out_sel[3]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a136 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a128  & ( (!\data_out_sel[3]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a132 ))) # (\data_out_sel[3]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a140 )) ) ) ) # ( 
// !\data_out_sel[2]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a128  & ( (\MEM3|mem_rtl_0|auto_generated|ram_block1a136  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a136 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a140 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a132 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a128 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~42 .extended_lut = "off";
defparam \Mux2~42 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Mux2~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N42
cyclonev_lcell_comb \Mux2~45 (
// Equation(s):
// \Mux2~45_combout  = ( \data_out_sel[2]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[3]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a135 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a143 )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[3]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a139 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[3]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a135 ))) # (\data_out_sel[3]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a143 )) ) ) ) # ( 
// !\data_out_sel[2]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a131  & ( (\MEM3|mem_rtl_0|auto_generated|ram_block1a139  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a139 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a143 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a135 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a131 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~45 .extended_lut = "off";
defparam \Mux2~45 .lut_mask = 64'h050503F3F5F503F3;
defparam \Mux2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N6
cyclonev_lcell_comb \Mux2~44 (
// Equation(s):
// \Mux2~44_combout  = ( \data_out_sel[3]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a137  & ( (!\data_out_sel[2]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a141 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// \MEM3|mem_rtl_0|auto_generated|ram_block1a137  & ( (!\data_out_sel[2]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a129 ))) # (\data_out_sel[2]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a133 )) ) ) ) # ( \data_out_sel[3]~input_o  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a137  & ( (\data_out_sel[2]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a141 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a137  & ( (!\data_out_sel[2]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a129 ))) # (\data_out_sel[2]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a133 )) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a141 ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a129 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a137 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~44 .extended_lut = "off";
defparam \Mux2~44 .lut_mask = 64'h05AF111105AFBBBB;
defparam \Mux2~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N30
cyclonev_lcell_comb \Mux2~43 (
// Equation(s):
// \Mux2~43_combout  = ( \data_out_sel[3]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a134  & ( (!\data_out_sel[2]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a138 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a142 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a134  & ( (\MEM3|mem_rtl_0|auto_generated|ram_block1a130 ) # (\data_out_sel[2]~input_o ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a134  & ( (!\data_out_sel[2]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a138 )) # (\data_out_sel[2]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a142 ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a134  & ( (!\data_out_sel[2]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a130 ) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a138 ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a142 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a130 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~43 .extended_lut = "off";
defparam \Mux2~43 .lut_mask = 64'h00AA272755FF2727;
defparam \Mux2~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N18
cyclonev_lcell_comb \Mux2~46 (
// Equation(s):
// \Mux2~46_combout  = ( \data_out_sel[1]~input_o  & ( \Mux2~43_combout  & ( (!\data_out_sel[0]~input_o ) # (\Mux2~45_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux2~43_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux2~42_combout )) # 
// (\data_out_sel[0]~input_o  & ((\Mux2~44_combout ))) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux2~43_combout  & ( (\Mux2~45_combout  & \data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\Mux2~43_combout  & ( (!\data_out_sel[0]~input_o  
// & (\Mux2~42_combout )) # (\data_out_sel[0]~input_o  & ((\Mux2~44_combout ))) ) ) )

	.dataa(!\Mux2~42_combout ),
	.datab(!\Mux2~45_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux2~44_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux2~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~46 .extended_lut = "off";
defparam \Mux2~46 .lut_mask = 64'h505F0303505FF3F3;
defparam \Mux2~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y7_N54
cyclonev_lcell_comb \Mux2~62 (
// Equation(s):
// \Mux2~62_combout  = ( \Mux2~61_combout  & ( \Mux2~46_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\Mux2~51_combout ))) # (\data_out_sel[5]~input_o  & (((\Mux2~56_combout ) # (\data_out_sel[4]~input_o )))) ) ) ) # ( 
// !\Mux2~61_combout  & ( \Mux2~46_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\Mux2~51_combout ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & \Mux2~56_combout )))) ) ) ) # ( \Mux2~61_combout  & ( 
// !\Mux2~46_combout  & ( (!\data_out_sel[5]~input_o  & (\Mux2~51_combout  & (\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((\Mux2~56_combout ) # (\data_out_sel[4]~input_o )))) ) ) ) # ( !\Mux2~61_combout  & ( !\Mux2~46_combout  & ( 
// (!\data_out_sel[5]~input_o  & (\Mux2~51_combout  & (\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & \Mux2~56_combout )))) ) ) )

	.dataa(!\Mux2~51_combout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux2~56_combout ),
	.datae(!\Mux2~61_combout ),
	.dataf(!\Mux2~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~62 .extended_lut = "off";
defparam \Mux2~62 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux2~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N6
cyclonev_lcell_comb \Mux2~69 (
// Equation(s):
// \Mux2~69_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a192~portbdataout )) # (\data_out_sel[0]~input_o  & 
// (((\MEM3|mem_rtl_0|auto_generated|ram_block1a193 )))))) # (\data_out_sel[2]~input_o  & (\data_out_sel[0]~input_o )) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a194 )) # (\data_out_sel[0]~input_o  & (((\MEM3|mem_rtl_0|auto_generated|ram_block1a195 )))))) # (\data_out_sel[2]~input_o  & (\data_out_sel[0]~input_o )) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a193 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a195 ),
	.datag(!\MEM3|mem_rtl_0|auto_generated|ram_block1a192~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~69 .extended_lut = "on";
defparam \Mux2~69 .lut_mask = 64'h193B1919193B3B3B;
defparam \Mux2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y19_N0
cyclonev_lcell_comb \Mux2~63 (
// Equation(s):
// \Mux2~63_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((((\Mux2~69_combout ))))) # (\data_out_sel[2]~input_o  & (((!\Mux2~69_combout  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a196 )) # (\Mux2~69_combout  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a197 )))))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((((\Mux2~69_combout ))))) # (\data_out_sel[2]~input_o  & (((!\Mux2~69_combout  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a198 
// ))) # (\Mux2~69_combout  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a199 ))))) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a199 ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a197 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux2~69_combout ),
	.datag(!\MEM3|mem_rtl_0|auto_generated|ram_block1a196 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~63 .extended_lut = "on";
defparam \Mux2~63 .lut_mask = 64'h05050505AAFFBBBB;
defparam \Mux2~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N6
cyclonev_lcell_comb \Mux2~67 (
// Equation(s):
// \Mux2~67_combout  = (!\data_out_sel[3]~input_o  & (!\data_out_sel[5]~input_o  & (\Mux2~63_combout  & !\data_out_sel[4]~input_o )))

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\Mux2~63_combout ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~67 .extended_lut = "off";
defparam \Mux2~67 .lut_mask = 64'h0800080008000800;
defparam \Mux2~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \MEM3|mem_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[119]~input_o ,\data_in[118]~input_o ,\data_in[117]~input_o ,\data_in[116]~input_o ,\data_in[115]~input_o ,\data_in[114]~input_o ,\data_in[113]~input_o ,\data_in[112]~input_o ,\data_in[103]~input_o ,\data_in[102]~input_o ,\data_in[101]~input_o ,
\data_in[100]~input_o ,\data_in[99]~input_o ,\data_in[98]~input_o ,\data_in[97]~input_o ,\data_in[96]~input_o ,\data_in[91]~input_o ,\data_in[90]~input_o ,\data_in[89]~input_o ,\data_in[88]~input_o ,\data_in[87]~input_o ,\data_in[86]~input_o ,\data_in[85]~input_o ,
\data_in[84]~input_o ,\data_in[83]~input_o ,\data_in[82]~input_o ,\data_in[81]~input_o ,\data_in[80]~input_o ,\data_in[75]~input_o ,\data_in[74]~input_o ,\data_in[73]~input_o ,\data_in[72]~input_o ,\data_in[71]~input_o ,\data_in[70]~input_o ,\data_in[69]~input_o ,
\data_in[68]~input_o ,\data_in[67]~input_o ,\data_in[66]~input_o ,\data_in[65]~input_o ,\data_in[64]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM3|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "single_clk_ram:MEM3|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 8;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 40;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 64;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 255;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 150;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 200;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 8;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 40;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 64;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 255;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 150;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 200;
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \MEM3|mem_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N24
cyclonev_lcell_comb \Mux2~29 (
// Equation(s):
// \Mux2~29_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a117  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a118 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a119 )))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a117  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o 
// )) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a118 ))) # (\data_out_sel[0]~input_o  & (((\MEM3|mem_rtl_0|auto_generated|ram_block1a119  & \data_out_sel[1]~input_o )))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a117  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[0]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a118  & ((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a119 )))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a117  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a116  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a118 )) # (\data_out_sel[0]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a119 ))))) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a118 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a119 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a117 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a116 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~29 .extended_lut = "off";
defparam \Mux2~29 .lut_mask = 64'h00530F53F053FF53;
defparam \Mux2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \Mux2~28 (
// Equation(s):
// \Mux2~28_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a102  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a101 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a103 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a102  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o 
// )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a101 ))) # (\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a103 )))) ) ) ) # ( 
// \MEM3|mem_rtl_0|auto_generated|ram_block1a102  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a101 ))) # (\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a103 )))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a102  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a100  & ( 
// (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a101 ))) # (\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a103 )))) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a103 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a101 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a102 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a100 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~28 .extended_lut = "off";
defparam \Mux2~28 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux2~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N42
cyclonev_lcell_comb \Mux2~27 (
// Equation(s):
// \Mux2~27_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a86  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a85 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a87 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a86  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[0]~input_o  & (!\data_out_sel[1]~input_o )) # 
// (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a85 ))) # (\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a87 )))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a86  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[0]~input_o  & (\data_out_sel[1]~input_o )) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a85 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a87 )))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a86  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a84  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a85 ))) # (\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a87 )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a87 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a85 ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a86 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~27 .extended_lut = "off";
defparam \Mux2~27 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux2~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N6
cyclonev_lcell_comb \Mux2~26 (
// Equation(s):
// \Mux2~26_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a69  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a68  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a70 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a71 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a69  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a68  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o ) # 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a70 )))) # (\data_out_sel[0]~input_o  & (\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a71 ))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a69  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a68  & ( (!\data_out_sel[0]~input_o  & (\data_out_sel[1]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a70 )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o ) # 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a71 )))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a69  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a68  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a70 ))) # (\data_out_sel[0]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a71 )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a71 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a70 ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a69 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a68 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~26 .extended_lut = "off";
defparam \Mux2~26 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux2~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \Mux2~30 (
// Equation(s):
// \Mux2~30_combout  = ( \data_out_sel[4]~input_o  & ( \Mux2~26_combout  & ( (!\data_out_sel[5]~input_o  & ((\Mux2~27_combout ))) # (\data_out_sel[5]~input_o  & (\Mux2~29_combout )) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \Mux2~26_combout  & ( 
// (!\data_out_sel[5]~input_o ) # (\Mux2~28_combout ) ) ) ) # ( \data_out_sel[4]~input_o  & ( !\Mux2~26_combout  & ( (!\data_out_sel[5]~input_o  & ((\Mux2~27_combout ))) # (\data_out_sel[5]~input_o  & (\Mux2~29_combout )) ) ) ) # ( !\data_out_sel[4]~input_o  
// & ( !\Mux2~26_combout  & ( (\data_out_sel[5]~input_o  & \Mux2~28_combout ) ) ) )

	.dataa(!\Mux2~29_combout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\Mux2~28_combout ),
	.datad(!\Mux2~27_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux2~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~30 .extended_lut = "off";
defparam \Mux2~30 .lut_mask = 64'h030311DDCFCF11DD;
defparam \Mux2~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N6
cyclonev_lcell_comb \Mux2~22 (
// Equation(s):
// \Mux2~22_combout  = ( \data_out_sel[0]~input_o  & ( \data_out_sel[1]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a83  ) ) ) # ( !\data_out_sel[0]~input_o  & ( \data_out_sel[1]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a82  ) ) ) # ( 
// \data_out_sel[0]~input_o  & ( !\data_out_sel[1]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a81  ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\data_out_sel[1]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a80  ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a83 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a82 ),
	.datac(!\MEM3|mem_rtl_0|auto_generated|ram_block1a81 ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a80 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~22 .extended_lut = "off";
defparam \Mux2~22 .lut_mask = 64'h00FF0F0F33335555;
defparam \Mux2~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N18
cyclonev_lcell_comb \Mux2~24 (
// Equation(s):
// \Mux2~24_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a113  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a114  & ( (!\data_out_sel[0]~input_o  & (((\MEM3|mem_rtl_0|auto_generated|ram_block1a112 ) # (\data_out_sel[1]~input_o )))) # 
// (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a115 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a113  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a114  & ( (!\data_out_sel[0]~input_o  
// & (((\MEM3|mem_rtl_0|auto_generated|ram_block1a112 ) # (\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a115  & (\data_out_sel[1]~input_o ))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a113  & 
// ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a114  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a112 )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a115 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a113  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a114  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o  & 
// \MEM3|mem_rtl_0|auto_generated|ram_block1a112 )))) # (\data_out_sel[0]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a115  & (\data_out_sel[1]~input_o ))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a115 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a112 ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a113 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a114 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~24 .extended_lut = "off";
defparam \Mux2~24 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Mux2~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N42
cyclonev_lcell_comb \Mux2~23 (
// Equation(s):
// \Mux2~23_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a96  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a97  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a98 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a99 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a96  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a97  & ( (!\data_out_sel[0]~input_o  & 
// (((\MEM3|mem_rtl_0|auto_generated|ram_block1a98  & \data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a99 ))) ) ) ) # ( \MEM3|mem_rtl_0|auto_generated|ram_block1a96  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a97  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a98 )))) # (\data_out_sel[0]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a99  & 
// ((\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a96  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a97  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a98 ))) 
// # (\data_out_sel[0]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a99 )))) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a99 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a98 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a96 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~23 .extended_lut = "off";
defparam \Mux2~23 .lut_mask = 64'h0035F0350F35FF35;
defparam \Mux2~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N30
cyclonev_lcell_comb \Mux2~21 (
// Equation(s):
// \Mux2~21_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a66  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a65 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a67 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a66  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  & ( (!\data_out_sel[0]~input_o  & 
// (((!\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a65 ))) # (\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a67 )))) ) ) ) # ( 
// \MEM3|mem_rtl_0|auto_generated|ram_block1a66  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a65 ))) # (\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a67 )))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a66  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  & 
// ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a65 ))) # (\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a67 )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a65 ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a66 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~21 .extended_lut = "off";
defparam \Mux2~21 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N24
cyclonev_lcell_comb \Mux2~25 (
// Equation(s):
// \Mux2~25_combout  = ( \data_out_sel[5]~input_o  & ( \Mux2~21_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux2~23_combout ))) # (\data_out_sel[4]~input_o  & (\Mux2~24_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux2~21_combout  & ( 
// (!\data_out_sel[4]~input_o ) # (\Mux2~22_combout ) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux2~21_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux2~23_combout ))) # (\data_out_sel[4]~input_o  & (\Mux2~24_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\Mux2~21_combout  & ( (\data_out_sel[4]~input_o  & \Mux2~22_combout ) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\Mux2~22_combout ),
	.datac(!\Mux2~24_combout ),
	.datad(!\Mux2~23_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux2~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~25 .extended_lut = "off";
defparam \Mux2~25 .lut_mask = 64'h111105AFBBBB05AF;
defparam \Mux2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N48
cyclonev_lcell_comb \Mux2~34 (
// Equation(s):
// \Mux2~34_combout  = ( \data_out_sel[0]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a121 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a123 ))) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a122  & ( (\MEM3|mem_rtl_0|auto_generated|ram_block1a120 ) # (\data_out_sel[1]~input_o ) ) ) ) # ( 
// \data_out_sel[0]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a121 )) # (\data_out_sel[1]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a123 ))) ) ) ) # ( 
// !\data_out_sel[0]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[1]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a120 ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a121 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a123 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a120 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a122 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~34 .extended_lut = "off";
defparam \Mux2~34 .lut_mask = 64'h00F053530FFF5353;
defparam \Mux2~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N12
cyclonev_lcell_comb \Mux2~33 (
// Equation(s):
// \Mux2~33_combout  = ( \data_out_sel[0]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a106  & ( (!\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a105 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a107 ))) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a106  & ( (\MEM3|mem_rtl_0|auto_generated|ram_block1a104 ) # (\data_out_sel[1]~input_o ) ) ) ) # ( 
// \data_out_sel[0]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a106  & ( (!\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a105 )) # (\data_out_sel[1]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a107 ))) ) ) ) # ( 
// !\data_out_sel[0]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a106  & ( (!\data_out_sel[1]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a104 ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a105 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a107 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a104 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a106 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~33 .extended_lut = "off";
defparam \Mux2~33 .lut_mask = 64'h00F053530FFF5353;
defparam \Mux2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N36
cyclonev_lcell_comb \Mux2~32 (
// Equation(s):
// \Mux2~32_combout  = ( \data_out_sel[0]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[1]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a89 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a91 )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[1]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a90 ) ) ) ) # ( \data_out_sel[0]~input_o  
// & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[1]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a89 ))) # (\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a91 )) ) ) ) # ( !\data_out_sel[0]~input_o  & 
// ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a88  & ( (\data_out_sel[1]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a90 ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a91 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a89 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a90 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a88 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~32 .extended_lut = "off";
defparam \Mux2~32 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux2~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N30
cyclonev_lcell_comb \Mux2~31 (
// Equation(s):
// \Mux2~31_combout  = ( \data_out_sel[0]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a72  & ( (!\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a73 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a75 ))) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a72  & ( (!\data_out_sel[1]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a74 ) ) ) ) # ( \data_out_sel[0]~input_o 
//  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a72  & ( (!\data_out_sel[1]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a73 )) # (\data_out_sel[1]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a75 ))) ) ) ) # ( !\data_out_sel[0]~input_o  & 
// ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a72  & ( (\data_out_sel[1]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a74 ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a73 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a74 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a72 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~31 .extended_lut = "off";
defparam \Mux2~31 .lut_mask = 64'h000F5353F0FF5353;
defparam \Mux2~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N24
cyclonev_lcell_comb \Mux2~35 (
// Equation(s):
// \Mux2~35_combout  = ( \Mux2~32_combout  & ( \Mux2~31_combout  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\Mux2~33_combout ))) # (\data_out_sel[4]~input_o  & (\Mux2~34_combout ))) ) ) ) # ( !\Mux2~32_combout  & ( \Mux2~31_combout  
// & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\Mux2~33_combout )))) # (\data_out_sel[4]~input_o  & (\Mux2~34_combout  & ((\data_out_sel[5]~input_o )))) ) ) ) # ( \Mux2~32_combout  & ( !\Mux2~31_combout  & ( (!\data_out_sel[4]~input_o 
//  & (((\Mux2~33_combout  & \data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\Mux2~34_combout ))) ) ) ) # ( !\Mux2~32_combout  & ( !\Mux2~31_combout  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o 
//  & ((\Mux2~33_combout ))) # (\data_out_sel[4]~input_o  & (\Mux2~34_combout )))) ) ) )

	.dataa(!\Mux2~34_combout ),
	.datab(!\Mux2~33_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\Mux2~32_combout ),
	.dataf(!\Mux2~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~35 .extended_lut = "off";
defparam \Mux2~35 .lut_mask = 64'h00350F35F035FF35;
defparam \Mux2~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N36
cyclonev_lcell_comb \Mux2~38 (
// Equation(s):
// \Mux2~38_combout  = ( \data_out_sel[4]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a93  & ( (!\data_out_sel[5]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a125 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// \MEM3|mem_rtl_0|auto_generated|ram_block1a93  & ( (!\data_out_sel[5]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a77 ))) # (\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a109 )) ) ) ) # ( \data_out_sel[4]~input_o  & ( 
// !\MEM3|mem_rtl_0|auto_generated|ram_block1a93  & ( (\data_out_sel[5]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a125 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a93  & ( (!\data_out_sel[5]~input_o  & 
// ((\MEM3|mem_rtl_0|auto_generated|ram_block1a77 ))) # (\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a109 )) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a109 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a77 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a125 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a93 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~38 .extended_lut = "off";
defparam \Mux2~38 .lut_mask = 64'h3535000F3535F0FF;
defparam \Mux2~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N15
cyclonev_lcell_comb \Mux2~36 (
// Equation(s):
// \Mux2~36_combout  = ( \MEM3|mem_rtl_0|auto_generated|ram_block1a124  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a92  & ( ((!\data_out_sel[5]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ))) # (\data_out_sel[5]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a108 ))) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a124  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a92  & ( (!\data_out_sel[5]~input_o  & 
// (((\MEM3|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ) # (\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a108  & (!\data_out_sel[4]~input_o ))) ) ) ) # ( 
// \MEM3|mem_rtl_0|auto_generated|ram_block1a124  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a92  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a76~portbdataout )))) # (\data_out_sel[5]~input_o  
// & (((\data_out_sel[4]~input_o )) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a108 ))) ) ) ) # ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a124  & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a92  & ( (!\data_out_sel[4]~input_o  & 
// ((!\data_out_sel[5]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ))) # (\data_out_sel[5]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a108 )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a108 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datae(!\MEM3|mem_rtl_0|auto_generated|ram_block1a124 ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a92 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~36 .extended_lut = "off";
defparam \Mux2~36 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux2~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N12
cyclonev_lcell_comb \Mux2~39 (
// Equation(s):
// \Mux2~39_combout  = ( \data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[4]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a111 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a127 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[4]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a95 ) ) ) ) # ( \data_out_sel[5]~input_o  
// & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[4]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a111 ))) # (\data_out_sel[4]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a127 )) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a79  & ( (\data_out_sel[4]~input_o  & \MEM3|mem_rtl_0|auto_generated|ram_block1a95 ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a127 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a111 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a95 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~39 .extended_lut = "off";
defparam \Mux2~39 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux2~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N0
cyclonev_lcell_comb \Mux2~37 (
// Equation(s):
// \Mux2~37_combout  = ( \data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a94  & ( (!\data_out_sel[4]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a110 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM3|mem_rtl_0|auto_generated|ram_block1a126 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM3|mem_rtl_0|auto_generated|ram_block1a94  & ( (\data_out_sel[4]~input_o ) # (\MEM3|mem_rtl_0|auto_generated|ram_block1a78 ) ) ) ) # ( \data_out_sel[5]~input_o  
// & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a94  & ( (!\data_out_sel[4]~input_o  & ((\MEM3|mem_rtl_0|auto_generated|ram_block1a110 ))) # (\data_out_sel[4]~input_o  & (\MEM3|mem_rtl_0|auto_generated|ram_block1a126 )) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\MEM3|mem_rtl_0|auto_generated|ram_block1a94  & ( (\MEM3|mem_rtl_0|auto_generated|ram_block1a78  & !\data_out_sel[4]~input_o ) ) ) )

	.dataa(!\MEM3|mem_rtl_0|auto_generated|ram_block1a126 ),
	.datab(!\MEM3|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM3|mem_rtl_0|auto_generated|ram_block1a110 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM3|mem_rtl_0|auto_generated|ram_block1a94 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~37 .extended_lut = "off";
defparam \Mux2~37 .lut_mask = 64'h303005F53F3F05F5;
defparam \Mux2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N48
cyclonev_lcell_comb \Mux2~40 (
// Equation(s):
// \Mux2~40_combout  = ( \Mux2~37_combout  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o ) # (\Mux2~39_combout ) ) ) ) # ( !\Mux2~37_combout  & ( \data_out_sel[1]~input_o  & ( (\data_out_sel[0]~input_o  & \Mux2~39_combout ) ) ) ) # ( 
// \Mux2~37_combout  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & ((\Mux2~36_combout ))) # (\data_out_sel[0]~input_o  & (\Mux2~38_combout )) ) ) ) # ( !\Mux2~37_combout  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// ((\Mux2~36_combout ))) # (\data_out_sel[0]~input_o  & (\Mux2~38_combout )) ) ) )

	.dataa(!\Mux2~38_combout ),
	.datab(!\Mux2~36_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux2~39_combout ),
	.datae(!\Mux2~37_combout ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~40 .extended_lut = "off";
defparam \Mux2~40 .lut_mask = 64'h35353535000FF0FF;
defparam \Mux2~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N54
cyclonev_lcell_comb \Mux2~41 (
// Equation(s):
// \Mux2~41_combout  = ( \Mux2~35_combout  & ( \Mux2~40_combout  & ( ((!\data_out_sel[2]~input_o  & ((\Mux2~25_combout ))) # (\data_out_sel[2]~input_o  & (\Mux2~30_combout ))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\Mux2~35_combout  & ( \Mux2~40_combout  & 
// ( (!\data_out_sel[2]~input_o  & (((\Mux2~25_combout  & !\data_out_sel[3]~input_o )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o )) # (\Mux2~30_combout ))) ) ) ) # ( \Mux2~35_combout  & ( !\Mux2~40_combout  & ( (!\data_out_sel[2]~input_o  
// & (((\data_out_sel[3]~input_o ) # (\Mux2~25_combout )))) # (\data_out_sel[2]~input_o  & (\Mux2~30_combout  & ((!\data_out_sel[3]~input_o )))) ) ) ) # ( !\Mux2~35_combout  & ( !\Mux2~40_combout  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o 
//  & ((\Mux2~25_combout ))) # (\data_out_sel[2]~input_o  & (\Mux2~30_combout )))) ) ) )

	.dataa(!\Mux2~30_combout ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\Mux2~25_combout ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\Mux2~35_combout ),
	.dataf(!\Mux2~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~41 .extended_lut = "off";
defparam \Mux2~41 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \Mux2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N42
cyclonev_lcell_comb \Mux2~68 (
// Equation(s):
// \Mux2~68_combout  = ( \Mux2~67_combout  & ( \Mux2~41_combout  & ( ((!\data_out_sel[7]~input_o  & (\Mux2~20_combout )) # (\data_out_sel[7]~input_o  & ((\Mux2~62_combout )))) # (\data_out_sel[6]~input_o ) ) ) ) # ( !\Mux2~67_combout  & ( \Mux2~41_combout  & 
// ( (!\data_out_sel[7]~input_o  & (((\data_out_sel[6]~input_o )) # (\Mux2~20_combout ))) # (\data_out_sel[7]~input_o  & (((!\data_out_sel[6]~input_o  & \Mux2~62_combout )))) ) ) ) # ( \Mux2~67_combout  & ( !\Mux2~41_combout  & ( (!\data_out_sel[7]~input_o  
// & (\Mux2~20_combout  & (!\data_out_sel[6]~input_o ))) # (\data_out_sel[7]~input_o  & (((\Mux2~62_combout ) # (\data_out_sel[6]~input_o )))) ) ) ) # ( !\Mux2~67_combout  & ( !\Mux2~41_combout  & ( (!\data_out_sel[6]~input_o  & ((!\data_out_sel[7]~input_o  
// & (\Mux2~20_combout )) # (\data_out_sel[7]~input_o  & ((\Mux2~62_combout ))))) ) ) )

	.dataa(!\data_out_sel[7]~input_o ),
	.datab(!\Mux2~20_combout ),
	.datac(!\data_out_sel[6]~input_o ),
	.datad(!\Mux2~62_combout ),
	.datae(!\Mux2~67_combout ),
	.dataf(!\Mux2~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~68 .extended_lut = "off";
defparam \Mux2~68 .lut_mask = 64'h207025752A7A2F7F;
defparam \Mux2~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N21
cyclonev_lcell_comb \Selector0~11 (
// Equation(s):
// \Selector0~11_combout  = ( \Selector0~3_combout  & ( (!\mem_block_sel[2]~input_o  & (\mem_block_sel[1]~input_o  & (!\mem_block_sel[3]~input_o  & \Mux2~68_combout ))) ) )

	.dataa(!\mem_block_sel[2]~input_o ),
	.datab(!\mem_block_sel[1]~input_o ),
	.datac(!\mem_block_sel[3]~input_o ),
	.datad(!\Mux2~68_combout ),
	.datae(gnd),
	.dataf(!\Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~11 .extended_lut = "off";
defparam \Selector0~11 .lut_mask = 64'h0000000000200020;
defparam \Selector0~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \MEM10|mem_rtl_0|auto_generated|ram_block1a129 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[175]~input_o ,\data_in[174]~input_o ,\data_in[173]~input_o ,\data_in[172]~input_o ,\data_in[171]~input_o ,\data_in[170]~input_o ,\data_in[169]~input_o ,\data_in[168]~input_o ,\data_in[167]~input_o ,\data_in[166]~input_o ,\data_in[165]~input_o ,
\data_in[164]~input_o ,\data_in[163]~input_o ,\data_in[162]~input_o ,\data_in[161]~input_o ,\data_in[160]~input_o ,\data_in[159]~input_o ,\data_in[158]~input_o ,\data_in[157]~input_o ,\data_in[156]~input_o ,\data_in[155]~input_o ,\data_in[154]~input_o ,
\data_in[153]~input_o ,\data_in[152]~input_o ,\data_in[151]~input_o ,\data_in[150]~input_o ,\data_in[149]~input_o ,\data_in[148]~input_o ,\data_in[147]~input_o ,\data_in[146]~input_o ,\data_in[145]~input_o ,\data_in[144]~input_o ,\data_in[143]~input_o ,
\data_in[141]~input_o ,\data_in[139]~input_o ,\data_in[137]~input_o ,\data_in[135]~input_o ,\data_in[133]~input_o ,\data_in[131]~input_o ,\data_in[129]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM10|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .logical_ram_name = "single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "old";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_a_address_width = 8;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_a_data_width = 40;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_a_first_bit_number = 129;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_a_last_address = 255;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 150;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_width = 200;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_b_address_clock = "clock0";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_b_address_width = 8;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_b_data_width = 40;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_b_first_bit_number = 129;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_b_last_address = 255;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 150;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_width = 200;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock0";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a129 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N42
cyclonev_lcell_comb \Mux9~49 (
// Equation(s):
// \Mux9~49_combout  = ( \data_out_sel[3]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a149  & ( (!\data_out_sel[2]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a153 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a157 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a149  & ( (\MEM10|mem_rtl_0|auto_generated|ram_block1a145 ) # (\data_out_sel[2]~input_o ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a149  & ( (!\data_out_sel[2]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a153 )) # (\data_out_sel[2]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a157 ))) ) ) ) # 
// ( !\data_out_sel[3]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a149  & ( (!\data_out_sel[2]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a145 ) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a153 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a145 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a157 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a149 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~49 .extended_lut = "off";
defparam \Mux9~49 .lut_mask = 64'h0A0A22775F5F2277;
defparam \Mux9~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N18
cyclonev_lcell_comb \Mux9~50 (
// Equation(s):
// \Mux9~50_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a151  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a155 )) # 
// (\data_out_sel[2]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a159 )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a151  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[2]~input_o  & 
// (((!\data_out_sel[3]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a155 ))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a159 )))) ) ) ) # ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a151  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[2]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a155  & (\data_out_sel[3]~input_o ))) # (\data_out_sel[2]~input_o  & 
// (((!\data_out_sel[3]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a159 )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a151  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a147  & ( (\data_out_sel[3]~input_o  & 
// ((!\data_out_sel[2]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a155 )) # (\data_out_sel[2]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a159 ))))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a155 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a159 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a151 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a147 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~50 .extended_lut = "off";
defparam \Mux9~50 .lut_mask = 64'h02075257A2A7F2F7;
defparam \Mux9~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N30
cyclonev_lcell_comb \Mux9~47 (
// Equation(s):
// \Mux9~47_combout  = ( \data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a156  ) ) ) # ( !\data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a148  ) ) ) 
// # ( \data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a152  ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a144  ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a152 ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a144 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a148 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a156 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~47 .extended_lut = "off";
defparam \Mux9~47 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux9~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N36
cyclonev_lcell_comb \Mux9~48 (
// Equation(s):
// \Mux9~48_combout  = ( \data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a158  ) ) ) # ( !\data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a150  ) ) ) 
// # ( \data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a154  ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a146  ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a154 ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a146 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a150 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a158 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~48 .extended_lut = "off";
defparam \Mux9~48 .lut_mask = 64'h333355550F0F00FF;
defparam \Mux9~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y16_N24
cyclonev_lcell_comb \Mux9~51 (
// Equation(s):
// \Mux9~51_combout  = ( \Mux9~48_combout  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o ) # (\Mux9~50_combout ) ) ) ) # ( !\Mux9~48_combout  & ( \data_out_sel[1]~input_o  & ( (\data_out_sel[0]~input_o  & \Mux9~50_combout ) ) ) ) # ( 
// \Mux9~48_combout  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & ((\Mux9~47_combout ))) # (\data_out_sel[0]~input_o  & (\Mux9~49_combout )) ) ) ) # ( !\Mux9~48_combout  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// ((\Mux9~47_combout ))) # (\data_out_sel[0]~input_o  & (\Mux9~49_combout )) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\Mux9~49_combout ),
	.datac(!\Mux9~50_combout ),
	.datad(!\Mux9~47_combout ),
	.datae(!\Mux9~48_combout ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~51 .extended_lut = "off";
defparam \Mux9~51 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \Mux9~51 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \MEM10|mem_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[142]~input_o ,\data_in[140]~input_o ,\data_in[138]~input_o ,\data_in[136]~input_o ,\data_in[134]~input_o ,\data_in[132]~input_o ,\data_in[130]~input_o ,\data_in[128]~input_o ,\data_in[127]~input_o ,\data_in[126]~input_o ,\data_in[125]~input_o ,
\data_in[124]~input_o ,\data_in[123]~input_o ,\data_in[122]~input_o ,\data_in[121]~input_o ,\data_in[120]~input_o ,\data_in[111]~input_o ,\data_in[110]~input_o ,\data_in[109]~input_o ,\data_in[108]~input_o ,\data_in[107]~input_o ,\data_in[106]~input_o ,
\data_in[105]~input_o ,\data_in[104]~input_o ,\data_in[95]~input_o ,\data_in[94]~input_o ,\data_in[93]~input_o ,\data_in[92]~input_o ,\data_in[91]~input_o ,\data_in[90]~input_o ,\data_in[89]~input_o ,\data_in[88]~input_o ,\data_in[79]~input_o ,\data_in[78]~input_o ,
\data_in[77]~input_o ,\data_in[76]~input_o ,\data_in[75]~input_o ,\data_in[74]~input_o ,\data_in[73]~input_o ,\data_in[72]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM10|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 8;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 40;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 72;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 255;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 150;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 200;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 8;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 40;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 72;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 255;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 150;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 200;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y10_N33
cyclonev_lcell_comb \Mux9~42 (
// Equation(s):
// \Mux9~42_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a128  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a132  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a136 )) # 
// (\data_out_sel[2]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a140 )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a128  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a132  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o 
// )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a136 )) # (\data_out_sel[2]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a140 ))))) ) ) ) # ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a128  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a132  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a136 )) # (\data_out_sel[2]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a140 ))))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a128  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a132  & ( 
// (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a136 )) # (\data_out_sel[2]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a140 ))))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a136 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a140 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a128 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a132 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~42 .extended_lut = "off";
defparam \Mux9~42 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \Mux9~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N18
cyclonev_lcell_comb \Mux9~45 (
// Equation(s):
// \Mux9~45_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a143  & ( \data_out_sel[2]~input_o  & ( (\data_out_sel[3]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a135 ) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a143  & ( 
// \data_out_sel[2]~input_o  & ( (\MEM10|mem_rtl_0|auto_generated|ram_block1a135  & !\data_out_sel[3]~input_o ) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a143  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a131 )) # (\data_out_sel[3]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a139 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a143  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o 
//  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a131 )) # (\data_out_sel[3]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a139 ))) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a131 ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a139 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a135 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a143 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~45 .extended_lut = "off";
defparam \Mux9~45 .lut_mask = 64'h553355330F000FFF;
defparam \Mux9~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N42
cyclonev_lcell_comb \Mux9~44 (
// Equation(s):
// \Mux9~44_combout  = ( \data_out_sel[3]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[2]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a137 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a141 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a133  & ( (\MEM10|mem_rtl_0|auto_generated|ram_block1a129~portbdataout ) # (\data_out_sel[2]~input_o ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[2]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a137 )) # (\data_out_sel[2]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a141 ))) ) ) ) # 
// ( !\data_out_sel[3]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[2]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a129~portbdataout ) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a137 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a141 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a129~portbdataout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~44 .extended_lut = "off";
defparam \Mux9~44 .lut_mask = 64'h00AA272755FF2727;
defparam \Mux9~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N6
cyclonev_lcell_comb \Mux9~43 (
// Equation(s):
// \Mux9~43_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a130  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a134 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a142 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a130  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a134 )) # (\data_out_sel[3]~input_o  
// & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a142 ))) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a130  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a138 ) ) ) ) # ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a130  & ( !\data_out_sel[2]~input_o  & ( (\MEM10|mem_rtl_0|auto_generated|ram_block1a138  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a138 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a142 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a130 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~43 .extended_lut = "off";
defparam \Mux9~43 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux9~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N54
cyclonev_lcell_comb \Mux9~46 (
// Equation(s):
// \Mux9~46_combout  = ( \data_out_sel[1]~input_o  & ( \Mux9~43_combout  & ( (!\data_out_sel[0]~input_o ) # (\Mux9~45_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux9~43_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux9~42_combout )) # 
// (\data_out_sel[0]~input_o  & ((\Mux9~44_combout ))) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux9~43_combout  & ( (\data_out_sel[0]~input_o  & \Mux9~45_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\Mux9~43_combout  & ( (!\data_out_sel[0]~input_o  
// & (\Mux9~42_combout )) # (\data_out_sel[0]~input_o  & ((\Mux9~44_combout ))) ) ) )

	.dataa(!\Mux9~42_combout ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\Mux9~45_combout ),
	.datad(!\Mux9~44_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux9~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~46 .extended_lut = "off";
defparam \Mux9~46 .lut_mask = 64'h447703034477CFCF;
defparam \Mux9~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \Mux9~58 (
// Equation(s):
// \Mux9~58_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a181  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a188  & ( (!\data_out_sel[3]~input_o  & (((\MEM10|mem_rtl_0|auto_generated|ram_block1a180 )) # (\data_out_sel[0]~input_o ))) # 
// (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o ) # ((\MEM10|mem_rtl_0|auto_generated|ram_block1a189 )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a181  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a188  & ( 
// (!\data_out_sel[3]~input_o  & (!\data_out_sel[0]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a180 )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o ) # ((\MEM10|mem_rtl_0|auto_generated|ram_block1a189 )))) ) ) ) # ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a181  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a188  & ( (!\data_out_sel[3]~input_o  & (((\MEM10|mem_rtl_0|auto_generated|ram_block1a180 )) # (\data_out_sel[0]~input_o ))) # (\data_out_sel[3]~input_o  & 
// (\data_out_sel[0]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a189 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a181  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a188  & ( (!\data_out_sel[3]~input_o  & (!\data_out_sel[0]~input_o  
// & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a180 )))) # (\data_out_sel[3]~input_o  & (\data_out_sel[0]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a189 ))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a189 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a180 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a181 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a188 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~58 .extended_lut = "off";
defparam \Mux9~58 .lut_mask = 64'h018923AB45CD67EF;
defparam \Mux9~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \Mux9~60 (
// Equation(s):
// \Mux9~60_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a183  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[3]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a191 ) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a183  & ( 
// \data_out_sel[0]~input_o  & ( (\data_out_sel[3]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a191 ) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a183  & ( !\data_out_sel[0]~input_o  & ( (!\data_out_sel[3]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a182 ))) # (\data_out_sel[3]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a190 )) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a183  & ( !\data_out_sel[0]~input_o  & ( (!\data_out_sel[3]~input_o 
//  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a182 ))) # (\data_out_sel[3]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a190 )) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a191 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a190 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a182 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a183 ),
	.dataf(!\data_out_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~60 .extended_lut = "off";
defparam \Mux9~60 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \Mux9~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \Mux9~59 (
// Equation(s):
// \Mux9~59_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a178  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a186  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[3]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a179 ))) # 
// (\data_out_sel[3]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a187 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a178  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a186  & ( (!\data_out_sel[3]~input_o  & 
// (((\MEM10|mem_rtl_0|auto_generated|ram_block1a179  & \data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a187 ))) ) ) ) # ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a178  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a186  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a179 )))) # (\data_out_sel[3]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a187  & ((\data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a178  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a186  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o 
//  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a179 ))) # (\data_out_sel[3]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a187 )))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a187 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a179 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a178 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a186 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~59 .extended_lut = "off";
defparam \Mux9~59 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Mux9~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \Mux9~57 (
// Equation(s):
// \Mux9~57_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a176  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[3]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a177 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a185 )) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a176  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[3]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a177 ))) # (\data_out_sel[3]~input_o  
// & (\MEM10|mem_rtl_0|auto_generated|ram_block1a185 )) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a176  & ( !\data_out_sel[0]~input_o  & ( (!\data_out_sel[3]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a184 ) ) ) ) # ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a176  & ( !\data_out_sel[0]~input_o  & ( (\data_out_sel[3]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a184 ) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a184 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a185 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a177 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a176 ),
	.dataf(!\data_out_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~57 .extended_lut = "off";
defparam \Mux9~57 .lut_mask = 64'h1111BBBB05AF05AF;
defparam \Mux9~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \Mux9~61 (
// Equation(s):
// \Mux9~61_combout  = ( \Mux9~57_combout  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & (\Mux9~58_combout )) # (\data_out_sel[1]~input_o  & ((\Mux9~60_combout ))) ) ) ) # ( !\Mux9~57_combout  & ( \data_out_sel[2]~input_o  & ( 
// (!\data_out_sel[1]~input_o  & (\Mux9~58_combout )) # (\data_out_sel[1]~input_o  & ((\Mux9~60_combout ))) ) ) ) # ( \Mux9~57_combout  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o ) # (\Mux9~59_combout ) ) ) ) # ( !\Mux9~57_combout  & ( 
// !\data_out_sel[2]~input_o  & ( (\data_out_sel[1]~input_o  & \Mux9~59_combout ) ) ) )

	.dataa(!\Mux9~58_combout ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\Mux9~60_combout ),
	.datad(!\Mux9~59_combout ),
	.datae(!\Mux9~57_combout ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~61 .extended_lut = "off";
defparam \Mux9~61 .lut_mask = 64'h0033CCFF47474747;
defparam \Mux9~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N48
cyclonev_lcell_comb \Mux9~55 (
// Equation(s):
// \Mux9~55_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a175  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a173  & ( ((!\data_out_sel[1]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a169 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a171 ))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a175  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a173  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  
// & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a169 ))) # (\data_out_sel[1]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a171 )))) # (\data_out_sel[2]~input_o  & (!\data_out_sel[1]~input_o )) ) ) ) # ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a175  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a173  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a169 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a171 )))) # (\data_out_sel[2]~input_o  & (\data_out_sel[1]~input_o )) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a175  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a173  & ( (!\data_out_sel[2]~input_o 
//  & ((!\data_out_sel[1]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a169 ))) # (\data_out_sel[1]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a171 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a171 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a169 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a175 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a173 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~55 .extended_lut = "off";
defparam \Mux9~55 .lut_mask = 64'h028A139B46CE57DF;
defparam \Mux9~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N0
cyclonev_lcell_comb \Mux9~52 (
// Equation(s):
// \Mux9~52_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a162  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a166 ) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a162  & ( 
// \data_out_sel[1]~input_o  & ( (\data_out_sel[2]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a166 ) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a162  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a160 )) # (\data_out_sel[2]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a164 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a162  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o 
//  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a160 )) # (\data_out_sel[2]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a164 ))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a160 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a164 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a166 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a162 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~52 .extended_lut = "off";
defparam \Mux9~52 .lut_mask = 64'h272727270055AAFF;
defparam \Mux9~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N36
cyclonev_lcell_comb \Mux9~53 (
// Equation(s):
// \Mux9~53_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a161  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a163 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a167 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a161  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a163 )) # (\data_out_sel[2]~input_o  
// & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a167 ))) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a161  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a165 ) ) ) ) # ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a161  & ( !\data_out_sel[1]~input_o  & ( (\MEM10|mem_rtl_0|auto_generated|ram_block1a165  & \data_out_sel[2]~input_o ) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a163 ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a165 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a167 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a161 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~53 .extended_lut = "off";
defparam \Mux9~53 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux9~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N12
cyclonev_lcell_comb \Mux9~54 (
// Equation(s):
// \Mux9~54_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a168  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a170 )))) # 
// (\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a172 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a168  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[2]~input_o 
//  & (((\data_out_sel[1]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a170 )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a172 ))) ) ) ) # ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a168  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a170 )))) # (\data_out_sel[2]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a172  & (!\data_out_sel[1]~input_o ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a168  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o 
//  & \MEM10|mem_rtl_0|auto_generated|ram_block1a170 )))) # (\data_out_sel[2]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a172  & (!\data_out_sel[1]~input_o ))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a172 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a170 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a168 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a174 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~54 .extended_lut = "off";
defparam \Mux9~54 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \Mux9~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N54
cyclonev_lcell_comb \Mux9~56 (
// Equation(s):
// \Mux9~56_combout  = ( \Mux9~53_combout  & ( \Mux9~54_combout  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o ) # (\Mux9~52_combout )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )) # (\Mux9~55_combout ))) ) ) ) # ( 
// !\Mux9~53_combout  & ( \Mux9~54_combout  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o ) # (\Mux9~52_combout )))) # (\data_out_sel[0]~input_o  & (\Mux9~55_combout  & ((\data_out_sel[3]~input_o )))) ) ) ) # ( \Mux9~53_combout  & ( 
// !\Mux9~54_combout  & ( (!\data_out_sel[0]~input_o  & (((\Mux9~52_combout  & !\data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )) # (\Mux9~55_combout ))) ) ) ) # ( !\Mux9~53_combout  & ( !\Mux9~54_combout  & ( 
// (!\data_out_sel[0]~input_o  & (((\Mux9~52_combout  & !\data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & (\Mux9~55_combout  & ((\data_out_sel[3]~input_o )))) ) ) )

	.dataa(!\Mux9~55_combout ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\Mux9~52_combout ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\Mux9~53_combout ),
	.dataf(!\Mux9~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~56 .extended_lut = "off";
defparam \Mux9~56 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \Mux9~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N0
cyclonev_lcell_comb \Mux9~62 (
// Equation(s):
// \Mux9~62_combout  = ( \Mux9~56_combout  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & (\Mux9~51_combout )) # (\data_out_sel[5]~input_o  & ((\Mux9~61_combout ))) ) ) ) # ( !\Mux9~56_combout  & ( \data_out_sel[4]~input_o  & ( 
// (!\data_out_sel[5]~input_o  & (\Mux9~51_combout )) # (\data_out_sel[5]~input_o  & ((\Mux9~61_combout ))) ) ) ) # ( \Mux9~56_combout  & ( !\data_out_sel[4]~input_o  & ( (\data_out_sel[5]~input_o ) # (\Mux9~46_combout ) ) ) ) # ( !\Mux9~56_combout  & ( 
// !\data_out_sel[4]~input_o  & ( (\Mux9~46_combout  & !\data_out_sel[5]~input_o ) ) ) )

	.dataa(!\Mux9~51_combout ),
	.datab(!\Mux9~46_combout ),
	.datac(!\Mux9~61_combout ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\Mux9~56_combout ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~62 .extended_lut = "off";
defparam \Mux9~62 .lut_mask = 64'h330033FF550F550F;
defparam \Mux9~62 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \MEM10|mem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[119]~input_o ,\data_in[118]~input_o ,\data_in[117]~input_o ,\data_in[116]~input_o ,\data_in[115]~input_o ,\data_in[114]~input_o ,\data_in[113]~input_o ,\data_in[112]~input_o ,\data_in[103]~input_o ,\data_in[102]~input_o ,\data_in[101]~input_o ,
\data_in[100]~input_o ,\data_in[99]~input_o ,\data_in[98]~input_o ,\data_in[97]~input_o ,\data_in[96]~input_o ,\data_in[87]~input_o ,\data_in[86]~input_o ,\data_in[85]~input_o ,\data_in[84]~input_o ,\data_in[83]~input_o ,\data_in[82]~input_o ,\data_in[81]~input_o ,
\data_in[80]~input_o ,\data_in[71]~input_o ,\data_in[70]~input_o ,\data_in[69]~input_o ,\data_in[68]~input_o ,\data_in[67]~input_o ,\data_in[66]~input_o ,\data_in[65]~input_o ,\data_in[64]~input_o ,\data_in[63]~input_o ,\data_in[55]~input_o ,\data_in[47]~input_o ,
\data_in[39]~input_o ,\data_in[31]~input_o ,\data_in[23]~input_o ,\data_in[15]~input_o ,\data_in[7]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM10|mem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 8;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 40;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 255;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 150;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 200;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 8;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 40;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 255;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 150;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 200;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y14_N0
cyclonev_lcell_comb \Mux9~18 (
// Equation(s):
// \Mux9~18_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a31  & ( \data_out_sel[3]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a63 ) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a31  & ( 
// \data_out_sel[3]~input_o  & ( (\MEM10|mem_rtl_0|auto_generated|ram_block1a63  & \data_out_sel[5]~input_o ) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a31  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a23 ))) # (\data_out_sel[5]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a55 )) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a31  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a23 ))) # (\data_out_sel[5]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a55 )) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a55 ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a31 ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~18 .extended_lut = "off";
defparam \Mux9~18 .lut_mask = 64'h33553355000FFF0F;
defparam \Mux9~18 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \MEM10|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[62]~input_o ,\data_in[61]~input_o ,\data_in[59]~input_o ,\data_in[58]~input_o ,\data_in[57]~input_o ,\data_in[54]~input_o ,\data_in[53]~input_o ,\data_in[51]~input_o ,\data_in[50]~input_o ,\data_in[49]~input_o ,\data_in[46]~input_o ,\data_in[45]~input_o ,
\data_in[43]~input_o ,\data_in[42]~input_o ,\data_in[41]~input_o ,\data_in[38]~input_o ,\data_in[37]~input_o ,\data_in[35]~input_o ,\data_in[34]~input_o ,\data_in[33]~input_o ,\data_in[30]~input_o ,\data_in[29]~input_o ,\data_in[27]~input_o ,\data_in[26]~input_o ,
\data_in[25]~input_o ,\data_in[22]~input_o ,\data_in[21]~input_o ,\data_in[19]~input_o ,\data_in[18]~input_o ,\data_in[17]~input_o ,\data_in[14]~input_o ,\data_in[13]~input_o ,\data_in[11]~input_o ,\data_in[10]~input_o ,\data_in[9]~input_o ,\data_in[6]~input_o ,
\data_in[5]~input_o ,\data_in[3]~input_o ,\data_in[2]~input_o ,\data_in[1]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM10|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "single_clk_ram:MEM10|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 40;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 150;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 200;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 40;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 150;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 200;
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \MEM10|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N12
cyclonev_lcell_comb \Mux9~15 (
// Equation(s):
// \Mux9~15_combout  = ( \data_out_sel[5]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[3]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a43 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[3]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a3 )) # (\data_out_sel[3]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a11 ))) ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a35  & ( (\data_out_sel[3]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a43 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[3]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a3 )) # (\data_out_sel[3]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a11 ))) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a35 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~15 .extended_lut = "off";
defparam \Mux9~15 .lut_mask = 64'h474700334747CCFF;
defparam \Mux9~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N42
cyclonev_lcell_comb \Mux9~17 (
// Equation(s):
// \Mux9~17_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a47  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a15 ))) # 
// (\data_out_sel[5]~input_o  & (((\MEM10|mem_rtl_0|auto_generated|ram_block1a39 ) # (\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a47  & ( 
// (!\data_out_sel[5]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a15  & (\data_out_sel[3]~input_o ))) # (\data_out_sel[5]~input_o  & (((\MEM10|mem_rtl_0|auto_generated|ram_block1a39 ) # (\data_out_sel[3]~input_o )))) ) ) ) # ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a47  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a15 ))) # 
// (\data_out_sel[5]~input_o  & (((!\data_out_sel[3]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a39 )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a47  & ( 
// (!\data_out_sel[5]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a15  & (\data_out_sel[3]~input_o ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[3]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a39 )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a39 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a47 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~17 .extended_lut = "off";
defparam \Mux9~17 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Mux9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N6
cyclonev_lcell_comb \Mux9~16 (
// Equation(s):
// \Mux9~16_combout  = ( \data_out_sel[5]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a51  & ( (!\data_out_sel[3]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a59 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a51  & ( (!\data_out_sel[3]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a19 )) # (\data_out_sel[3]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a27 ))) ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a51  & ( (\data_out_sel[3]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a59 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a51  & ( (!\data_out_sel[3]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a19 )) # (\data_out_sel[3]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a27 ))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a59 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a51 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~16 .extended_lut = "off";
defparam \Mux9~16 .lut_mask = 64'h227705052277AFAF;
defparam \Mux9~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N18
cyclonev_lcell_comb \Mux9~19 (
// Equation(s):
// \Mux9~19_combout  = ( \data_out_sel[4]~input_o  & ( \Mux9~16_combout  & ( (!\data_out_sel[2]~input_o ) # (\Mux9~18_combout ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \Mux9~16_combout  & ( (!\data_out_sel[2]~input_o  & (\Mux9~15_combout )) # 
// (\data_out_sel[2]~input_o  & ((\Mux9~17_combout ))) ) ) ) # ( \data_out_sel[4]~input_o  & ( !\Mux9~16_combout  & ( (\Mux9~18_combout  & \data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\Mux9~16_combout  & ( (!\data_out_sel[2]~input_o  
// & (\Mux9~15_combout )) # (\data_out_sel[2]~input_o  & ((\Mux9~17_combout ))) ) ) )

	.dataa(!\Mux9~18_combout ),
	.datab(!\Mux9~15_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux9~17_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux9~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~19 .extended_lut = "off";
defparam \Mux9~19 .lut_mask = 64'h303F0505303FF5F5;
defparam \Mux9~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \MEM9|mem_rtl_0|auto_generated|ram_block1a168 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[191]~input_o ,\data_in[190]~input_o ,\data_in[189]~input_o ,\data_in[188]~input_o ,\data_in[187]~input_o ,\data_in[186]~input_o ,\data_in[185]~input_o ,\data_in[184]~input_o ,\data_in[183]~input_o ,\data_in[182]~input_o ,\data_in[181]~input_o ,
\data_in[180]~input_o ,\data_in[179]~input_o ,\data_in[178]~input_o ,\data_in[177]~input_o ,\data_in[176]~input_o ,\data_in[175]~input_o ,\data_in[174]~input_o ,\data_in[173]~input_o ,\data_in[172]~input_o ,\data_in[171]~input_o ,\data_in[170]~input_o ,
\data_in[169]~input_o ,\data_in[168]~input_o ,\data_in[60]~input_o ,\data_in[56]~input_o ,\data_in[52]~input_o ,\data_in[48]~input_o ,\data_in[44]~input_o ,\data_in[40]~input_o ,\data_in[36]~input_o ,\data_in[32]~input_o ,\data_in[28]~input_o ,\data_in[24]~input_o ,
\data_in[20]~input_o ,\data_in[16]~input_o ,\data_in[12]~input_o ,\data_in[8]~input_o ,\data_in[4]~input_o ,\data_in[0]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM9|mem_rtl_0|auto_generated|ram_block1a168_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .logical_ram_name = "single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "old";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .operation_mode = "dual_port";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_a_address_width = 8;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_a_data_width = 40;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_a_last_address = 255;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 150;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_a_logical_ram_width = 200;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_b_address_clock = "clock0";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_b_address_width = 8;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_b_data_out_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_b_data_width = 40;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_b_last_address = 255;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 150;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_b_logical_ram_width = 200;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock0";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a168 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N30
cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \data_out_sel[4]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a16  & ( (!\data_out_sel[5]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a48 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a16  & ( (!\data_out_sel[5]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a0 )) # (\data_out_sel[5]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a32 ))) ) ) ) # ( \data_out_sel[4]~input_o  & ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a16  & ( (\data_out_sel[5]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a48 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a16  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a0 )) # (\data_out_sel[5]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a32 ))) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a0 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a32 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a48 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h474700334747CCFF;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N18
cyclonev_lcell_comb \Mux9~3 (
// Equation(s):
// \Mux9~3_combout  = ( \data_out_sel[4]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a44  & ( (!\data_out_sel[5]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a28 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a60 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a44  & ( (\data_out_sel[5]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a12 ) ) ) ) # ( 
// \data_out_sel[4]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a44  & ( (!\data_out_sel[5]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a28 )) # (\data_out_sel[5]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a60 ))) ) ) ) # ( 
// !\data_out_sel[4]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a44  & ( (\MEM10|mem_rtl_0|auto_generated|ram_block1a12  & !\data_out_sel[5]~input_o ) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a60 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a44 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~3 .extended_lut = "off";
defparam \Mux9~3 .lut_mask = 64'h44440C3F77770C3F;
defparam \Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N6
cyclonev_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a36  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a52  & ( ((!\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a4 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a20 ))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a36  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a52  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a4 ))) # (\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a20 )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )))) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a36  
// & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a52  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a4 ))) # (\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a20 )))) # 
// (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a36  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a52  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a4 ))) # (\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a20 )))) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a36 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a52 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~1 .extended_lut = "off";
defparam \Mux9~1 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N42
cyclonev_lcell_comb \Mux9~2 (
// Equation(s):
// \Mux9~2_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a40  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a24 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a56 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a40  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a24 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a56 ))) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a40  & ( !\data_out_sel[4]~input_o  & ( (\data_out_sel[5]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a8 ) ) ) ) # ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a40  & ( !\data_out_sel[4]~input_o  & ( (\MEM10|mem_rtl_0|auto_generated|ram_block1a8  & !\data_out_sel[5]~input_o ) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a56 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a40 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~2 .extended_lut = "off";
defparam \Mux9~2 .lut_mask = 64'h444477770C3F0C3F;
defparam \Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y4_N24
cyclonev_lcell_comb \Mux9~4 (
// Equation(s):
// \Mux9~4_combout  = ( \Mux9~2_combout  & ( \data_out_sel[3]~input_o  & ( (!\data_out_sel[2]~input_o ) # (\Mux9~3_combout ) ) ) ) # ( !\Mux9~2_combout  & ( \data_out_sel[3]~input_o  & ( (\data_out_sel[2]~input_o  & \Mux9~3_combout ) ) ) ) # ( 
// \Mux9~2_combout  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[2]~input_o  & (\Mux9~0_combout )) # (\data_out_sel[2]~input_o  & ((\Mux9~1_combout ))) ) ) ) # ( !\Mux9~2_combout  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[2]~input_o  & 
// (\Mux9~0_combout )) # (\data_out_sel[2]~input_o  & ((\Mux9~1_combout ))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\Mux9~0_combout ),
	.datac(!\Mux9~3_combout ),
	.datad(!\Mux9~1_combout ),
	.datae(!\Mux9~2_combout ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~4 .extended_lut = "off";
defparam \Mux9~4 .lut_mask = 64'h227722770505AFAF;
defparam \Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N0
cyclonev_lcell_comb \Mux9~10 (
// Equation(s):
// \Mux9~10_combout  = ( \data_out_sel[5]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a33  & ( (!\data_out_sel[4]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a49 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a33  & ( (!\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a17 ))) ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a33  & ( (\data_out_sel[4]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a49 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a33  & ( 
// (!\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a17 ))) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a49 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a17 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a33 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~10 .extended_lut = "off";
defparam \Mux9~10 .lut_mask = 64'h447703034477CFCF;
defparam \Mux9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N12
cyclonev_lcell_comb \Mux9~12 (
// Equation(s):
// \Mux9~12_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a25  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a41 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a57 )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a25  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\data_out_sel[5]~input_o  & (!\data_out_sel[4]~input_o )) # 
// (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a41 )) # (\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a57 ))))) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a25  & ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\data_out_sel[5]~input_o  & (\data_out_sel[4]~input_o )) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a41 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a57 ))))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a25  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a9  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a41 )) # (\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a57 ))))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a41 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a57 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a25 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~12 .extended_lut = "off";
defparam \Mux9~12 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux9~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N36
cyclonev_lcell_comb \Mux9~11 (
// Equation(s):
// \Mux9~11_combout  = ( \data_out_sel[5]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a5  & ( (!\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a37 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a53 ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a5  & ( (!\data_out_sel[4]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a21 ) ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a5  & ( (!\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a37 )) # (\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a53 ))) ) ) ) # ( 
// !\data_out_sel[5]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a5  & ( (\data_out_sel[4]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a21 ) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a37 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a53 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~11 .extended_lut = "off";
defparam \Mux9~11 .lut_mask = 64'h00334747CCFF4747;
defparam \Mux9~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N48
cyclonev_lcell_comb \Mux9~13 (
// Equation(s):
// \Mux9~13_combout  = ( \data_out_sel[5]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a45  & ( (!\data_out_sel[4]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a61 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a45  & ( (!\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a13 )) # (\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a29 ))) ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a45  & ( (\data_out_sel[4]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a61 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a45  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a13 )) # (\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a29 ))) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a61 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a45 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~13 .extended_lut = "off";
defparam \Mux9~13 .lut_mask = 64'h447703034477CFCF;
defparam \Mux9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N24
cyclonev_lcell_comb \Mux9~14 (
// Equation(s):
// \Mux9~14_combout  = ( \Mux9~11_combout  & ( \Mux9~13_combout  & ( ((!\data_out_sel[3]~input_o  & (\Mux9~10_combout )) # (\data_out_sel[3]~input_o  & ((\Mux9~12_combout )))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\Mux9~11_combout  & ( \Mux9~13_combout  & 
// ( (!\data_out_sel[3]~input_o  & (\Mux9~10_combout  & ((!\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o ) # (\Mux9~12_combout )))) ) ) ) # ( \Mux9~11_combout  & ( !\Mux9~13_combout  & ( (!\data_out_sel[3]~input_o  
// & (((\data_out_sel[2]~input_o )) # (\Mux9~10_combout ))) # (\data_out_sel[3]~input_o  & (((\Mux9~12_combout  & !\data_out_sel[2]~input_o )))) ) ) ) # ( !\Mux9~11_combout  & ( !\Mux9~13_combout  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o 
//  & (\Mux9~10_combout )) # (\data_out_sel[3]~input_o  & ((\Mux9~12_combout ))))) ) ) )

	.dataa(!\Mux9~10_combout ),
	.datab(!\Mux9~12_combout ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\Mux9~11_combout ),
	.dataf(!\Mux9~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~14 .extended_lut = "off";
defparam \Mux9~14 .lut_mask = 64'h530053F0530F53FF;
defparam \Mux9~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N18
cyclonev_lcell_comb \Mux9~8 (
// Equation(s):
// \Mux9~8_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a46  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a62  & ( ((!\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a14 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a30 ))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a46  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a62  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o  & 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a14 )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a30 ))) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a46  & ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a62  & ( (!\data_out_sel[4]~input_o  & (((\MEM10|mem_rtl_0|auto_generated|ram_block1a14 ) # (\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a30  & 
// (!\data_out_sel[5]~input_o ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a46  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a62  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a14 
// ))) # (\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a30 )))) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a46 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a62 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~8 .extended_lut = "off";
defparam \Mux9~8 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux9~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N42
cyclonev_lcell_comb \Mux9~7 (
// Equation(s):
// \Mux9~7_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a26  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a42 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a58 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a26  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[5]~input_o  & (!\data_out_sel[4]~input_o )) # 
// (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a42 ))) # (\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a58 )))) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a26  & ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[5]~input_o  & (\data_out_sel[4]~input_o )) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a42 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a58 )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a26  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a10  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a42 ))) # (\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a58 )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a58 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a42 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a26 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~7 .extended_lut = "off";
defparam \Mux9~7 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N6
cyclonev_lcell_comb \Mux9~6 (
// Equation(s):
// \Mux9~6_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a54  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a38 ))) # 
// (\data_out_sel[4]~input_o  & (((\MEM10|mem_rtl_0|auto_generated|ram_block1a22 ) # (\data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a54  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[4]~input_o  & 
// (((!\data_out_sel[5]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a38 ))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a22 )))) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a54  
// & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a38  & (\data_out_sel[5]~input_o ))) # (\data_out_sel[4]~input_o  & (((\MEM10|mem_rtl_0|auto_generated|ram_block1a22 ) # 
// (\data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a54  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a38  & (\data_out_sel[5]~input_o ))) # 
// (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a22 )))) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a38 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a22 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a54 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~6 .extended_lut = "off";
defparam \Mux9~6 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N33
cyclonev_lcell_comb \Mux9~5 (
// Equation(s):
// \Mux9~5_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a50  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a34 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a50  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[5]~input_o  & 
// (((!\data_out_sel[4]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a18 )))) # (\data_out_sel[5]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a34  & (!\data_out_sel[4]~input_o ))) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a50  & 
// ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a18 )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a34 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a50  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a18 )))) # (\data_out_sel[5]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a34  & (!\data_out_sel[4]~input_o ))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a34 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a50 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~5 .extended_lut = "off";
defparam \Mux9~5 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y16_N54
cyclonev_lcell_comb \Mux9~9 (
// Equation(s):
// \Mux9~9_combout  = ( \data_out_sel[3]~input_o  & ( \Mux9~5_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux9~7_combout ))) # (\data_out_sel[2]~input_o  & (\Mux9~8_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux9~5_combout  & ( 
// (!\data_out_sel[2]~input_o ) # (\Mux9~6_combout ) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux9~5_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux9~7_combout ))) # (\data_out_sel[2]~input_o  & (\Mux9~8_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// !\Mux9~5_combout  & ( (\data_out_sel[2]~input_o  & \Mux9~6_combout ) ) ) )

	.dataa(!\Mux9~8_combout ),
	.datab(!\Mux9~7_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux9~6_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~9 .extended_lut = "off";
defparam \Mux9~9 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N24
cyclonev_lcell_comb \Mux9~20 (
// Equation(s):
// \Mux9~20_combout  = ( \data_out_sel[1]~input_o  & ( \Mux9~9_combout  & ( (!\data_out_sel[0]~input_o ) # (\Mux9~19_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux9~9_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux9~4_combout )) # 
// (\data_out_sel[0]~input_o  & ((\Mux9~14_combout ))) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux9~9_combout  & ( (\Mux9~19_combout  & \data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\Mux9~9_combout  & ( (!\data_out_sel[0]~input_o  & 
// (\Mux9~4_combout )) # (\data_out_sel[0]~input_o  & ((\Mux9~14_combout ))) ) ) )

	.dataa(!\Mux9~19_combout ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\Mux9~4_combout ),
	.datad(!\Mux9~14_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux9~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~20 .extended_lut = "off";
defparam \Mux9~20 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \Mux9~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N18
cyclonev_lcell_comb \Mux9~29 (
// Equation(s):
// \Mux9~29_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a117  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a118 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a119 )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a117  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[1]~input_o  & 
// (((!\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a118 )) # (\data_out_sel[0]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a119 ))))) ) ) ) # ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a117  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a118 )) # (\data_out_sel[0]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a119 ))))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a117  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a116  & ( 
// (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a118 )) # (\data_out_sel[0]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a119 ))))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a118 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a119 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a117 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a116 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~29 .extended_lut = "off";
defparam \Mux9~29 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Mux9~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N42
cyclonev_lcell_comb \Mux9~28 (
// Equation(s):
// \Mux9~28_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a101  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a102 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a103 )) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a101  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a102 ))) # (\data_out_sel[0]~input_o  
// & (\MEM10|mem_rtl_0|auto_generated|ram_block1a103 )) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a101  & ( !\data_out_sel[1]~input_o  & ( (\MEM10|mem_rtl_0|auto_generated|ram_block1a100 ) # (\data_out_sel[0]~input_o ) ) ) ) # ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a101  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a100 ) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a103 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a102 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a100 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a101 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~28 .extended_lut = "off";
defparam \Mux9~28 .lut_mask = 64'h00AA55FF1B1B1B1B;
defparam \Mux9~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N6
cyclonev_lcell_comb \Mux9~27 (
// Equation(s):
// \Mux9~27_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a86  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a85 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a87 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a86  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o 
// )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a85 ))) # (\data_out_sel[1]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a87 )))) ) ) ) # ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a86  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a85 ))) # (\data_out_sel[1]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a87 )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a86  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a84  & ( 
// (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a85 ))) # (\data_out_sel[1]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a87 )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a87 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a85 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a86 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~27 .extended_lut = "off";
defparam \Mux9~27 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux9~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N30
cyclonev_lcell_comb \Mux9~26 (
// Equation(s):
// \Mux9~26_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a71  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a68  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a70 ))) # 
// (\data_out_sel[0]~input_o  & (((\MEM10|mem_rtl_0|auto_generated|ram_block1a69 ) # (\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a71  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a68  & ( (!\data_out_sel[0]~input_o  & 
// (((!\data_out_sel[1]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a70 ))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a69 )))) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a71  
// & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a68  & ( (!\data_out_sel[0]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a70  & (\data_out_sel[1]~input_o ))) # (\data_out_sel[0]~input_o  & (((\MEM10|mem_rtl_0|auto_generated|ram_block1a69 ) # 
// (\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a71  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a68  & ( (!\data_out_sel[0]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a70  & (\data_out_sel[1]~input_o ))) 
// # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a69 )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a70 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a69 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a71 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a68 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~26 .extended_lut = "off";
defparam \Mux9~26 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux9~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N24
cyclonev_lcell_comb \Mux9~30 (
// Equation(s):
// \Mux9~30_combout  = ( \data_out_sel[5]~input_o  & ( \Mux9~26_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux9~28_combout ))) # (\data_out_sel[4]~input_o  & (\Mux9~29_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux9~26_combout  & ( 
// (!\data_out_sel[4]~input_o ) # (\Mux9~27_combout ) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux9~26_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux9~28_combout ))) # (\data_out_sel[4]~input_o  & (\Mux9~29_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\Mux9~26_combout  & ( (\data_out_sel[4]~input_o  & \Mux9~27_combout ) ) ) )

	.dataa(!\Mux9~29_combout ),
	.datab(!\Mux9~28_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux9~27_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux9~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~30 .extended_lut = "off";
defparam \Mux9~30 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux9~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N36
cyclonev_lcell_comb \Mux9~39 (
// Equation(s):
// \Mux9~39_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a79  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a127  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a95 )))) # 
// (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a111 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a79  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a127  & ( (!\data_out_sel[5]~input_o  
// & (((\data_out_sel[4]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a95 )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a111 ))) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a79 
//  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a127  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a95 )))) # (\data_out_sel[5]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a111  & 
// (!\data_out_sel[4]~input_o ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a79  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a127  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a95 
// )))) # (\data_out_sel[5]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a111  & (!\data_out_sel[4]~input_o ))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a111 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a95 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a79 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a127 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~39 .extended_lut = "off";
defparam \Mux9~39 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \Mux9~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N24
cyclonev_lcell_comb \Mux9~37 (
// Equation(s):
// \Mux9~37_combout  = ( \data_out_sel[5]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a110 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a126 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[4]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a94 ) ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a110 ))) # (\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a126 )) ) ) ) # 
// ( !\data_out_sel[5]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a78  & ( (\data_out_sel[4]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a94 ) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a126 ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a110 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a94 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~37 .extended_lut = "off";
defparam \Mux9~37 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux9~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N0
cyclonev_lcell_comb \Mux9~38 (
// Equation(s):
// \Mux9~38_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a77  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a93  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a109 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a125 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a77  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a93  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o  & 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a109 )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a125 ))) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a77  & ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a93  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a109 )))) # (\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a125  & 
// (\data_out_sel[5]~input_o ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a77  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a93  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a109 
// ))) # (\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a125 )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a125 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a109 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a77 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a93 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~38 .extended_lut = "off";
defparam \Mux9~38 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux9~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N18
cyclonev_lcell_comb \Mux9~36 (
// Equation(s):
// \Mux9~36_combout  = ( \data_out_sel[5]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a124  & ( (\data_out_sel[4]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a108 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a124  & ( (!\data_out_sel[4]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a76 )) # (\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a92 ))) ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a124  & ( (\MEM10|mem_rtl_0|auto_generated|ram_block1a108  & !\data_out_sel[4]~input_o ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a124  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a76 )) # (\data_out_sel[4]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a92 ))) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a108 ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a76 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a92 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a124 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~36 .extended_lut = "off";
defparam \Mux9~36 .lut_mask = 64'h303F5050303F5F5F;
defparam \Mux9~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N12
cyclonev_lcell_comb \Mux9~40 (
// Equation(s):
// \Mux9~40_combout  = ( \Mux9~38_combout  & ( \Mux9~36_combout  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\Mux9~37_combout ))) # (\data_out_sel[0]~input_o  & (\Mux9~39_combout ))) ) ) ) # ( !\Mux9~38_combout  & ( \Mux9~36_combout  
// & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\Mux9~37_combout )))) # (\data_out_sel[0]~input_o  & (\Mux9~39_combout  & ((\data_out_sel[1]~input_o )))) ) ) ) # ( \Mux9~38_combout  & ( !\Mux9~36_combout  & ( (!\data_out_sel[0]~input_o 
//  & (((\Mux9~37_combout  & \data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\Mux9~39_combout ))) ) ) ) # ( !\Mux9~38_combout  & ( !\Mux9~36_combout  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o 
//  & ((\Mux9~37_combout ))) # (\data_out_sel[0]~input_o  & (\Mux9~39_combout )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\Mux9~39_combout ),
	.datac(!\Mux9~37_combout ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\Mux9~38_combout ),
	.dataf(!\Mux9~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~40 .extended_lut = "off";
defparam \Mux9~40 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \Mux9~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N36
cyclonev_lcell_comb \Mux9~32 (
// Equation(s):
// \Mux9~32_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a88  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a90  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a89 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a91 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a88  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a90  & ( (!\data_out_sel[1]~input_o  & 
// (((\MEM10|mem_rtl_0|auto_generated|ram_block1a89  & \data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a91 ))) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a88  
// & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a90  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a89 )))) # (\data_out_sel[1]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a91  & 
// ((\data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a88  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a90  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a89 
// ))) # (\data_out_sel[1]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a91 )))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a91 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a89 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a88 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a90 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~32 .extended_lut = "off";
defparam \Mux9~32 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Mux9~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N12
cyclonev_lcell_comb \Mux9~33 (
// Equation(s):
// \Mux9~33_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a104  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a107  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a105 ))) # 
// (\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a106 )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a104  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a107  & ( (!\data_out_sel[1]~input_o 
//  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a105  & ((\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a106 )))) ) ) ) # ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a104  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a107  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a105 ))) # (\data_out_sel[1]~input_o  & 
// (((\MEM10|mem_rtl_0|auto_generated|ram_block1a106  & !\data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a104  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a107  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a105  & ((\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((\MEM10|mem_rtl_0|auto_generated|ram_block1a106  & !\data_out_sel[0]~input_o )))) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a105 ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a106 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a104 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a107 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~33 .extended_lut = "off";
defparam \Mux9~33 .lut_mask = 64'h0350F350035FF35F;
defparam \Mux9~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N0
cyclonev_lcell_comb \Mux9~31 (
// Equation(s):
// \Mux9~31_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a73  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a74 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a75 )) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a73  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a74 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a75 )) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a73  & ( !\data_out_sel[1]~input_o  & ( (\MEM10|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ) # (\data_out_sel[0]~input_o ) ) ) ) # ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a73  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a74 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a73 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~31 .extended_lut = "off";
defparam \Mux9~31 .lut_mask = 64'h00F00FFF35353535;
defparam \Mux9~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N18
cyclonev_lcell_comb \Mux9~34 (
// Equation(s):
// \Mux9~34_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a120  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a122 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a123 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a120  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a122 )) # (\data_out_sel[0]~input_o  
// & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a123 ))) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a120  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a121 ) ) ) ) # ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a120  & ( !\data_out_sel[1]~input_o  & ( (\MEM10|mem_rtl_0|auto_generated|ram_block1a121  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a121 ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a122 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a123 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a120 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~34 .extended_lut = "off";
defparam \Mux9~34 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux9~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N54
cyclonev_lcell_comb \Mux9~35 (
// Equation(s):
// \Mux9~35_combout  = ( \Mux9~31_combout  & ( \Mux9~34_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\Mux9~32_combout ))) # (\data_out_sel[5]~input_o  & (((\Mux9~33_combout ) # (\data_out_sel[4]~input_o )))) ) ) ) # ( 
// !\Mux9~31_combout  & ( \Mux9~34_combout  & ( (!\data_out_sel[5]~input_o  & (\Mux9~32_combout  & (\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((\Mux9~33_combout ) # (\data_out_sel[4]~input_o )))) ) ) ) # ( \Mux9~31_combout  & ( 
// !\Mux9~34_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\Mux9~32_combout ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & \Mux9~33_combout )))) ) ) ) # ( !\Mux9~31_combout  & ( !\Mux9~34_combout  & ( 
// (!\data_out_sel[5]~input_o  & (\Mux9~32_combout  & (\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & \Mux9~33_combout )))) ) ) )

	.dataa(!\Mux9~32_combout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux9~33_combout ),
	.datae(!\Mux9~31_combout ),
	.dataf(!\Mux9~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~35 .extended_lut = "off";
defparam \Mux9~35 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Mux9~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N6
cyclonev_lcell_comb \Mux9~24 (
// Equation(s):
// \Mux9~24_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a115  & ( \data_out_sel[1]~input_o  & ( (\MEM10|mem_rtl_0|auto_generated|ram_block1a114 ) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a115  & ( 
// \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a114 ) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a115  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a112 ))) # (\data_out_sel[0]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a113 )) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a115  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o 
//  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a112 ))) # (\data_out_sel[0]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a113 )) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a114 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a113 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a112 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a115 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~24 .extended_lut = "off";
defparam \Mux9~24 .lut_mask = 64'h05AF05AF22227777;
defparam \Mux9~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \Mux9~23 (
// Equation(s):
// \Mux9~23_combout  = ( \data_out_sel[0]~input_o  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a97  & ( (!\data_out_sel[1]~input_o ) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a99 ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a97  & ( (!\data_out_sel[1]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a96 ))) # (\data_out_sel[1]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a98 )) ) ) ) # ( \data_out_sel[0]~input_o  & ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a97  & ( (\MEM10|mem_rtl_0|auto_generated|ram_block1a99  & \data_out_sel[1]~input_o ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a97  & ( (!\data_out_sel[1]~input_o  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a96 ))) # (\data_out_sel[1]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a98 )) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a99 ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a98 ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a96 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~23 .extended_lut = "off";
defparam \Mux9~23 .lut_mask = 64'h0F3300550F33FF55;
defparam \Mux9~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N30
cyclonev_lcell_comb \Mux9~21 (
// Equation(s):
// \Mux9~21_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a64  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a67  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a65 ))) # 
// (\data_out_sel[1]~input_o  & (((\MEM10|mem_rtl_0|auto_generated|ram_block1a66 ) # (\data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a64  & ( \MEM10|mem_rtl_0|auto_generated|ram_block1a67  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a65  & (\data_out_sel[0]~input_o ))) # (\data_out_sel[1]~input_o  & (((\MEM10|mem_rtl_0|auto_generated|ram_block1a66 ) # (\data_out_sel[0]~input_o )))) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a64  & ( 
// !\MEM10|mem_rtl_0|auto_generated|ram_block1a67  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM10|mem_rtl_0|auto_generated|ram_block1a65 ))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o  & 
// \MEM10|mem_rtl_0|auto_generated|ram_block1a66 )))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a64  & ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a67  & ( (!\data_out_sel[1]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a65  & 
// (\data_out_sel[0]~input_o ))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a66 )))) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a65 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a66 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a64 ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~21 .extended_lut = "off";
defparam \Mux9~21 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Mux9~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N30
cyclonev_lcell_comb \Mux9~22 (
// Equation(s):
// \Mux9~22_combout  = ( \MEM10|mem_rtl_0|auto_generated|ram_block1a83  & ( \data_out_sel[1]~input_o  & ( (\MEM10|mem_rtl_0|auto_generated|ram_block1a82 ) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a83  & ( 
// \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & \MEM10|mem_rtl_0|auto_generated|ram_block1a82 ) ) ) ) # ( \MEM10|mem_rtl_0|auto_generated|ram_block1a83  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a80 )) # (\data_out_sel[0]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a81 ))) ) ) ) # ( !\MEM10|mem_rtl_0|auto_generated|ram_block1a83  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a80 )) # (\data_out_sel[0]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a81 ))) ) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a80 ),
	.datab(!\MEM10|mem_rtl_0|auto_generated|ram_block1a81 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a82 ),
	.datae(!\MEM10|mem_rtl_0|auto_generated|ram_block1a83 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~22 .extended_lut = "off";
defparam \Mux9~22 .lut_mask = 64'h5353535300F00FFF;
defparam \Mux9~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N42
cyclonev_lcell_comb \Mux9~25 (
// Equation(s):
// \Mux9~25_combout  = ( \data_out_sel[4]~input_o  & ( \Mux9~22_combout  & ( (!\data_out_sel[5]~input_o ) # (\Mux9~24_combout ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \Mux9~22_combout  & ( (!\data_out_sel[5]~input_o  & ((\Mux9~21_combout ))) # 
// (\data_out_sel[5]~input_o  & (\Mux9~23_combout )) ) ) ) # ( \data_out_sel[4]~input_o  & ( !\Mux9~22_combout  & ( (\data_out_sel[5]~input_o  & \Mux9~24_combout ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\Mux9~22_combout  & ( (!\data_out_sel[5]~input_o  & 
// ((\Mux9~21_combout ))) # (\data_out_sel[5]~input_o  & (\Mux9~23_combout )) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\Mux9~24_combout ),
	.datac(!\Mux9~23_combout ),
	.datad(!\Mux9~21_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux9~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~25 .extended_lut = "off";
defparam \Mux9~25 .lut_mask = 64'h05AF111105AFBBBB;
defparam \Mux9~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y8_N48
cyclonev_lcell_comb \Mux9~41 (
// Equation(s):
// \Mux9~41_combout  = ( \data_out_sel[3]~input_o  & ( \Mux9~25_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux9~35_combout ))) # (\data_out_sel[2]~input_o  & (\Mux9~40_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux9~25_combout  & ( 
// (!\data_out_sel[2]~input_o ) # (\Mux9~30_combout ) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux9~25_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux9~35_combout ))) # (\data_out_sel[2]~input_o  & (\Mux9~40_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  
// & ( !\Mux9~25_combout  & ( (\Mux9~30_combout  & \data_out_sel[2]~input_o ) ) ) )

	.dataa(!\Mux9~30_combout ),
	.datab(!\Mux9~40_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux9~35_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux9~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~41 .extended_lut = "off";
defparam \Mux9~41 .lut_mask = 64'h050503F3F5F503F3;
defparam \Mux9~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N30
cyclonev_lcell_comb \Mux9~69 (
// Equation(s):
// \Mux9~69_combout  = ( !\data_out_sel[1]~input_o  & ( ((!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a192 )) # (\data_out_sel[0]~input_o  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a193 ))))) # 
// (\data_out_sel[2]~input_o  & (((\data_out_sel[0]~input_o ))))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & (((\MEM10|mem_rtl_0|auto_generated|ram_block1a194 )))) # (\data_out_sel[0]~input_o  & 
// (\MEM10|mem_rtl_0|auto_generated|ram_block1a195 )))) # (\data_out_sel[2]~input_o  & ((((\data_out_sel[0]~input_o ))))) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a195 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM10|mem_rtl_0|auto_generated|ram_block1a193 ),
	.datag(!\MEM10|mem_rtl_0|auto_generated|ram_block1a192 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~69 .extended_lut = "on";
defparam \Mux9~69 .lut_mask = 64'h0C330C770CFF0C77;
defparam \Mux9~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N3
cyclonev_lcell_comb \Mux9~63 (
// Equation(s):
// \Mux9~63_combout  = ( !\data_out_sel[1]~input_o  & ( ((!\data_out_sel[2]~input_o  & (((\Mux9~69_combout )))) # (\data_out_sel[2]~input_o  & ((!\Mux9~69_combout  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a196 )) # (\Mux9~69_combout  & 
// ((\MEM10|mem_rtl_0|auto_generated|ram_block1a197 )))))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((((\Mux9~69_combout ))))) # (\data_out_sel[2]~input_o  & (((!\Mux9~69_combout  & ((\MEM10|mem_rtl_0|auto_generated|ram_block1a198 
// ))) # (\Mux9~69_combout  & (\MEM10|mem_rtl_0|auto_generated|ram_block1a199 ))))) ) )

	.dataa(!\MEM10|mem_rtl_0|auto_generated|ram_block1a199 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM10|mem_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\MEM10|mem_rtl_0|auto_generated|ram_block1a197 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux9~69_combout ),
	.datag(!\MEM10|mem_rtl_0|auto_generated|ram_block1a196 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~63 .extended_lut = "on";
defparam \Mux9~63 .lut_mask = 64'h03030303CCFFDDDD;
defparam \Mux9~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N33
cyclonev_lcell_comb \Mux9~67 (
// Equation(s):
// \Mux9~67_combout  = ( !\data_out_sel[4]~input_o  & ( \Mux9~63_combout  & ( (!\data_out_sel[5]~input_o  & !\data_out_sel[3]~input_o ) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux9~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~67 .extended_lut = "off";
defparam \Mux9~67 .lut_mask = 64'h00000000AA000000;
defparam \Mux9~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N36
cyclonev_lcell_comb \Mux9~68 (
// Equation(s):
// \Mux9~68_combout  = ( \Mux9~41_combout  & ( \Mux9~67_combout  & ( ((!\data_out_sel[7]~input_o  & ((\Mux9~20_combout ))) # (\data_out_sel[7]~input_o  & (\Mux9~62_combout ))) # (\data_out_sel[6]~input_o ) ) ) ) # ( !\Mux9~41_combout  & ( \Mux9~67_combout  & 
// ( (!\data_out_sel[6]~input_o  & ((!\data_out_sel[7]~input_o  & ((\Mux9~20_combout ))) # (\data_out_sel[7]~input_o  & (\Mux9~62_combout )))) # (\data_out_sel[6]~input_o  & (((\data_out_sel[7]~input_o )))) ) ) ) # ( \Mux9~41_combout  & ( !\Mux9~67_combout  
// & ( (!\data_out_sel[6]~input_o  & ((!\data_out_sel[7]~input_o  & ((\Mux9~20_combout ))) # (\data_out_sel[7]~input_o  & (\Mux9~62_combout )))) # (\data_out_sel[6]~input_o  & (((!\data_out_sel[7]~input_o )))) ) ) ) # ( !\Mux9~41_combout  & ( 
// !\Mux9~67_combout  & ( (!\data_out_sel[6]~input_o  & ((!\data_out_sel[7]~input_o  & ((\Mux9~20_combout ))) # (\data_out_sel[7]~input_o  & (\Mux9~62_combout )))) ) ) )

	.dataa(!\Mux9~62_combout ),
	.datab(!\data_out_sel[6]~input_o ),
	.datac(!\Mux9~20_combout ),
	.datad(!\data_out_sel[7]~input_o ),
	.datae(!\Mux9~41_combout ),
	.dataf(!\Mux9~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~68 .extended_lut = "off";
defparam \Mux9~68 .lut_mask = 64'h0C443F440C773F77;
defparam \Mux9~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N6
cyclonev_lcell_comb \Selector0~10 (
// Equation(s):
// \Selector0~10_combout  = ( \Selector0~1_combout  & ( \Mux9~68_combout  & ( (!\mem_block_sel[2]~input_o  & (\mem_block_sel[3]~input_o  & !\mem_block_sel[1]~input_o )) ) ) )

	.dataa(!\mem_block_sel[2]~input_o ),
	.datab(!\mem_block_sel[3]~input_o ),
	.datac(!\mem_block_sel[1]~input_o ),
	.datad(gnd),
	.datae(!\Selector0~1_combout ),
	.dataf(!\Mux9~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~10 .extended_lut = "off";
defparam \Selector0~10 .lut_mask = 64'h0000000000002020;
defparam \Selector0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N30
cyclonev_lcell_comb \Selector0~14 (
// Equation(s):
// \Selector0~14_combout  = ( !\Selector0~10_combout  & ( (!\Selector0~12_combout  & (!\Selector0~13_combout  & !\Selector0~11_combout )) ) )

	.dataa(gnd),
	.datab(!\Selector0~12_combout ),
	.datac(!\Selector0~13_combout ),
	.datad(!\Selector0~11_combout ),
	.datae(gnd),
	.dataf(!\Selector0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~14 .extended_lut = "off";
defparam \Selector0~14 .lut_mask = 64'hC000C00000000000;
defparam \Selector0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N6
cyclonev_lcell_comb \Mux8~69 (
// Equation(s):
// \Mux8~69_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a192 )) # (\data_out_sel[0]~input_o  & (((\MEM9|mem_rtl_0|auto_generated|ram_block1a193 )))))) # 
// (\data_out_sel[2]~input_o  & (\data_out_sel[0]~input_o )) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a194 )) # (\data_out_sel[0]~input_o  & 
// (((\MEM9|mem_rtl_0|auto_generated|ram_block1a195 )))))) # (\data_out_sel[2]~input_o  & (\data_out_sel[0]~input_o )) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a193 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a195 ),
	.datag(!\MEM9|mem_rtl_0|auto_generated|ram_block1a192 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~69 .extended_lut = "on";
defparam \Mux8~69 .lut_mask = 64'h193B1919193B3B3B;
defparam \Mux8~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y15_N30
cyclonev_lcell_comb \Mux8~63 (
// Equation(s):
// \Mux8~63_combout  = ( !\data_out_sel[1]~input_o  & ( ((!\Mux8~69_combout  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a196  & (\data_out_sel[2]~input_o ))) # (\Mux8~69_combout  & (((!\data_out_sel[2]~input_o ) # 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a197 ))))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\Mux8~69_combout  & (((\MEM9|mem_rtl_0|auto_generated|ram_block1a198  & (\data_out_sel[2]~input_o ))))) # (\Mux8~69_combout  & ((((!\data_out_sel[2]~input_o ))) # 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a199 ))) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a199 ),
	.datab(!\Mux8~69_combout ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a197 ),
	.datag(!\MEM9|mem_rtl_0|auto_generated|ram_block1a196 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~63 .extended_lut = "on";
defparam \Mux8~63 .lut_mask = 64'h330C331D333F331D;
defparam \Mux8~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N36
cyclonev_lcell_comb \Mux8~67 (
// Equation(s):
// \Mux8~67_combout  = ( \Mux8~63_combout  & ( (!\data_out_sel[3]~input_o  & (!\data_out_sel[4]~input_o  & !\data_out_sel[5]~input_o )) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(gnd),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(gnd),
	.dataf(!\Mux8~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~67 .extended_lut = "off";
defparam \Mux8~67 .lut_mask = 64'h0000000088008800;
defparam \Mux8~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \MEM9|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[62]~input_o ,\data_in[61]~input_o ,\data_in[60]~input_o ,\data_in[58]~input_o ,\data_in[57]~input_o ,\data_in[56]~input_o ,\data_in[54]~input_o ,\data_in[53]~input_o ,\data_in[50]~input_o ,\data_in[49]~input_o ,\data_in[46]~input_o ,\data_in[45]~input_o ,
\data_in[44]~input_o ,\data_in[42]~input_o ,\data_in[41]~input_o ,\data_in[40]~input_o ,\data_in[38]~input_o ,\data_in[37]~input_o ,\data_in[34]~input_o ,\data_in[33]~input_o ,\data_in[30]~input_o ,\data_in[29]~input_o ,\data_in[28]~input_o ,\data_in[26]~input_o ,
\data_in[25]~input_o ,\data_in[24]~input_o ,\data_in[22]~input_o ,\data_in[21]~input_o ,\data_in[18]~input_o ,\data_in[17]~input_o ,\data_in[14]~input_o ,\data_in[13]~input_o ,\data_in[12]~input_o ,\data_in[10]~input_o ,\data_in[9]~input_o ,\data_in[8]~input_o ,
\data_in[6]~input_o ,\data_in[5]~input_o ,\data_in[2]~input_o ,\data_in[1]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM9|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 40;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 150;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 200;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 40;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 150;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 200;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N36
cyclonev_lcell_comb \Mux8~6 (
// Equation(s):
// \Mux8~6_combout  = ( \data_out_sel[2]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a22  & ( (!\data_out_sel[5]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a54 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a22  & ( (!\data_out_sel[5]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a18 )) # (\data_out_sel[5]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a50 ))) ) ) ) # ( \data_out_sel[2]~input_o  & ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a22  & ( (\data_out_sel[5]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a54 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a22  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a18 )) # (\data_out_sel[5]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a50 ))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a54 ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a50 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~6 .extended_lut = "off";
defparam \Mux8~6 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \Mux8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N12
cyclonev_lcell_comb \Mux8~7 (
// Equation(s):
// \Mux8~7_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a46  & ( \data_out_sel[2]~input_o  & ( (\MEM9|mem_rtl_0|auto_generated|ram_block1a14 ) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a46  & ( 
// \data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a14 ) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a46  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a10 )) # (\data_out_sel[5]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a42 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a46  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a10 )) # (\data_out_sel[5]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a42 ))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a42 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a46 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~7 .extended_lut = "off";
defparam \Mux8~7 .lut_mask = 64'h227722770A0A5F5F;
defparam \Mux8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N0
cyclonev_lcell_comb \Mux8~5 (
// Equation(s):
// \Mux8~5_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a6  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a38 ) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a6  & ( 
// \data_out_sel[2]~input_o  & ( (\MEM9|mem_rtl_0|auto_generated|ram_block1a38  & \data_out_sel[5]~input_o ) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a6  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a2 ))) # (\data_out_sel[5]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a34 )) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a6  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a2 ))) # (\data_out_sel[5]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a34 )) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a34 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a38 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~5 .extended_lut = "off";
defparam \Mux8~5 .lut_mask = 64'h05F505F50303F3F3;
defparam \Mux8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N51
cyclonev_lcell_comb \Mux8~8 (
// Equation(s):
// \Mux8~8_combout  = ( \data_out_sel[5]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a26  & ( (!\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a58 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a62 ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a26  & ( (!\data_out_sel[2]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a30 ) ) ) ) # ( \data_out_sel[5]~input_o 
//  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a26  & ( (!\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a58 )) # (\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a62 ))) ) ) ) # ( !\data_out_sel[5]~input_o  & 
// ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a26  & ( (\data_out_sel[2]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a30 ) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a58 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a62 ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~8 .extended_lut = "off";
defparam \Mux8~8 .lut_mask = 64'h00334747CCFF4747;
defparam \Mux8~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N24
cyclonev_lcell_comb \Mux8~9 (
// Equation(s):
// \Mux8~9_combout  = ( \Mux8~5_combout  & ( \Mux8~8_combout  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o ) # (\Mux8~7_combout )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[3]~input_o )) # (\Mux8~6_combout ))) ) ) ) # ( 
// !\Mux8~5_combout  & ( \Mux8~8_combout  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[3]~input_o  & \Mux8~7_combout )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[3]~input_o )) # (\Mux8~6_combout ))) ) ) ) # ( \Mux8~5_combout  & ( 
// !\Mux8~8_combout  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o ) # (\Mux8~7_combout )))) # (\data_out_sel[4]~input_o  & (\Mux8~6_combout  & (!\data_out_sel[3]~input_o ))) ) ) ) # ( !\Mux8~5_combout  & ( !\Mux8~8_combout  & ( 
// (!\data_out_sel[4]~input_o  & (((\data_out_sel[3]~input_o  & \Mux8~7_combout )))) # (\data_out_sel[4]~input_o  & (\Mux8~6_combout  & (!\data_out_sel[3]~input_o ))) ) ) )

	.dataa(!\Mux8~6_combout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\Mux8~7_combout ),
	.datae(!\Mux8~5_combout ),
	.dataf(!\Mux8~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~9 .extended_lut = "off";
defparam \Mux8~9 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N18
cyclonev_lcell_comb \Mux8~3 (
// Equation(s):
// \Mux8~3_combout  = ( \data_out_sel[4]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a28  & ( (!\data_out_sel[5]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a60 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a28  & ( (!\data_out_sel[5]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a12 ))) # (\data_out_sel[5]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a44 )) ) ) ) # ( \data_out_sel[4]~input_o  & ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a28  & ( (\data_out_sel[5]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a60 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a28  & ( (!\data_out_sel[5]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a12 ))) # (\data_out_sel[5]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a44 )) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a44 ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a60 ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~3 .extended_lut = "off";
defparam \Mux8~3 .lut_mask = 64'h11BB050511BBAFAF;
defparam \Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N15
cyclonev_lcell_comb \Mux8~2 (
// Equation(s):
// \Mux8~2_combout  = ( \data_out_sel[4]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[5]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a24 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a56 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[5]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a40 ) ) ) ) # ( \data_out_sel[4]~input_o  
// & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[5]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a24 )) # (\data_out_sel[5]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a56 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a8  & ( (\MEM9|mem_rtl_0|auto_generated|ram_block1a40  & \data_out_sel[5]~input_o ) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a56 ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a40 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~2 .extended_lut = "off";
defparam \Mux8~2 .lut_mask = 64'h000F5533FF0F5533;
defparam \Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \MEM9|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[52]~input_o ,\data_in[48]~input_o ,\data_in[36]~input_o ,\data_in[32]~input_o ,\data_in[20]~input_o ,\data_in[16]~input_o ,\data_in[4]~input_o ,\data_in[0]~input_o ,\data_in[191]~input_o ,\data_in[190]~input_o ,\data_in[187]~input_o ,\data_in[186]~input_o ,
\data_in[183]~input_o ,\data_in[182]~input_o ,\data_in[179]~input_o ,\data_in[178]~input_o ,\data_in[175]~input_o ,\data_in[174]~input_o ,\data_in[171]~input_o ,\data_in[170]~input_o ,\data_in[167]~input_o ,\data_in[166]~input_o ,\data_in[163]~input_o ,
\data_in[162]~input_o ,\data_in[159]~input_o ,\data_in[158]~input_o ,\data_in[155]~input_o ,\data_in[154]~input_o ,\data_in[151]~input_o ,\data_in[150]~input_o ,\data_in[147]~input_o ,\data_in[146]~input_o ,\data_in[143]~input_o ,\data_in[142]~input_o ,
\data_in[139]~input_o ,\data_in[138]~input_o ,\data_in[135]~input_o ,\data_in[134]~input_o ,\data_in[131]~input_o ,\data_in[130]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM9|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 150;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 200;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 150;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 200;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N6
cyclonev_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a36  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a20 ))) # 
// (\data_out_sel[5]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a52 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a36  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )))) # 
// (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a20 ))) # (\data_out_sel[5]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a52 )))) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a36  & ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a20 ))) # (\data_out_sel[5]~input_o  
// & (\MEM9|mem_rtl_0|auto_generated|ram_block1a52 )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a36  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a4  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a20 ))) # (\data_out_sel[5]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a52 )))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a52 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a36 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~1 .extended_lut = "off";
defparam \Mux8~1 .lut_mask = 64'h031103DDCF11CFDD;
defparam \Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N30
cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a16  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a32 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a48 )) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a16  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a32 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a48 )) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a16  & ( !\data_out_sel[5]~input_o  & ( (\MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) # (\data_out_sel[4]~input_o ) ) ) ) # ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a16  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a48 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a32 ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y17_N54
cyclonev_lcell_comb \Mux8~4 (
// Equation(s):
// \Mux8~4_combout  = ( \Mux8~1_combout  & ( \Mux8~0_combout  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\Mux8~2_combout ))) # (\data_out_sel[2]~input_o  & (\Mux8~3_combout ))) ) ) ) # ( !\Mux8~1_combout  & ( \Mux8~0_combout  & ( 
// (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & ((\Mux8~2_combout ))) # (\data_out_sel[2]~input_o  & (\Mux8~3_combout )))) ) ) ) # ( \Mux8~1_combout  & ( !\Mux8~0_combout  & ( 
// (!\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & ((\Mux8~2_combout ))) # (\data_out_sel[2]~input_o  & (\Mux8~3_combout )))) ) ) ) # ( !\Mux8~1_combout  & ( !\Mux8~0_combout  & ( 
// (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & ((\Mux8~2_combout ))) # (\data_out_sel[2]~input_o  & (\Mux8~3_combout )))) ) ) )

	.dataa(!\Mux8~3_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux8~2_combout ),
	.datae(!\Mux8~1_combout ),
	.dataf(!\Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~4 .extended_lut = "off";
defparam \Mux8~4 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \MEM9|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[115]~input_o ,\data_in[114]~input_o ,\data_in[113]~input_o ,\data_in[112]~input_o ,\data_in[99]~input_o ,\data_in[98]~input_o ,\data_in[97]~input_o ,\data_in[96]~input_o ,\data_in[87]~input_o ,\data_in[86]~input_o ,\data_in[85]~input_o ,\data_in[84]~input_o ,
\data_in[83]~input_o ,\data_in[82]~input_o ,\data_in[81]~input_o ,\data_in[80]~input_o ,\data_in[71]~input_o ,\data_in[70]~input_o ,\data_in[69]~input_o ,\data_in[68]~input_o ,\data_in[67]~input_o ,\data_in[66]~input_o ,\data_in[65]~input_o ,\data_in[64]~input_o ,
\data_in[63]~input_o ,\data_in[59]~input_o ,\data_in[55]~input_o ,\data_in[51]~input_o ,\data_in[47]~input_o ,\data_in[43]~input_o ,\data_in[39]~input_o ,\data_in[35]~input_o ,\data_in[31]~input_o ,\data_in[27]~input_o ,\data_in[23]~input_o ,\data_in[19]~input_o ,
\data_in[15]~input_o ,\data_in[11]~input_o ,\data_in[7]~input_o ,\data_in[3]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM9|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 40;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 150;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 200;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 40;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 255;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 150;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 200;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N33
cyclonev_lcell_comb \Mux8~15 (
// Equation(s):
// \Mux8~15_combout  = ( \data_out_sel[3]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a19  & ( (!\data_out_sel[4]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a11 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a27 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a19  & ( (\MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) # (\data_out_sel[4]~input_o ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a19  & ( (!\data_out_sel[4]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a11 )) # (\data_out_sel[4]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a27 ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a19  & ( (!\data_out_sel[4]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~15 .extended_lut = "off";
defparam \Mux8~15 .lut_mask = 64'h00AA272755FF2727;
defparam \Mux8~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N6
cyclonev_lcell_comb \Mux8~17 (
// Equation(s):
// \Mux8~17_combout  = ( \data_out_sel[4]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a23  & ( (!\data_out_sel[3]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a23  & ( (!\data_out_sel[3]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a7 )) # (\data_out_sel[3]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a15 ))) ) ) ) # ( \data_out_sel[4]~input_o  & ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a23  & ( (\MEM9|mem_rtl_0|auto_generated|ram_block1a31  & \data_out_sel[3]~input_o ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a23  & ( (!\data_out_sel[3]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a7 )) # (\data_out_sel[3]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a15 ))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~17 .extended_lut = "off";
defparam \Mux8~17 .lut_mask = 64'h303F0505303FF5F5;
defparam \Mux8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N30
cyclonev_lcell_comb \Mux8~16 (
// Equation(s):
// \Mux8~16_combout  = ( \data_out_sel[4]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[3]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a51 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a59 )) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[3]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a43 ) ) ) ) # ( \data_out_sel[4]~input_o  
// & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[3]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a51 ))) # (\data_out_sel[3]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a59 )) ) ) ) # ( !\data_out_sel[4]~input_o  & 
// ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a35  & ( (\data_out_sel[3]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a43 ) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a59 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a51 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a35 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~16 .extended_lut = "off";
defparam \Mux8~16 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux8~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N42
cyclonev_lcell_comb \Mux8~18 (
// Equation(s):
// \Mux8~18_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a47  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a55  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a39 )))) # 
// (\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a63 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a47  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a55  & ( (!\data_out_sel[3]~input_o  & 
// (((\data_out_sel[4]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a39 )))) # (\data_out_sel[3]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a63  & ((\data_out_sel[4]~input_o )))) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a47  & ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a55  & ( (!\data_out_sel[3]~input_o  & (((\MEM9|mem_rtl_0|auto_generated|ram_block1a39  & !\data_out_sel[4]~input_o )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o )) # 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a63 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a47  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a55  & ( (!\data_out_sel[3]~input_o  & (((\MEM9|mem_rtl_0|auto_generated|ram_block1a39  & 
// !\data_out_sel[4]~input_o )))) # (\data_out_sel[3]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a63  & ((\data_out_sel[4]~input_o )))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a39 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a47 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a55 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~18 .extended_lut = "off";
defparam \Mux8~18 .lut_mask = 64'h30053F0530F53FF5;
defparam \Mux8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N18
cyclonev_lcell_comb \Mux8~19 (
// Equation(s):
// \Mux8~19_combout  = ( \data_out_sel[5]~input_o  & ( \Mux8~18_combout  & ( (\Mux8~16_combout ) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux8~18_combout  & ( (!\data_out_sel[2]~input_o  & (\Mux8~15_combout )) # 
// (\data_out_sel[2]~input_o  & ((\Mux8~17_combout ))) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux8~18_combout  & ( (!\data_out_sel[2]~input_o  & \Mux8~16_combout ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\Mux8~18_combout  & ( (!\data_out_sel[2]~input_o  
// & (\Mux8~15_combout )) # (\data_out_sel[2]~input_o  & ((\Mux8~17_combout ))) ) ) )

	.dataa(!\Mux8~15_combout ),
	.datab(!\Mux8~17_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux8~16_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux8~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~19 .extended_lut = "off";
defparam \Mux8~19 .lut_mask = 64'h535300F053530FFF;
defparam \Mux8~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N12
cyclonev_lcell_comb \Mux8~12 (
// Equation(s):
// \Mux8~12_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a57  & ( \data_out_sel[5]~input_o  & ( (\data_out_sel[4]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a41 ) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a57  & ( 
// \data_out_sel[5]~input_o  & ( (\MEM9|mem_rtl_0|auto_generated|ram_block1a41  & !\data_out_sel[4]~input_o ) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a57  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a9 )) # (\data_out_sel[4]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a25 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a57  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a9 )) # (\data_out_sel[4]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a25 ))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a41 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a57 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~12 .extended_lut = "off";
defparam \Mux8~12 .lut_mask = 64'h505F505F30303F3F;
defparam \Mux8~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N0
cyclonev_lcell_comb \Mux8~10 (
// Equation(s):
// \Mux8~10_combout  = ( \data_out_sel[4]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\data_out_sel[5]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a17 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a49 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\data_out_sel[5]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a33 ) ) ) ) # ( 
// \data_out_sel[4]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\data_out_sel[5]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a17 )) # (\data_out_sel[5]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a49 ))) ) 
// ) ) # ( !\data_out_sel[4]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\data_out_sel[5]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a33 ) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a49 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a33 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~10 .extended_lut = "off";
defparam \Mux8~10 .lut_mask = 64'h000F5353F0FF5353;
defparam \Mux8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N36
cyclonev_lcell_comb \Mux8~11 (
// Equation(s):
// \Mux8~11_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a5  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a21  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a37 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a53 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a5  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a21  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o  & 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a37 )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a53 ))) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a5  & ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a21  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a37 )))) # (\data_out_sel[4]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a53  & 
// (\data_out_sel[5]~input_o ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a5  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a21  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a37 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a53 )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a53 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a37 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~11 .extended_lut = "off";
defparam \Mux8~11 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux8~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N48
cyclonev_lcell_comb \Mux8~13 (
// Equation(s):
// \Mux8~13_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a13  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a45 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a61 )) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a13  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a45 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a61 )) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a13  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a29 ) ) ) ) # ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a13  & ( !\data_out_sel[5]~input_o  & ( (\data_out_sel[4]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a29 ) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a61 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a45 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a13 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~13 .extended_lut = "off";
defparam \Mux8~13 .lut_mask = 64'h000FF0FF35353535;
defparam \Mux8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N54
cyclonev_lcell_comb \Mux8~14 (
// Equation(s):
// \Mux8~14_combout  = ( \Mux8~11_combout  & ( \Mux8~13_combout  & ( ((!\data_out_sel[3]~input_o  & ((\Mux8~10_combout ))) # (\data_out_sel[3]~input_o  & (\Mux8~12_combout ))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\Mux8~11_combout  & ( \Mux8~13_combout  & 
// ( (!\data_out_sel[3]~input_o  & (((\Mux8~10_combout  & !\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )) # (\Mux8~12_combout ))) ) ) ) # ( \Mux8~11_combout  & ( !\Mux8~13_combout  & ( (!\data_out_sel[3]~input_o  
// & (((\data_out_sel[2]~input_o ) # (\Mux8~10_combout )))) # (\data_out_sel[3]~input_o  & (\Mux8~12_combout  & ((!\data_out_sel[2]~input_o )))) ) ) ) # ( !\Mux8~11_combout  & ( !\Mux8~13_combout  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o 
//  & ((\Mux8~10_combout ))) # (\data_out_sel[3]~input_o  & (\Mux8~12_combout )))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\Mux8~12_combout ),
	.datac(!\Mux8~10_combout ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\Mux8~11_combout ),
	.dataf(!\Mux8~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~14 .extended_lut = "off";
defparam \Mux8~14 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \Mux8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N18
cyclonev_lcell_comb \Mux8~20 (
// Equation(s):
// \Mux8~20_combout  = ( \data_out_sel[0]~input_o  & ( \Mux8~14_combout  & ( (!\data_out_sel[1]~input_o ) # (\Mux8~19_combout ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux8~14_combout  & ( (!\data_out_sel[1]~input_o  & ((\Mux8~4_combout ))) # 
// (\data_out_sel[1]~input_o  & (\Mux8~9_combout )) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux8~14_combout  & ( (\data_out_sel[1]~input_o  & \Mux8~19_combout ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\Mux8~14_combout  & ( (!\data_out_sel[1]~input_o  & 
// ((\Mux8~4_combout ))) # (\data_out_sel[1]~input_o  & (\Mux8~9_combout )) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\Mux8~9_combout ),
	.datac(!\Mux8~4_combout ),
	.datad(!\Mux8~19_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux8~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~20 .extended_lut = "off";
defparam \Mux8~20 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \Mux8~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N0
cyclonev_lcell_comb \Mux8~26 (
// Equation(s):
// \Mux8~26_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a70  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a69  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a68 ))) # 
// (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a71 )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a70  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a69  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a68  & ((!\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a71 )))) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a70  & 
// ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a69  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a68 ))) # (\data_out_sel[0]~input_o  & (((\MEM9|mem_rtl_0|auto_generated|ram_block1a71  & 
// \data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a70  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a69  & ( (!\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a68  & ((!\data_out_sel[1]~input_o )))) # 
// (\data_out_sel[0]~input_o  & (((\MEM9|mem_rtl_0|auto_generated|ram_block1a71  & \data_out_sel[1]~input_o )))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a68 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a71 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a70 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a69 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~26 .extended_lut = "off";
defparam \Mux8~26 .lut_mask = 64'h500350F35F035FF3;
defparam \Mux8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N0
cyclonev_lcell_comb \Mux8~27 (
// Equation(s):
// \Mux8~27_combout  = ( \data_out_sel[1]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a86  & ( (!\data_out_sel[0]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a87 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a86  & ( (!\data_out_sel[0]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a84 ))) # (\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a85 )) ) ) ) # ( \data_out_sel[1]~input_o  & ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a86  & ( (\MEM9|mem_rtl_0|auto_generated|ram_block1a87  & \data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a86  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a84 ))) # (\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a85 )) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a85 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a87 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a86 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~27 .extended_lut = "off";
defparam \Mux8~27 .lut_mask = 64'h05F5030305F5F3F3;
defparam \Mux8~27 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \MEM9|mem_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[127]~input_o ,\data_in[126]~input_o ,\data_in[125]~input_o ,\data_in[124]~input_o ,\data_in[123]~input_o ,\data_in[122]~input_o ,\data_in[121]~input_o ,\data_in[120]~input_o ,\data_in[119]~input_o ,\data_in[118]~input_o ,\data_in[117]~input_o ,
\data_in[116]~input_o ,\data_in[111]~input_o ,\data_in[110]~input_o ,\data_in[109]~input_o ,\data_in[108]~input_o ,\data_in[107]~input_o ,\data_in[106]~input_o ,\data_in[105]~input_o ,\data_in[104]~input_o ,\data_in[103]~input_o ,\data_in[102]~input_o ,
\data_in[101]~input_o ,\data_in[100]~input_o ,\data_in[95]~input_o ,\data_in[94]~input_o ,\data_in[93]~input_o ,\data_in[92]~input_o ,\data_in[91]~input_o ,\data_in[90]~input_o ,\data_in[89]~input_o ,\data_in[88]~input_o ,\data_in[79]~input_o ,\data_in[78]~input_o ,
\data_in[77]~input_o ,\data_in[76]~input_o ,\data_in[75]~input_o ,\data_in[74]~input_o ,\data_in[73]~input_o ,\data_in[72]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM9|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 8;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 40;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 72;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 255;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 150;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 200;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 8;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 40;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 72;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 255;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 150;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 200;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N12
cyclonev_lcell_comb \Mux8~29 (
// Equation(s):
// \Mux8~29_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a119  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a118  & ( ((!\data_out_sel[0]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a116 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a117 ))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a119  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o ) # 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a116 )))) # (\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a117  & ((!\data_out_sel[1]~input_o )))) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a119  & ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[0]~input_o  & (((\MEM9|mem_rtl_0|auto_generated|ram_block1a116  & !\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a117 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a119  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a116 ))) # (\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a117 )))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a117 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a116 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a119 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a118 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~29 .extended_lut = "off";
defparam \Mux8~29 .lut_mask = 64'h3500350F35F035FF;
defparam \Mux8~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N6
cyclonev_lcell_comb \Mux8~28 (
// Equation(s):
// \Mux8~28_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a102  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a101 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a103 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a102  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[0]~input_o  & (!\data_out_sel[1]~input_o )) # 
// (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a101 ))) # (\data_out_sel[1]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a103 )))) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a102  & ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[0]~input_o  & (\data_out_sel[1]~input_o )) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a101 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a103 )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a102  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a100  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a101 ))) # (\data_out_sel[1]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a103 )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a103 ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a101 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a102 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a100 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~28 .extended_lut = "off";
defparam \Mux8~28 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux8~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N18
cyclonev_lcell_comb \Mux8~30 (
// Equation(s):
// \Mux8~30_combout  = ( \data_out_sel[5]~input_o  & ( \Mux8~28_combout  & ( (!\data_out_sel[4]~input_o ) # (\Mux8~29_combout ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux8~28_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux8~26_combout )) # 
// (\data_out_sel[4]~input_o  & ((\Mux8~27_combout ))) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux8~28_combout  & ( (\data_out_sel[4]~input_o  & \Mux8~29_combout ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\Mux8~28_combout  & ( (!\data_out_sel[4]~input_o  
// & (\Mux8~26_combout )) # (\data_out_sel[4]~input_o  & ((\Mux8~27_combout ))) ) ) )

	.dataa(!\Mux8~26_combout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\Mux8~27_combout ),
	.datad(!\Mux8~29_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux8~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~30 .extended_lut = "off";
defparam \Mux8~30 .lut_mask = 64'h474700334747CCFF;
defparam \Mux8~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N12
cyclonev_lcell_comb \Mux8~23 (
// Equation(s):
// \Mux8~23_combout  = ( \data_out_sel[0]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a97  & ( (!\data_out_sel[1]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a99 ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a97  & ( (!\data_out_sel[1]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a96 )) # (\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a98 ))) ) ) ) # ( \data_out_sel[0]~input_o  & ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a97  & ( (\data_out_sel[1]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a99 ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a97  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a96 )) # (\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a98 ))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a96 ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a99 ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a98 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~23 .extended_lut = "off";
defparam \Mux8~23 .lut_mask = 64'h227705052277AFAF;
defparam \Mux8~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N30
cyclonev_lcell_comb \Mux8~21 (
// Equation(s):
// \Mux8~21_combout  = ( \data_out_sel[0]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a64  & ( (!\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a65 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a67 )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a64  & ( (!\data_out_sel[1]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a66 ) ) ) ) # ( \data_out_sel[0]~input_o  
// & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a64  & ( (!\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a65 ))) # (\data_out_sel[1]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a67 )) ) ) ) # ( !\data_out_sel[0]~input_o  & 
// ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a64  & ( (\data_out_sel[1]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a66 ) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a65 ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a66 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a64 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~21 .extended_lut = "off";
defparam \Mux8~21 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \Mux8~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N18
cyclonev_lcell_comb \Mux8~24 (
// Equation(s):
// \Mux8~24_combout  = ( \data_out_sel[0]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a113 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a115 )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[1]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a114 ) ) ) ) # ( 
// \data_out_sel[0]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a113 ))) # (\data_out_sel[1]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a115 )) ) ) ) # ( 
// !\data_out_sel[0]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a112  & ( (\data_out_sel[1]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a114 ) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a115 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a113 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a114 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a112 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~24 .extended_lut = "off";
defparam \Mux8~24 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux8~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N6
cyclonev_lcell_comb \Mux8~22 (
// Equation(s):
// \Mux8~22_combout  = ( \data_out_sel[0]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[1]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a81 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a83 ))) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[1]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a82 ) ) ) ) # ( \data_out_sel[0]~input_o 
//  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[1]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a81 )) # (\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a83 ))) ) ) ) # ( !\data_out_sel[0]~input_o  & 
// ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a80  & ( (\data_out_sel[1]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a82 ) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a81 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a83 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a82 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a80 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~22 .extended_lut = "off";
defparam \Mux8~22 .lut_mask = 64'h000F5353F0FF5353;
defparam \Mux8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N54
cyclonev_lcell_comb \Mux8~25 (
// Equation(s):
// \Mux8~25_combout  = ( \Mux8~24_combout  & ( \Mux8~22_combout  & ( ((!\data_out_sel[5]~input_o  & ((\Mux8~21_combout ))) # (\data_out_sel[5]~input_o  & (\Mux8~23_combout ))) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\Mux8~24_combout  & ( \Mux8~22_combout  & 
// ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\Mux8~21_combout ))) # (\data_out_sel[5]~input_o  & (\Mux8~23_combout )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )))) ) ) ) # ( \Mux8~24_combout  & ( !\Mux8~22_combout  
// & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\Mux8~21_combout ))) # (\data_out_sel[5]~input_o  & (\Mux8~23_combout )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )))) ) ) ) # ( !\Mux8~24_combout  & ( 
// !\Mux8~22_combout  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\Mux8~21_combout ))) # (\data_out_sel[5]~input_o  & (\Mux8~23_combout )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\Mux8~23_combout ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\Mux8~21_combout ),
	.datae(!\Mux8~24_combout ),
	.dataf(!\Mux8~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~25 .extended_lut = "off";
defparam \Mux8~25 .lut_mask = 64'h02A207A752F257F7;
defparam \Mux8~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N24
cyclonev_lcell_comb \Mux8~31 (
// Equation(s):
// \Mux8~31_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a74  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a73 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a75 )) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a74  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a73 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a75 )) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a74  & ( !\data_out_sel[0]~input_o  & ( (\MEM9|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ) # (\data_out_sel[1]~input_o ) ) ) ) # ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a74  & ( !\data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a73 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a74 ),
	.dataf(!\data_out_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~31 .extended_lut = "off";
defparam \Mux8~31 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \Mux8~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N36
cyclonev_lcell_comb \Mux8~33 (
// Equation(s):
// \Mux8~33_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a106  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a104 )))) # 
// (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a107 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a106  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[0]~input_o  
// & (((\MEM9|mem_rtl_0|auto_generated|ram_block1a104  & !\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a107 ))) ) ) ) # ( 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a106  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a104 )))) # (\data_out_sel[0]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a107  & ((\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a106  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[0]~input_o  & 
// (((\MEM9|mem_rtl_0|auto_generated|ram_block1a104  & !\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a107  & ((\data_out_sel[1]~input_o )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a107 ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a104 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a106 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a105 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~33 .extended_lut = "off";
defparam \Mux8~33 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \Mux8~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N42
cyclonev_lcell_comb \Mux8~34 (
// Equation(s):
// \Mux8~34_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a120  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a121  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a122 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a123 )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a120  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a121  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a122  & ((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a123 )))) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a120  
// & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a121  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a122 ))) # (\data_out_sel[0]~input_o  & (((\MEM9|mem_rtl_0|auto_generated|ram_block1a123  & 
// \data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a120  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a121  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a122 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a123 ))))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a122 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a123 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a120 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a121 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~34 .extended_lut = "off";
defparam \Mux8~34 .lut_mask = 64'h0053F0530F53FF53;
defparam \Mux8~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N30
cyclonev_lcell_comb \Mux8~32 (
// Equation(s):
// \Mux8~32_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a89  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a91  & ( ((!\data_out_sel[1]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a88 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a90 )))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a89  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a91  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a88  & (!\data_out_sel[0]~input_o ))) # (\data_out_sel[1]~input_o  & (((\MEM9|mem_rtl_0|auto_generated|ram_block1a90 ) # (\data_out_sel[0]~input_o )))) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a89  & ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a91  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o )) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a88 ))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o  & 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a90 )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a89  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a91  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a88 )) # (\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a90 ))))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a88 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a90 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a89 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a91 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~32 .extended_lut = "off";
defparam \Mux8~32 .lut_mask = 64'h40704C7C43734F7F;
defparam \Mux8~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N48
cyclonev_lcell_comb \Mux8~35 (
// Equation(s):
// \Mux8~35_combout  = ( \data_out_sel[5]~input_o  & ( \Mux8~32_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux8~33_combout )) # (\data_out_sel[4]~input_o  & ((\Mux8~34_combout ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux8~32_combout  & ( 
// (\data_out_sel[4]~input_o ) # (\Mux8~31_combout ) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux8~32_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux8~33_combout )) # (\data_out_sel[4]~input_o  & ((\Mux8~34_combout ))) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\Mux8~32_combout  & ( (\Mux8~31_combout  & !\data_out_sel[4]~input_o ) ) ) )

	.dataa(!\Mux8~31_combout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\Mux8~33_combout ),
	.datad(!\Mux8~34_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux8~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~35 .extended_lut = "off";
defparam \Mux8~35 .lut_mask = 64'h44440C3F77770C3F;
defparam \Mux8~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N36
cyclonev_lcell_comb \Mux8~38 (
// Equation(s):
// \Mux8~38_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a109  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a93 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a125 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a109  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a93 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a125 ))) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a109  & ( !\data_out_sel[4]~input_o  & ( (\data_out_sel[5]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a77 ) ) ) ) # ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a109  & ( !\data_out_sel[4]~input_o  & ( (\MEM9|mem_rtl_0|auto_generated|ram_block1a77  & !\data_out_sel[5]~input_o ) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a77 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a93 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a125 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a109 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~38 .extended_lut = "off";
defparam \Mux8~38 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux8~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y23_N54
cyclonev_lcell_comb \Mux8~37 (
// Equation(s):
// \Mux8~37_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a126  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a110  & ( ((!\data_out_sel[4]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a78 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a94 )))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a126  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a110  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a78 )) # (\data_out_sel[4]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a94 ))))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )))) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a126  
// & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a110  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a78 )) # (\data_out_sel[4]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a94 ))))) # 
// (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a126  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a110  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a78 )) # (\data_out_sel[4]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a94 ))))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a94 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a126 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a110 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~37 .extended_lut = "off";
defparam \Mux8~37 .lut_mask = 64'h440C443F770C773F;
defparam \Mux8~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N42
cyclonev_lcell_comb \Mux8~39 (
// Equation(s):
// \Mux8~39_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a95  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a127 ) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a95  & ( 
// \data_out_sel[4]~input_o  & ( (\data_out_sel[5]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a127 ) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a95  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a79 )) # (\data_out_sel[5]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a111 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a95  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a79 )) # (\data_out_sel[5]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a111 ))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a79 ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a127 ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a111 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a95 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~39 .extended_lut = "off";
defparam \Mux8~39 .lut_mask = 64'h227722770505AFAF;
defparam \Mux8~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N0
cyclonev_lcell_comb \Mux8~36 (
// Equation(s):
// \Mux8~36_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a124  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a108  & ( ((!\data_out_sel[4]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a76 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a92 ))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a124  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a108  & ( (!\data_out_sel[4]~input_o  & 
// (((\MEM9|mem_rtl_0|auto_generated|ram_block1a76 ) # (\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a92  & (!\data_out_sel[5]~input_o ))) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a124  & ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a108  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a76 )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a92 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a124  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a108  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a76 ))) # (\data_out_sel[4]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a92 )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a92 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a76 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a124 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a108 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~36 .extended_lut = "off";
defparam \Mux8~36 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux8~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y24_N48
cyclonev_lcell_comb \Mux8~40 (
// Equation(s):
// \Mux8~40_combout  = ( \data_out_sel[0]~input_o  & ( \Mux8~36_combout  & ( (!\data_out_sel[1]~input_o  & (\Mux8~38_combout )) # (\data_out_sel[1]~input_o  & ((\Mux8~39_combout ))) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux8~36_combout  & ( 
// (!\data_out_sel[1]~input_o ) # (\Mux8~37_combout ) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux8~36_combout  & ( (!\data_out_sel[1]~input_o  & (\Mux8~38_combout )) # (\data_out_sel[1]~input_o  & ((\Mux8~39_combout ))) ) ) ) # ( !\data_out_sel[0]~input_o  
// & ( !\Mux8~36_combout  & ( (\Mux8~37_combout  & \data_out_sel[1]~input_o ) ) ) )

	.dataa(!\Mux8~38_combout ),
	.datab(!\Mux8~37_combout ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\Mux8~39_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux8~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~40 .extended_lut = "off";
defparam \Mux8~40 .lut_mask = 64'h0303505FF3F3505F;
defparam \Mux8~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N54
cyclonev_lcell_comb \Mux8~41 (
// Equation(s):
// \Mux8~41_combout  = ( \Mux8~35_combout  & ( \Mux8~40_combout  & ( ((!\data_out_sel[2]~input_o  & ((\Mux8~25_combout ))) # (\data_out_sel[2]~input_o  & (\Mux8~30_combout ))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\Mux8~35_combout  & ( \Mux8~40_combout  & 
// ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o  & \Mux8~25_combout )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o )) # (\Mux8~30_combout ))) ) ) ) # ( \Mux8~35_combout  & ( !\Mux8~40_combout  & ( (!\data_out_sel[2]~input_o  
// & (((\Mux8~25_combout ) # (\data_out_sel[3]~input_o )))) # (\data_out_sel[2]~input_o  & (\Mux8~30_combout  & (!\data_out_sel[3]~input_o ))) ) ) ) # ( !\Mux8~35_combout  & ( !\Mux8~40_combout  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  
// & ((\Mux8~25_combout ))) # (\data_out_sel[2]~input_o  & (\Mux8~30_combout )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\Mux8~30_combout ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\Mux8~25_combout ),
	.datae(!\Mux8~35_combout ),
	.dataf(!\Mux8~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~41 .extended_lut = "off";
defparam \Mux8~41 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Mux8~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N12
cyclonev_lcell_comb \Mux8~59 (
// Equation(s):
// \Mux8~59_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a179  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a178  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a186 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a187 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a179  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a178  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o 
// )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a186 ))) # (\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a187 )))) ) ) ) # ( 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a179  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a178  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a186 ))) # (\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a187 )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a179  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a178  & ( 
// (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a186 ))) # (\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a187 )))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a187 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a186 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a179 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a178 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~59 .extended_lut = "off";
defparam \Mux8~59 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux8~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N0
cyclonev_lcell_comb \Mux8~57 (
// Equation(s):
// \Mux8~57_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a184  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a185  & ( ((!\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a176 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a177 )))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a184  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a185  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  
// & (\MEM9|mem_rtl_0|auto_generated|ram_block1a176 )) # (\data_out_sel[0]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a177 ))))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o )))) ) ) ) # ( 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a184  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a185  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a176 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a177 ))))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a184  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a185  & ( 
// (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a176 )) # (\data_out_sel[0]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a177 ))))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a176 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a177 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a184 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a185 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~57 .extended_lut = "off";
defparam \Mux8~57 .lut_mask = 64'h404C707C434F737F;
defparam \Mux8~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N36
cyclonev_lcell_comb \Mux8~58 (
// Equation(s):
// \Mux8~58_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a181  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a188 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a189 )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a181  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o 
// )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a188 )) # (\data_out_sel[0]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a189 ))))) ) ) ) # ( 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a181  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a188 )) # (\data_out_sel[0]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a189 ))))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a181  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a180  & ( 
// (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a188 )) # (\data_out_sel[0]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a189 ))))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a188 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a189 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a181 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a180 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~58 .extended_lut = "off";
defparam \Mux8~58 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux8~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N48
cyclonev_lcell_comb \Mux8~60 (
// Equation(s):
// \Mux8~60_combout  = ( \data_out_sel[3]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[0]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a190 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a191 )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[0]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a183 ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[0]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a190 ))) # (\data_out_sel[0]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a191 )) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a182  & ( (\MEM9|mem_rtl_0|auto_generated|ram_block1a183  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a191 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a183 ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a190 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a182 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~60 .extended_lut = "off";
defparam \Mux8~60 .lut_mask = 64'h00330F55FF330F55;
defparam \Mux8~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N24
cyclonev_lcell_comb \Mux8~61 (
// Equation(s):
// \Mux8~61_combout  = ( \Mux8~58_combout  & ( \Mux8~60_combout  & ( ((!\data_out_sel[1]~input_o  & ((\Mux8~57_combout ))) # (\data_out_sel[1]~input_o  & (\Mux8~59_combout ))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\Mux8~58_combout  & ( \Mux8~60_combout  & 
// ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & ((\Mux8~57_combout ))) # (\data_out_sel[1]~input_o  & (\Mux8~59_combout )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )))) ) ) ) # ( \Mux8~58_combout  & ( !\Mux8~60_combout  
// & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & ((\Mux8~57_combout ))) # (\data_out_sel[1]~input_o  & (\Mux8~59_combout )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o )))) ) ) ) # ( !\Mux8~58_combout  & ( 
// !\Mux8~60_combout  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & ((\Mux8~57_combout ))) # (\data_out_sel[1]~input_o  & (\Mux8~59_combout )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\Mux8~59_combout ),
	.datac(!\Mux8~57_combout ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\Mux8~58_combout ),
	.dataf(!\Mux8~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~61 .extended_lut = "off";
defparam \Mux8~61 .lut_mask = 64'h0A225F220A775F77;
defparam \Mux8~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N18
cyclonev_lcell_comb \Mux8~55 (
// Equation(s):
// \Mux8~55_combout  = ( \data_out_sel[1]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a171 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a175 ))) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[2]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a173 ) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a171 )) # (\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a175 ))) ) ) ) # ( 
// !\data_out_sel[1]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a169  & ( (\data_out_sel[2]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a173 ) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a171 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a175 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a173 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a169 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~55 .extended_lut = "off";
defparam \Mux8~55 .lut_mask = 64'h000F5353F0FF5353;
defparam \Mux8~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N42
cyclonev_lcell_comb \Mux8~54 (
// Equation(s):
// \Mux8~54_combout  = ( \data_out_sel[1]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a170  & ( (!\data_out_sel[2]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a174 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a170  & ( (!\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a168~portbdataout ))) # (\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a172 )) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a170  & ( (\MEM9|mem_rtl_0|auto_generated|ram_block1a174  & \data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a170  & ( 
// (!\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a168~portbdataout ))) # (\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a172 )) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a174 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a172 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a168~portbdataout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a170 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~54 .extended_lut = "off";
defparam \Mux8~54 .lut_mask = 64'h03F3050503F3F5F5;
defparam \Mux8~54 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \MEM9|mem_rtl_0|auto_generated|ram_block1a128 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[167]~input_o ,\data_in[166]~input_o ,\data_in[165]~input_o ,\data_in[164]~input_o ,\data_in[163]~input_o ,\data_in[162]~input_o ,\data_in[161]~input_o ,\data_in[160]~input_o ,\data_in[159]~input_o ,\data_in[158]~input_o ,\data_in[157]~input_o ,
\data_in[156]~input_o ,\data_in[155]~input_o ,\data_in[154]~input_o ,\data_in[153]~input_o ,\data_in[152]~input_o ,\data_in[151]~input_o ,\data_in[150]~input_o ,\data_in[149]~input_o ,\data_in[148]~input_o ,\data_in[147]~input_o ,\data_in[146]~input_o ,
\data_in[145]~input_o ,\data_in[144]~input_o ,\data_in[143]~input_o ,\data_in[142]~input_o ,\data_in[141]~input_o ,\data_in[140]~input_o ,\data_in[139]~input_o ,\data_in[138]~input_o ,\data_in[137]~input_o ,\data_in[136]~input_o ,\data_in[135]~input_o ,
\data_in[134]~input_o ,\data_in[133]~input_o ,\data_in[132]~input_o ,\data_in[131]~input_o ,\data_in[130]~input_o ,\data_in[129]~input_o ,\data_in[128]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM9|mem_rtl_0|auto_generated|ram_block1a128_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .logical_ram_name = "single_clk_ram:MEM9|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "old";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .operation_mode = "dual_port";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_a_address_width = 8;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_a_data_width = 40;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_a_first_bit_number = 128;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_a_last_address = 255;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 150;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_a_logical_ram_width = 200;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_clock = "clock0";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_b_address_width = 8;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_b_data_width = 40;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_b_first_bit_number = 128;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_b_last_address = 255;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 150;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_b_logical_ram_width = 200;
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock0";
defparam \MEM9|mem_rtl_0|auto_generated|ram_block1a128 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N6
cyclonev_lcell_comb \Mux8~53 (
// Equation(s):
// \Mux8~53_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a161  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a165  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a163 ))) # 
// (\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a167 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a161  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a165  & ( (!\data_out_sel[2]~input_o  & 
// (((\MEM9|mem_rtl_0|auto_generated|ram_block1a163  & \data_out_sel[1]~input_o )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a167 ))) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a161  
// & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a165  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a163 )))) # (\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a167  & 
// ((\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a161  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a165  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a163 
// ))) # (\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a167 )))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a167 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a163 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a161 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a165 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~53 .extended_lut = "off";
defparam \Mux8~53 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \Mux8~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N30
cyclonev_lcell_comb \Mux8~52 (
// Equation(s):
// \Mux8~52_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a162  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[1]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a164 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a166 )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a162  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o 
// )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a164 )) # (\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a166 ))))) ) ) ) # ( 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a162  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a164 )) # (\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a166 ))))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a162  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a160  & ( 
// (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a164 )) # (\data_out_sel[1]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a166 ))))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a164 ),
	.datac(!\MEM9|mem_rtl_0|auto_generated|ram_block1a166 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a162 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a160 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~52 .extended_lut = "off";
defparam \Mux8~52 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Mux8~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y4_N54
cyclonev_lcell_comb \Mux8~56 (
// Equation(s):
// \Mux8~56_combout  = ( \data_out_sel[3]~input_o  & ( \Mux8~52_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux8~54_combout ))) # (\data_out_sel[0]~input_o  & (\Mux8~55_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux8~52_combout  & ( 
// (!\data_out_sel[0]~input_o ) # (\Mux8~53_combout ) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux8~52_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux8~54_combout ))) # (\data_out_sel[0]~input_o  & (\Mux8~55_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  
// & ( !\Mux8~52_combout  & ( (\data_out_sel[0]~input_o  & \Mux8~53_combout ) ) ) )

	.dataa(!\Mux8~55_combout ),
	.datab(!\Mux8~54_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux8~53_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux8~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~56 .extended_lut = "off";
defparam \Mux8~56 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux8~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N6
cyclonev_lcell_comb \Mux8~43 (
// Equation(s):
// \Mux8~43_combout  = ( \data_out_sel[2]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a130  & ( (!\data_out_sel[3]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a134 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a142 )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a130  & ( (!\data_out_sel[3]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a138 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a130  & ( (!\data_out_sel[3]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a134 ))) # (\data_out_sel[3]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a142 )) ) ) ) # ( 
// !\data_out_sel[2]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a130  & ( (\MEM9|mem_rtl_0|auto_generated|ram_block1a138  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a142 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a138 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a130 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~43 .extended_lut = "off";
defparam \Mux8~43 .lut_mask = 64'h030305F5F3F305F5;
defparam \Mux8~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N48
cyclonev_lcell_comb \Mux8~45 (
// Equation(s):
// \Mux8~45_combout  = ( \data_out_sel[2]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[3]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a135 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a143 )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[3]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a139 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[3]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a135 ))) # (\data_out_sel[3]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a143 )) ) ) ) # ( 
// !\data_out_sel[2]~input_o  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a131  & ( (\MEM9|mem_rtl_0|auto_generated|ram_block1a139  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a139 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a143 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a135 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a131 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~45 .extended_lut = "off";
defparam \Mux8~45 .lut_mask = 64'h050503F3F5F503F3;
defparam \Mux8~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N42
cyclonev_lcell_comb \Mux8~44 (
// Equation(s):
// \Mux8~44_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a137  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a129  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[3]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a133 ))) # 
// (\data_out_sel[3]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a141 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a137  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a129  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o ) # 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a133 )))) # (\data_out_sel[3]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a141  & ((\data_out_sel[2]~input_o )))) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a137  & ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a129  & ( (!\data_out_sel[3]~input_o  & (((\MEM9|mem_rtl_0|auto_generated|ram_block1a133  & \data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )) # 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a141 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a137  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a129  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a133 ))) # (\data_out_sel[3]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a141 )))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a141 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a137 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a129 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~44 .extended_lut = "off";
defparam \Mux8~44 .lut_mask = 64'h00350F35F035FF35;
defparam \Mux8~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N30
cyclonev_lcell_comb \Mux8~42 (
// Equation(s):
// \Mux8~42_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a132  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a136 )) # 
// (\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a140 )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a132  & ( (!\data_out_sel[3]~input_o  & 
// (((\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a136 )) # (\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a140 ))))) ) ) ) # ( 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a132  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a136 )) # (\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a140 ))))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a128~portbdataout  & ( 
// !\MEM9|mem_rtl_0|auto_generated|ram_block1a132  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a136 )) # (\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a140 ))))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a136 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a140 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a128~portbdataout ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a132 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~42 .extended_lut = "off";
defparam \Mux8~42 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Mux8~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N24
cyclonev_lcell_comb \Mux8~46 (
// Equation(s):
// \Mux8~46_combout  = ( \data_out_sel[0]~input_o  & ( \Mux8~42_combout  & ( (!\data_out_sel[1]~input_o  & ((\Mux8~44_combout ))) # (\data_out_sel[1]~input_o  & (\Mux8~45_combout )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux8~42_combout  & ( 
// (!\data_out_sel[1]~input_o ) # (\Mux8~43_combout ) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux8~42_combout  & ( (!\data_out_sel[1]~input_o  & ((\Mux8~44_combout ))) # (\data_out_sel[1]~input_o  & (\Mux8~45_combout )) ) ) ) # ( !\data_out_sel[0]~input_o  
// & ( !\Mux8~42_combout  & ( (\data_out_sel[1]~input_o  & \Mux8~43_combout ) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\Mux8~43_combout ),
	.datac(!\Mux8~45_combout ),
	.datad(!\Mux8~44_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux8~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~46 .extended_lut = "off";
defparam \Mux8~46 .lut_mask = 64'h111105AFBBBB05AF;
defparam \Mux8~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N36
cyclonev_lcell_comb \Mux8~49 (
// Equation(s):
// \Mux8~49_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a149  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a145  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a153 ))) # 
// (\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a157 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a149  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a145  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o 
// )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a153 ))) # (\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a157 )))) ) ) ) # ( 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a149  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a145  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a153 ))) # (\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a157 )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a149  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a145  & ( 
// (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a153 ))) # (\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a157 )))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a157 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a153 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a149 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a145 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~49 .extended_lut = "off";
defparam \Mux8~49 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux8~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N12
cyclonev_lcell_comb \Mux8~50 (
// Equation(s):
// \Mux8~50_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a159  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a155 ))) # 
// (\data_out_sel[2]~input_o  & (((\MEM9|mem_rtl_0|auto_generated|ram_block1a151 ) # (\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a159  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[2]~input_o  & 
// (((!\data_out_sel[3]~input_o )) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a155 ))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a151 )))) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a159  
// & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a155  & (\data_out_sel[3]~input_o ))) # (\data_out_sel[2]~input_o  & (((\MEM9|mem_rtl_0|auto_generated|ram_block1a151 ) # 
// (\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a159  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a155  & (\data_out_sel[3]~input_o ))) 
// # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a151 )))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a155 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a151 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a159 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a147 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~50 .extended_lut = "off";
defparam \Mux8~50 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux8~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N0
cyclonev_lcell_comb \Mux8~48 (
// Equation(s):
// \Mux8~48_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a150  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a146  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a154 ))) # 
// (\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a158 ))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a150  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a146  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o 
// )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a154 ))) # (\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a158 )))) ) ) ) # ( 
// \MEM9|mem_rtl_0|auto_generated|ram_block1a150  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a146  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM9|mem_rtl_0|auto_generated|ram_block1a154 ))) # (\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a158 )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a150  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a146  & ( 
// (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM9|mem_rtl_0|auto_generated|ram_block1a154 ))) # (\data_out_sel[2]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a158 )))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a158 ),
	.datab(!\MEM9|mem_rtl_0|auto_generated|ram_block1a154 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a150 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a146 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~48 .extended_lut = "off";
defparam \Mux8~48 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux8~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \Mux8~47 (
// Equation(s):
// \Mux8~47_combout  = ( \MEM9|mem_rtl_0|auto_generated|ram_block1a152  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a148  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a144 ))) # 
// (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o ) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a156 )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a152  & ( \MEM9|mem_rtl_0|auto_generated|ram_block1a148  & ( (!\data_out_sel[3]~input_o  
// & (((\data_out_sel[2]~input_o )) # (\MEM9|mem_rtl_0|auto_generated|ram_block1a144 ))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a156 )))) ) ) ) # ( \MEM9|mem_rtl_0|auto_generated|ram_block1a152  
// & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a148  & ( (!\data_out_sel[3]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a144  & (!\data_out_sel[2]~input_o ))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o ) # 
// (\MEM9|mem_rtl_0|auto_generated|ram_block1a156 )))) ) ) ) # ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a152  & ( !\MEM9|mem_rtl_0|auto_generated|ram_block1a148  & ( (!\data_out_sel[3]~input_o  & (\MEM9|mem_rtl_0|auto_generated|ram_block1a144  & 
// (!\data_out_sel[2]~input_o ))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o  & \MEM9|mem_rtl_0|auto_generated|ram_block1a156 )))) ) ) )

	.dataa(!\MEM9|mem_rtl_0|auto_generated|ram_block1a144 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM9|mem_rtl_0|auto_generated|ram_block1a156 ),
	.datae(!\MEM9|mem_rtl_0|auto_generated|ram_block1a152 ),
	.dataf(!\MEM9|mem_rtl_0|auto_generated|ram_block1a148 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~47 .extended_lut = "off";
defparam \Mux8~47 .lut_mask = 64'h404370734C4F7C7F;
defparam \Mux8~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N18
cyclonev_lcell_comb \Mux8~51 (
// Equation(s):
// \Mux8~51_combout  = ( \Mux8~48_combout  & ( \Mux8~47_combout  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & (\Mux8~49_combout )) # (\data_out_sel[1]~input_o  & ((\Mux8~50_combout )))) ) ) ) # ( !\Mux8~48_combout  & ( \Mux8~47_combout  
// & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\Mux8~49_combout ))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o  & \Mux8~50_combout )))) ) ) ) # ( \Mux8~48_combout  & ( !\Mux8~47_combout  & ( (!\data_out_sel[1]~input_o 
//  & (\Mux8~49_combout  & (\data_out_sel[0]~input_o ))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # (\Mux8~50_combout )))) ) ) ) # ( !\Mux8~48_combout  & ( !\Mux8~47_combout  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  
// & (\Mux8~49_combout )) # (\data_out_sel[1]~input_o  & ((\Mux8~50_combout ))))) ) ) )

	.dataa(!\Mux8~49_combout ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux8~50_combout ),
	.datae(!\Mux8~48_combout ),
	.dataf(!\Mux8~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~51 .extended_lut = "off";
defparam \Mux8~51 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux8~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y5_N54
cyclonev_lcell_comb \Mux8~62 (
// Equation(s):
// \Mux8~62_combout  = ( \data_out_sel[5]~input_o  & ( \Mux8~51_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux8~56_combout ))) # (\data_out_sel[4]~input_o  & (\Mux8~61_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux8~51_combout  & ( 
// (\Mux8~46_combout ) # (\data_out_sel[4]~input_o ) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux8~51_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux8~56_combout ))) # (\data_out_sel[4]~input_o  & (\Mux8~61_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\Mux8~51_combout  & ( (!\data_out_sel[4]~input_o  & \Mux8~46_combout ) ) ) )

	.dataa(!\Mux8~61_combout ),
	.datab(!\Mux8~56_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux8~46_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux8~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~62 .extended_lut = "off";
defparam \Mux8~62 .lut_mask = 64'h00F035350FFF3535;
defparam \Mux8~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N30
cyclonev_lcell_comb \Mux8~68 (
// Equation(s):
// \Mux8~68_combout  = ( \Mux8~41_combout  & ( \Mux8~62_combout  & ( (!\data_out_sel[6]~input_o  & (((\data_out_sel[7]~input_o ) # (\Mux8~20_combout )))) # (\data_out_sel[6]~input_o  & (((!\data_out_sel[7]~input_o )) # (\Mux8~67_combout ))) ) ) ) # ( 
// !\Mux8~41_combout  & ( \Mux8~62_combout  & ( (!\data_out_sel[6]~input_o  & (((\data_out_sel[7]~input_o ) # (\Mux8~20_combout )))) # (\data_out_sel[6]~input_o  & (\Mux8~67_combout  & ((\data_out_sel[7]~input_o )))) ) ) ) # ( \Mux8~41_combout  & ( 
// !\Mux8~62_combout  & ( (!\data_out_sel[6]~input_o  & (((\Mux8~20_combout  & !\data_out_sel[7]~input_o )))) # (\data_out_sel[6]~input_o  & (((!\data_out_sel[7]~input_o )) # (\Mux8~67_combout ))) ) ) ) # ( !\Mux8~41_combout  & ( !\Mux8~62_combout  & ( 
// (!\data_out_sel[6]~input_o  & (((\Mux8~20_combout  & !\data_out_sel[7]~input_o )))) # (\data_out_sel[6]~input_o  & (\Mux8~67_combout  & ((\data_out_sel[7]~input_o )))) ) ) )

	.dataa(!\data_out_sel[6]~input_o ),
	.datab(!\Mux8~67_combout ),
	.datac(!\Mux8~20_combout ),
	.datad(!\data_out_sel[7]~input_o ),
	.datae(!\Mux8~41_combout ),
	.dataf(!\Mux8~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~68 .extended_lut = "off";
defparam \Mux8~68 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \Mux8~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N18
cyclonev_lcell_comb \Mux14~58 (
// Equation(s):
// \Mux14~58_combout  = ( \data_out_sel[3]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a159  & ( (\data_out_sel[0]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a158 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a159  & ( (!\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a150 )) # (\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a151 ))) ) ) ) # ( \data_out_sel[3]~input_o  & 
// ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a159  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a158  & !\data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a159  & ( (!\data_out_sel[0]~input_o  
// & (\MEM15|mem_rtl_0|auto_generated|ram_block1a150 )) # (\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a151 ))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a158 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a150 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a151 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a159 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~58 .extended_lut = "off";
defparam \Mux14~58 .lut_mask = 64'h0C3F44440C3F7777;
defparam \Mux14~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N24
cyclonev_lcell_comb \Mux14~60 (
// Equation(s):
// \Mux14~60_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a190  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a183 )) # 
// (\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a191 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a190  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[0]~input_o  & 
// (((!\data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a183 )) # (\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a191 ))))) ) ) ) # ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a190  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a183 )) # (\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a191 ))))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a190  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a182  & ( 
// (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a183 )) # (\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a191 ))))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a183 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a191 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a190 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a182 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~60 .extended_lut = "off";
defparam \Mux14~60 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux14~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y17_N33
cyclonev_lcell_comb \Mux14~59 (
// Equation(s):
// \Mux14~59_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a166  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a167  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a174 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a175 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a166  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a167  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a174  & (\data_out_sel[3]~input_o ))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a175 )))) ) ) ) # ( \MEM15|mem_rtl_0|auto_generated|ram_block1a166  
// & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a167  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a174 ))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o  & 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a175 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a166  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a167  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a174 )) # (\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a175 ))))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a174 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a175 ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a166 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a167 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~59 .extended_lut = "off";
defparam \Mux14~59 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Mux14~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N6
cyclonev_lcell_comb \Mux14~57 (
// Equation(s):
// \Mux14~57_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a135  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a143  & ( ((!\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a134 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a142 )))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a135  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a143  & ( (!\data_out_sel[0]~input_o  & 
// ((!\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a134 )) # (\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a142 ))))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )))) ) ) ) # ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a135  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a143  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a134 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a142 ))))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a135  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a143  & ( 
// (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a134 )) # (\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a142 ))))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a142 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a135 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a143 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~57 .extended_lut = "off";
defparam \Mux14~57 .lut_mask = 64'h440C770C443F773F;
defparam \Mux14~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N0
cyclonev_lcell_comb \Mux14~61 (
// Equation(s):
// \Mux14~61_combout  = ( \Mux14~57_combout  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\Mux14~59_combout ))) # (\data_out_sel[4]~input_o  & (\Mux14~60_combout )) ) ) ) # ( !\Mux14~57_combout  & ( \data_out_sel[5]~input_o  & ( 
// (!\data_out_sel[4]~input_o  & ((\Mux14~59_combout ))) # (\data_out_sel[4]~input_o  & (\Mux14~60_combout )) ) ) ) # ( \Mux14~57_combout  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o ) # (\Mux14~58_combout ) ) ) ) # ( !\Mux14~57_combout  & 
// ( !\data_out_sel[5]~input_o  & ( (\Mux14~58_combout  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\Mux14~58_combout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\Mux14~60_combout ),
	.datad(!\Mux14~59_combout ),
	.datae(!\Mux14~57_combout ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~61 .extended_lut = "off";
defparam \Mux14~61 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \Mux14~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \MEM15|mem_rtl_0|auto_generated|ram_block1a102 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[189]~input_o ,\data_in[188]~input_o ,\data_in[185]~input_o ,\data_in[184]~input_o ,\data_in[181]~input_o ,\data_in[180]~input_o ,\data_in[177]~input_o ,\data_in[176]~input_o ,\data_in[173]~input_o ,\data_in[172]~input_o ,\data_in[169]~input_o ,
\data_in[168]~input_o ,\data_in[165]~input_o ,\data_in[164]~input_o ,\data_in[161]~input_o ,\data_in[160]~input_o ,\data_in[157]~input_o ,\data_in[156]~input_o ,\data_in[153]~input_o ,\data_in[152]~input_o ,\data_in[149]~input_o ,\data_in[148]~input_o ,
\data_in[145]~input_o ,\data_in[144]~input_o ,\data_in[141]~input_o ,\data_in[140]~input_o ,\data_in[137]~input_o ,\data_in[136]~input_o ,\data_in[133]~input_o ,\data_in[132]~input_o ,\data_in[129]~input_o ,\data_in[128]~input_o ,\data_in[127]~input_o ,
\data_in[126]~input_o ,\data_in[119]~input_o ,\data_in[118]~input_o ,\data_in[111]~input_o ,\data_in[110]~input_o ,\data_in[103]~input_o ,\data_in[102]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM15|mem_rtl_0|auto_generated|ram_block1a102_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .operation_mode = "dual_port";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 8;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 40;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 102;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 255;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 150;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 200;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 8;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 40;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_b_first_bit_number = 102;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_b_last_address = 255;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 150;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_b_logical_ram_width = 200;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y18_N30
cyclonev_lcell_comb \Mux14~48 (
// Equation(s):
// \Mux14~48_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a156  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a149  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a148 )))) # 
// (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a157 ))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a156  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a149  & ( 
// (!\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a148 )))) # (\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a157  & ((\data_out_sel[0]~input_o )))) ) ) ) # ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a156  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a149  & ( (!\data_out_sel[3]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a148  & !\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & 
// (((!\data_out_sel[0]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a157 ))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a156  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a149  & ( (!\data_out_sel[3]~input_o  & 
// (((\MEM15|mem_rtl_0|auto_generated|ram_block1a148  & !\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a157  & ((\data_out_sel[0]~input_o )))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a157 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a148 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a156 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a149 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~48 .extended_lut = "off";
defparam \Mux14~48 .lut_mask = 64'h30053F0530F53FF5;
defparam \Mux14~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N36
cyclonev_lcell_comb \Mux14~50 (
// Equation(s):
// \Mux14~50_combout  = ( \data_out_sel[3]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a181  & ( (!\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a188 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a189 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a181  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a180 ) # (\data_out_sel[0]~input_o ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a181  & ( (!\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a188 )) # (\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a189 ))) ) ) ) # 
// ( !\data_out_sel[3]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a181  & ( (!\data_out_sel[0]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a180 ) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a180 ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a188 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a189 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a181 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~50 .extended_lut = "off";
defparam \Mux14~50 .lut_mask = 64'h22220A5F77770A5F;
defparam \Mux14~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N30
cyclonev_lcell_comb \Mux14~47 (
// Equation(s):
// \Mux14~47_combout  = ( \data_out_sel[3]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a140  & ( (!\data_out_sel[0]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a141 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a140  & ( (!\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a132 ))) # (\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a133 )) ) ) ) # ( \data_out_sel[3]~input_o  & 
// ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a140  & ( (\data_out_sel[0]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a141 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a140  & ( (!\data_out_sel[0]~input_o  
// & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a132 ))) # (\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a133 )) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a141 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a132 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a140 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~47 .extended_lut = "off";
defparam \Mux14~47 .lut_mask = 64'h11DD030311DDCFCF;
defparam \Mux14~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N39
cyclonev_lcell_comb \Mux14~49 (
// Equation(s):
// \Mux14~49_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a165  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a172  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a164 ))) # 
// (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a173 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a165  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a172  & ( 
// (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a164 ))) # (\data_out_sel[0]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a173  & \data_out_sel[3]~input_o )))) ) ) ) # ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a165  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a172  & ( (!\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a164  & ((!\data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & 
// (((!\data_out_sel[3]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a173 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a165  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a172  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a164  & ((!\data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a173  & \data_out_sel[3]~input_o )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a164 ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a173 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a165 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a172 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~49 .extended_lut = "off";
defparam \Mux14~49 .lut_mask = 64'h2205770522AF77AF;
defparam \Mux14~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N12
cyclonev_lcell_comb \Mux14~51 (
// Equation(s):
// \Mux14~51_combout  = ( \Mux14~49_combout  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o ) # (\Mux14~50_combout ) ) ) ) # ( !\Mux14~49_combout  & ( \data_out_sel[5]~input_o  & ( (\data_out_sel[4]~input_o  & \Mux14~50_combout ) ) ) ) # ( 
// \Mux14~49_combout  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\Mux14~47_combout ))) # (\data_out_sel[4]~input_o  & (\Mux14~48_combout )) ) ) ) # ( !\Mux14~49_combout  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// ((\Mux14~47_combout ))) # (\data_out_sel[4]~input_o  & (\Mux14~48_combout )) ) ) )

	.dataa(!\Mux14~48_combout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\Mux14~50_combout ),
	.datad(!\Mux14~47_combout ),
	.datae(!\Mux14~49_combout ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~51 .extended_lut = "off";
defparam \Mux14~51 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \Mux14~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y22_N30
cyclonev_lcell_comb \Mux14~44 (
// Equation(s):
// \Mux14~44_combout  = ( \data_out_sel[5]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a184  & ( (\data_out_sel[4]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a168 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a184  & ( (!\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a136 )) # (\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a152 ))) ) ) ) # ( \data_out_sel[5]~input_o  & 
// ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a184  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a168  & !\data_out_sel[4]~input_o ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a184  & ( (!\data_out_sel[4]~input_o  
// & (\MEM15|mem_rtl_0|auto_generated|ram_block1a136 )) # (\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a152 ))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a136 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a168 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a152 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a184 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~44 .extended_lut = "off";
defparam \Mux14~44 .lut_mask = 64'h505F3030505F3F3F;
defparam \Mux14~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N30
cyclonev_lcell_comb \Mux14~45 (
// Equation(s):
// \Mux14~45_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a153  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a137 ))) # 
// (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a185 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a153  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a169  & ( 
// (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a137 ))) # (\data_out_sel[4]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a185  & \data_out_sel[5]~input_o )))) ) ) ) # ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a153  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a137  & ((!\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & 
// (((!\data_out_sel[5]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a185 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a153  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a137  & ((!\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a185  & \data_out_sel[5]~input_o )))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a137 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a185 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a153 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a169 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~45 .extended_lut = "off";
defparam \Mux14~45 .lut_mask = 64'h50035F0350F35FF3;
defparam \Mux14~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N51
cyclonev_lcell_comb \Mux14~42 (
// Equation(s):
// \Mux14~42_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a144  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[4]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a128 )) # (\data_out_sel[5]~input_o ))) # 
// (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o ) # ((\MEM15|mem_rtl_0|auto_generated|ram_block1a176 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a144  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a160  & ( 
// (!\data_out_sel[4]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a128 )) # (\data_out_sel[5]~input_o ))) # (\data_out_sel[4]~input_o  & (\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a176 )))) ) ) ) # ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a144  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[4]~input_o  & (!\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a128 ))) # (\data_out_sel[4]~input_o  & 
// ((!\data_out_sel[5]~input_o ) # ((\MEM15|mem_rtl_0|auto_generated|ram_block1a176 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a144  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[4]~input_o  & 
// (!\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a128 ))) # (\data_out_sel[4]~input_o  & (\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a176 )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a128 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a176 ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a144 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a160 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~42 .extended_lut = "off";
defparam \Mux14~42 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Mux14~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N24
cyclonev_lcell_comb \Mux14~43 (
// Equation(s):
// \Mux14~43_combout  = ( \data_out_sel[5]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a145  & ( (!\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a161 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a177 ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a145  & ( (\data_out_sel[4]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a129 ) ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a145  & ( (!\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a161 )) # (\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a177 ))) ) ) ) # 
// ( !\data_out_sel[5]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a145  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a129  & !\data_out_sel[4]~input_o ) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a129 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a161 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a177 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a145 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~43 .extended_lut = "off";
defparam \Mux14~43 .lut_mask = 64'h5050303F5F5F303F;
defparam \Mux14~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N6
cyclonev_lcell_comb \Mux14~46 (
// Equation(s):
// \Mux14~46_combout  = ( \Mux14~42_combout  & ( \Mux14~43_combout  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[0]~input_o  & (\Mux14~44_combout )) # (\data_out_sel[0]~input_o  & ((\Mux14~45_combout )))) ) ) ) # ( !\Mux14~42_combout  & ( 
// \Mux14~43_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux14~44_combout  & (\data_out_sel[3]~input_o ))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # (\Mux14~45_combout )))) ) ) ) # ( \Mux14~42_combout  & ( !\Mux14~43_combout  & ( 
// (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )) # (\Mux14~44_combout ))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o  & \Mux14~45_combout )))) ) ) ) # ( !\Mux14~42_combout  & ( !\Mux14~43_combout  & ( (\data_out_sel[3]~input_o 
//  & ((!\data_out_sel[0]~input_o  & (\Mux14~44_combout )) # (\data_out_sel[0]~input_o  & ((\Mux14~45_combout ))))) ) ) )

	.dataa(!\Mux14~44_combout ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\Mux14~45_combout ),
	.datae(!\Mux14~42_combout ),
	.dataf(!\Mux14~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~46 .extended_lut = "off";
defparam \Mux14~46 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux14~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N6
cyclonev_lcell_comb \Mux14~54 (
// Equation(s):
// \Mux14~54_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a186  & ( \data_out_sel[5]~input_o  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a170 ) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a186  & ( 
// \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a170 ) ) ) ) # ( \MEM15|mem_rtl_0|auto_generated|ram_block1a186  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a138 ))) # (\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a154 )) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a186  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o 
//  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a138 ))) # (\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a154 )) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a154 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a138 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a170 ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a186 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~54 .extended_lut = "off";
defparam \Mux14~54 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \Mux14~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y17_N33
cyclonev_lcell_comb \Mux14~53 (
// Equation(s):
// \Mux14~53_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a179  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a147 )))) # 
// (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a163 ))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a179  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[5]~input_o 
//  & (((!\data_out_sel[4]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a147 )))) # (\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a163  & (!\data_out_sel[4]~input_o ))) ) ) ) # ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a179  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a147 )))) # (\data_out_sel[5]~input_o  & 
// (((\data_out_sel[4]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a163 ))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a179  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[5]~input_o  & 
// (((\data_out_sel[4]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a147 )))) # (\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a163  & (!\data_out_sel[4]~input_o ))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a163 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a147 ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a179 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a131 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~53 .extended_lut = "off";
defparam \Mux14~53 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux14~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N12
cyclonev_lcell_comb \Mux14~55 (
// Equation(s):
// \Mux14~55_combout  = ( \data_out_sel[4]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a139  & ( (!\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a155 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a187 )) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a139  & ( (!\data_out_sel[5]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a171 ) ) ) ) # ( 
// \data_out_sel[4]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a139  & ( (!\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a155 ))) # (\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a187 )) ) ) ) # 
// ( !\data_out_sel[4]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a139  & ( (\data_out_sel[5]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a171 ) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a171 ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a187 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a155 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a139 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~55 .extended_lut = "off";
defparam \Mux14~55 .lut_mask = 64'h111105AFBBBB05AF;
defparam \Mux14~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N30
cyclonev_lcell_comb \Mux14~52 (
// Equation(s):
// \Mux14~52_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a162  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a130  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a146 )) # 
// (\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a178 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a162  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a130  & ( (!\data_out_sel[4]~input_o  & 
// (((!\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a146 )) # (\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a178 ))))) ) ) ) # ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a162  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a130  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a146 )) # (\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a178 ))))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a162  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a130  & ( 
// (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a146 )) # (\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a178 ))))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a146 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a178 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a162 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a130 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~52 .extended_lut = "off";
defparam \Mux14~52 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux14~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y15_N18
cyclonev_lcell_comb \Mux14~56 (
// Equation(s):
// \Mux14~56_combout  = ( \data_out_sel[3]~input_o  & ( \Mux14~52_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux14~54_combout )) # (\data_out_sel[0]~input_o  & ((\Mux14~55_combout ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux14~52_combout  & ( 
// (!\data_out_sel[0]~input_o ) # (\Mux14~53_combout ) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux14~52_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux14~54_combout )) # (\data_out_sel[0]~input_o  & ((\Mux14~55_combout ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\Mux14~52_combout  & ( (\data_out_sel[0]~input_o  & \Mux14~53_combout ) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\Mux14~54_combout ),
	.datac(!\Mux14~53_combout ),
	.datad(!\Mux14~55_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux14~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~56 .extended_lut = "off";
defparam \Mux14~56 .lut_mask = 64'h05052277AFAF2277;
defparam \Mux14~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N6
cyclonev_lcell_comb \Mux14~62 (
// Equation(s):
// \Mux14~62_combout  = ( \Mux14~46_combout  & ( \Mux14~56_combout  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\Mux14~51_combout ))) # (\data_out_sel[1]~input_o  & (\Mux14~61_combout ))) ) ) ) # ( !\Mux14~46_combout  & ( 
// \Mux14~56_combout  & ( (!\data_out_sel[1]~input_o  & (((\Mux14~51_combout  & \data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o )) # (\Mux14~61_combout ))) ) ) ) # ( \Mux14~46_combout  & ( !\Mux14~56_combout  & ( 
// (!\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o ) # (\Mux14~51_combout )))) # (\data_out_sel[1]~input_o  & (\Mux14~61_combout  & ((\data_out_sel[2]~input_o )))) ) ) ) # ( !\Mux14~46_combout  & ( !\Mux14~56_combout  & ( (\data_out_sel[2]~input_o 
//  & ((!\data_out_sel[1]~input_o  & ((\Mux14~51_combout ))) # (\data_out_sel[1]~input_o  & (\Mux14~61_combout )))) ) ) )

	.dataa(!\Mux14~61_combout ),
	.datab(!\Mux14~51_combout ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\Mux14~46_combout ),
	.dataf(!\Mux14~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~62 .extended_lut = "off";
defparam \Mux14~62 .lut_mask = 64'h0035F0350F35FF35;
defparam \Mux14~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N30
cyclonev_lcell_comb \Mux14~69 (
// Equation(s):
// \Mux14~69_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a192 )) # (\data_out_sel[0]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a193 )))))) # 
// (\data_out_sel[2]~input_o  & (\data_out_sel[0]~input_o )) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a194 )) # (\data_out_sel[0]~input_o  & 
// (((\MEM15|mem_rtl_0|auto_generated|ram_block1a195 )))))) # (\data_out_sel[2]~input_o  & (\data_out_sel[0]~input_o )) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a195 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a193 ),
	.datag(!\MEM15|mem_rtl_0|auto_generated|ram_block1a192 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~69 .extended_lut = "on";
defparam \Mux14~69 .lut_mask = 64'h1919193B3B3B193B;
defparam \Mux14~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N42
cyclonev_lcell_comb \Mux14~63 (
// Equation(s):
// \Mux14~63_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((((\Mux14~69_combout ))))) # (\data_out_sel[2]~input_o  & (((!\Mux14~69_combout  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a196 )) # (\Mux14~69_combout  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a197 )))))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((((\Mux14~69_combout ))))) # (\data_out_sel[2]~input_o  & ((!\Mux14~69_combout  & 
// (((\MEM15|mem_rtl_0|auto_generated|ram_block1a198 )))) # (\Mux14~69_combout  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a199 )))) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a199 ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\Mux14~69_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a197 ),
	.datag(!\MEM15|mem_rtl_0|auto_generated|ram_block1a196 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~63 .extended_lut = "on";
defparam \Mux14~63 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \Mux14~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N39
cyclonev_lcell_comb \Mux14~67 (
// Equation(s):
// \Mux14~67_combout  = ( \Mux14~63_combout  & ( (!\data_out_sel[3]~input_o  & (!\data_out_sel[4]~input_o  & !\data_out_sel[5]~input_o )) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(gnd),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(gnd),
	.dataf(!\Mux14~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~67 .extended_lut = "off";
defparam \Mux14~67 .lut_mask = 64'h0000000088008800;
defparam \Mux14~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \MEM15|mem_rtl_0|auto_generated|ram_block1a66 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[125]~input_o ,\data_in[124]~input_o ,\data_in[123]~input_o ,\data_in[122]~input_o ,\data_in[117]~input_o ,\data_in[116]~input_o ,\data_in[115]~input_o ,\data_in[114]~input_o ,\data_in[109]~input_o ,\data_in[108]~input_o ,\data_in[107]~input_o ,
\data_in[106]~input_o ,\data_in[101]~input_o ,\data_in[100]~input_o ,\data_in[99]~input_o ,\data_in[98]~input_o ,\data_in[95]~input_o ,\data_in[94]~input_o ,\data_in[93]~input_o ,\data_in[92]~input_o ,\data_in[91]~input_o ,\data_in[90]~input_o ,\data_in[87]~input_o ,
\data_in[86]~input_o ,\data_in[85]~input_o ,\data_in[84]~input_o ,\data_in[83]~input_o ,\data_in[82]~input_o ,\data_in[79]~input_o ,\data_in[78]~input_o ,\data_in[77]~input_o ,\data_in[76]~input_o ,\data_in[75]~input_o ,\data_in[74]~input_o ,\data_in[71]~input_o ,
\data_in[70]~input_o ,\data_in[69]~input_o ,\data_in[68]~input_o ,\data_in[67]~input_o ,\data_in[66]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM15|mem_rtl_0|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 8;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 40;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 66;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 255;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 150;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 200;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 8;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 40;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_b_first_bit_number = 66;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_b_last_address = 255;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 150;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_b_logical_ram_width = 200;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N36
cyclonev_lcell_comb \Mux14~33 (
// Equation(s):
// \Mux14~33_combout  = ( \data_out_sel[5]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a122  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a106 ) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a74 )) # (\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a90 ))) ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\MEM15|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[4]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a106 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a74 )) # (\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a90 ))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a74 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a90 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a106 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a122 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~33 .extended_lut = "off";
defparam \Mux14~33 .lut_mask = 64'h535300F053530FFF;
defparam \Mux14~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N12
cyclonev_lcell_comb \Mux14~34 (
// Equation(s):
// \Mux14~34_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a107  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a123  & ( ((!\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a75 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a91 ))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a107  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a123  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o  
// & \MEM15|mem_rtl_0|auto_generated|ram_block1a75 )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a91 ))) ) ) ) # ( \MEM15|mem_rtl_0|auto_generated|ram_block1a107  & ( 
// !\MEM15|mem_rtl_0|auto_generated|ram_block1a123  & ( (!\data_out_sel[4]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a75 ) # (\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a91  & 
// (!\data_out_sel[5]~input_o ))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a107  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a123  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a75 
// ))) # (\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a91 )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a91 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a107 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a123 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~34 .extended_lut = "off";
defparam \Mux14~34 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Mux14~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N54
cyclonev_lcell_comb \Mux14~31 (
// Equation(s):
// \Mux14~31_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a98  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a82 ))) # 
// (\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a114 ))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a98  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( (!\data_out_sel[4]~input_o  & 
// (((!\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a82 ))) # (\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a114 )))) ) ) ) # ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a98  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a82 ))) # (\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a114 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a98  & ( 
// !\MEM15|mem_rtl_0|auto_generated|ram_block1a66~portbdataout  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a82 ))) # (\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a114 
// )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a114 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a82 ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a98 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a66~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~31 .extended_lut = "off";
defparam \Mux14~31 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux14~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N30
cyclonev_lcell_comb \Mux14~32 (
// Equation(s):
// \Mux14~32_combout  = ( \data_out_sel[5]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a99  & ( (!\data_out_sel[4]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a115 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a99  & ( (!\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a67 )) # (\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a83 ))) ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\MEM15|mem_rtl_0|auto_generated|ram_block1a99  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a115  & \data_out_sel[4]~input_o ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a99  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a67 )) # (\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a83 ))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a115 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a83 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a99 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~32 .extended_lut = "off";
defparam \Mux14~32 .lut_mask = 64'h303F0505303FF5F5;
defparam \Mux14~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N48
cyclonev_lcell_comb \Mux14~35 (
// Equation(s):
// \Mux14~35_combout  = ( \Mux14~31_combout  & ( \Mux14~32_combout  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[0]~input_o  & (\Mux14~33_combout )) # (\data_out_sel[0]~input_o  & ((\Mux14~34_combout )))) ) ) ) # ( !\Mux14~31_combout  & ( 
// \Mux14~32_combout  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux14~33_combout )) # (\data_out_sel[0]~input_o  & ((\Mux14~34_combout ))))) ) ) ) # ( \Mux14~31_combout  
// & ( !\Mux14~32_combout  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux14~33_combout )) # (\data_out_sel[0]~input_o  & ((\Mux14~34_combout ))))) ) ) ) # ( 
// !\Mux14~31_combout  & ( !\Mux14~32_combout  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux14~33_combout )) # (\data_out_sel[0]~input_o  & ((\Mux14~34_combout ))))) ) ) )

	.dataa(!\Mux14~33_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux14~34_combout ),
	.datae(!\Mux14~31_combout ),
	.dataf(!\Mux14~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~35 .extended_lut = "off";
defparam \Mux14~35 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux14~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \MEM15|mem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[121]~input_o ,\data_in[120]~input_o ,\data_in[113]~input_o ,\data_in[112]~input_o ,\data_in[105]~input_o ,\data_in[104]~input_o ,\data_in[97]~input_o ,\data_in[96]~input_o ,\data_in[89]~input_o ,\data_in[88]~input_o ,\data_in[81]~input_o ,
\data_in[80]~input_o ,\data_in[73]~input_o ,\data_in[72]~input_o ,\data_in[65]~input_o ,\data_in[64]~input_o ,\data_in[63]~input_o ,\data_in[62]~input_o ,\data_in[59]~input_o ,\data_in[58]~input_o ,\data_in[55]~input_o ,\data_in[54]~input_o ,\data_in[47]~input_o ,
\data_in[46]~input_o ,\data_in[43]~input_o ,\data_in[42]~input_o ,\data_in[39]~input_o ,\data_in[38]~input_o ,\data_in[31]~input_o ,\data_in[30]~input_o ,\data_in[27]~input_o ,\data_in[26]~input_o ,\data_in[23]~input_o ,\data_in[22]~input_o ,\data_in[15]~input_o ,
\data_in[14]~input_o ,\data_in[11]~input_o ,\data_in[10]~input_o ,\data_in[7]~input_o ,\data_in[6]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM15|mem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 8;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 40;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 255;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 150;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 200;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 8;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 40;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 255;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 150;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 200;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N18
cyclonev_lcell_comb \Mux14~24 (
// Equation(s):
// \Mux14~24_combout  = ( \data_out_sel[5]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[4]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a121 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a73 ))) # (\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a89 )) ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\MEM15|mem_rtl_0|auto_generated|ram_block1a105  & ( (\data_out_sel[4]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a121 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a73 ))) # (\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a89 )) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a89 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a73 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a121 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a105 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~24 .extended_lut = "off";
defparam \Mux14~24 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \Mux14~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N30
cyclonev_lcell_comb \Mux14~21 (
// Equation(s):
// \Mux14~21_combout  = ( \data_out_sel[5]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a96 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a112 ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a80  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a64 ) # (\data_out_sel[4]~input_o ) ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a96 )) # (\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a112 ))) ) ) ) # ( 
// !\data_out_sel[5]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[4]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a64 ) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a96 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a112 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a64 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a80 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~21 .extended_lut = "off";
defparam \Mux14~21 .lut_mask = 64'h00CC474733FF4747;
defparam \Mux14~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N36
cyclonev_lcell_comb \Mux14~22 (
// Equation(s):
// \Mux14~22_combout  = ( \data_out_sel[5]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a81  & ( (!\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a97 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a113 ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a81  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a65 ) # (\data_out_sel[4]~input_o ) ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a81  & ( (!\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a97 )) # (\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a113 ))) ) ) ) # ( 
// !\data_out_sel[5]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a81  & ( (!\data_out_sel[4]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a65 ) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a65 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a113 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a81 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~22 .extended_lut = "off";
defparam \Mux14~22 .lut_mask = 64'h0C0C44773F3F4477;
defparam \Mux14~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N42
cyclonev_lcell_comb \Mux14~23 (
// Equation(s):
// \Mux14~23_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a120  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a72  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o ) # ((\MEM15|mem_rtl_0|auto_generated|ram_block1a88 )))) # 
// (\data_out_sel[5]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a104 )) # (\data_out_sel[4]~input_o ))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a120  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a72  & ( (!\data_out_sel[5]~input_o  
// & ((!\data_out_sel[4]~input_o ) # ((\MEM15|mem_rtl_0|auto_generated|ram_block1a88 )))) # (\data_out_sel[5]~input_o  & (!\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a104 ))) ) ) ) # ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a120  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a72  & ( (!\data_out_sel[5]~input_o  & (\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a88 )))) # (\data_out_sel[5]~input_o  & 
// (((\MEM15|mem_rtl_0|auto_generated|ram_block1a104 )) # (\data_out_sel[4]~input_o ))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a120  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a72  & ( (!\data_out_sel[5]~input_o  & (\data_out_sel[4]~input_o 
//  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a88 )))) # (\data_out_sel[5]~input_o  & (!\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a104 ))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a104 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a88 ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a120 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a72 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~23 .extended_lut = "off";
defparam \Mux14~23 .lut_mask = 64'h042615378CAE9DBF;
defparam \Mux14~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N24
cyclonev_lcell_comb \Mux14~25 (
// Equation(s):
// \Mux14~25_combout  = ( \Mux14~22_combout  & ( \Mux14~23_combout  & ( (!\data_out_sel[0]~input_o  & (((\Mux14~21_combout )) # (\data_out_sel[3]~input_o ))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o ) # ((\Mux14~24_combout )))) ) ) ) # ( 
// !\Mux14~22_combout  & ( \Mux14~23_combout  & ( (!\data_out_sel[0]~input_o  & (((\Mux14~21_combout )) # (\data_out_sel[3]~input_o ))) # (\data_out_sel[0]~input_o  & (\data_out_sel[3]~input_o  & (\Mux14~24_combout ))) ) ) ) # ( \Mux14~22_combout  & ( 
// !\Mux14~23_combout  & ( (!\data_out_sel[0]~input_o  & (!\data_out_sel[3]~input_o  & ((\Mux14~21_combout )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o ) # ((\Mux14~24_combout )))) ) ) ) # ( !\Mux14~22_combout  & ( !\Mux14~23_combout  & ( 
// (!\data_out_sel[0]~input_o  & (!\data_out_sel[3]~input_o  & ((\Mux14~21_combout )))) # (\data_out_sel[0]~input_o  & (\data_out_sel[3]~input_o  & (\Mux14~24_combout ))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux14~24_combout ),
	.datad(!\Mux14~21_combout ),
	.datae(!\Mux14~22_combout ),
	.dataf(!\Mux14~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~25 .extended_lut = "off";
defparam \Mux14~25 .lut_mask = 64'h018945CD23AB67EF;
defparam \Mux14~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \Mux14~36 (
// Equation(s):
// \Mux14~36_combout  = ( \data_out_sel[0]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a71 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a79 ))) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a78  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a70 ) # (\data_out_sel[3]~input_o ) ) ) ) # ( 
// \data_out_sel[0]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a71 )) # (\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a79 ))) ) ) ) # ( 
// !\data_out_sel[0]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[3]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a70 ) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a71 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a79 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a70 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~36 .extended_lut = "off";
defparam \Mux14~36 .lut_mask = 64'h00CC474733FF4747;
defparam \Mux14~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N6
cyclonev_lcell_comb \Mux14~39 (
// Equation(s):
// \Mux14~39_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a127  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a126 ))) # 
// (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a119 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a127  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[0]~input_o 
//  & (((!\data_out_sel[3]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a126 ))) # (\data_out_sel[0]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a119  & !\data_out_sel[3]~input_o )))) ) ) ) # ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a127  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a126  & ((\data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & 
// (((\data_out_sel[3]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a119 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a127  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a126  & ((\data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a119  & !\data_out_sel[3]~input_o )))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a126 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a119 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a127 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a118 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~39 .extended_lut = "off";
defparam \Mux14~39 .lut_mask = 64'h0350035FF350F35F;
defparam \Mux14~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y22_N0
cyclonev_lcell_comb \Mux14~38 (
// Equation(s):
// \Mux14~38_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a111  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a103  & ( ((!\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a102~portbdataout ))) # (\data_out_sel[3]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a110 ))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a111  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a103  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  
// & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a102~portbdataout ))) # (\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a110 )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )))) ) ) ) # ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a111  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a103  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a102~portbdataout ))) # 
// (\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a110 )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a111  & ( 
// !\MEM15|mem_rtl_0|auto_generated|ram_block1a103  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a102~portbdataout ))) # (\data_out_sel[3]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a110 )))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a110 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a102~portbdataout ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a111 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a103 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~38 .extended_lut = "off";
defparam \Mux14~38 .lut_mask = 64'h04C407C734F437F7;
defparam \Mux14~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N0
cyclonev_lcell_comb \Mux14~37 (
// Equation(s):
// \Mux14~37_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a94  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a87 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a95 )) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a94  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a87 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a95 )) ) ) ) # ( \MEM15|mem_rtl_0|auto_generated|ram_block1a94  & ( !\data_out_sel[0]~input_o  & ( (\data_out_sel[3]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a86 ) ) ) ) # ( 
// !\MEM15|mem_rtl_0|auto_generated|ram_block1a94  & ( !\data_out_sel[0]~input_o  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a86  & !\data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a86 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a95 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a87 ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a94 ),
	.dataf(!\data_out_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~37 .extended_lut = "off";
defparam \Mux14~37 .lut_mask = 64'h4444777703CF03CF;
defparam \Mux14~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N12
cyclonev_lcell_comb \Mux14~40 (
// Equation(s):
// \Mux14~40_combout  = ( \Mux14~37_combout  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\Mux14~39_combout ) ) ) ) # ( !\Mux14~37_combout  & ( \data_out_sel[4]~input_o  & ( (\Mux14~39_combout  & \data_out_sel[5]~input_o ) ) ) ) # ( 
// \Mux14~37_combout  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & (\Mux14~36_combout )) # (\data_out_sel[5]~input_o  & ((\Mux14~38_combout ))) ) ) ) # ( !\Mux14~37_combout  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// (\Mux14~36_combout )) # (\data_out_sel[5]~input_o  & ((\Mux14~38_combout ))) ) ) )

	.dataa(!\Mux14~36_combout ),
	.datab(!\Mux14~39_combout ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\Mux14~38_combout ),
	.datae(!\Mux14~37_combout ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~40 .extended_lut = "off";
defparam \Mux14~40 .lut_mask = 64'h505F505F0303F3F3;
defparam \Mux14~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N18
cyclonev_lcell_comb \Mux14~28 (
// Equation(s):
// \Mux14~28_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a100  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a101  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a108 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a109 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a100  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a101  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a108  & (\data_out_sel[3]~input_o ))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a109 )))) ) ) ) # ( \MEM15|mem_rtl_0|auto_generated|ram_block1a100  
// & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a101  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a108 ))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o  & 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a109 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a100  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a101  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a108 )) # (\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a109 ))))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a108 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a109 ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a100 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a101 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~28 .extended_lut = "off";
defparam \Mux14~28 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux14~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N42
cyclonev_lcell_comb \Mux14~27 (
// Equation(s):
// \Mux14~27_combout  = ( \data_out_sel[0]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a92  & ( (!\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a85 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a93 )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a92  & ( (\data_out_sel[3]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a84 ) ) ) ) # ( \data_out_sel[0]~input_o 
//  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a92  & ( (!\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a85 ))) # (\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a93 )) ) ) ) # ( !\data_out_sel[0]~input_o 
//  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a92  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a84  & !\data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a93 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a85 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a92 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~27 .extended_lut = "off";
defparam \Mux14~27 .lut_mask = 64'h505003F35F5F03F3;
defparam \Mux14~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \Mux14~29 (
// Equation(s):
// \Mux14~29_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a117  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a124 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a125 ))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a117  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o 
// )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a124 ))) # (\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a125 )))) ) ) ) # ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a117  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a124 ))) # (\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a125 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a117  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a116  & ( 
// (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a124 ))) # (\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a125 )))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a125 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a124 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a117 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a116 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~29 .extended_lut = "off";
defparam \Mux14~29 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux14~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N6
cyclonev_lcell_comb \Mux14~26 (
// Equation(s):
// \Mux14~26_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a68  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a76  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a69 ))) # 
// (\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a77 ))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a68  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a76  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )))) 
// # (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a69 ))) # (\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a77 )))) ) ) ) # ( \MEM15|mem_rtl_0|auto_generated|ram_block1a68  & 
// ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a76  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a69 ))) # 
// (\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a77 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a68  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a76  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a69 ))) # (\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a77 )))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a77 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a69 ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a68 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a76 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~26 .extended_lut = "off";
defparam \Mux14~26 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \Mux14~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N30
cyclonev_lcell_comb \Mux14~30 (
// Equation(s):
// \Mux14~30_combout  = ( \Mux14~29_combout  & ( \Mux14~26_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\Mux14~27_combout )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\Mux14~28_combout ))) ) ) ) # ( 
// !\Mux14~29_combout  & ( \Mux14~26_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\Mux14~27_combout )))) # (\data_out_sel[5]~input_o  & (\Mux14~28_combout  & (!\data_out_sel[4]~input_o ))) ) ) ) # ( \Mux14~29_combout  & ( 
// !\Mux14~26_combout  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \Mux14~27_combout )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\Mux14~28_combout ))) ) ) ) # ( !\Mux14~29_combout  & ( !\Mux14~26_combout  & ( 
// (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \Mux14~27_combout )))) # (\data_out_sel[5]~input_o  & (\Mux14~28_combout  & (!\data_out_sel[4]~input_o ))) ) ) )

	.dataa(!\Mux14~28_combout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux14~27_combout ),
	.datae(!\Mux14~29_combout ),
	.dataf(!\Mux14~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~30 .extended_lut = "off";
defparam \Mux14~30 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Mux14~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N36
cyclonev_lcell_comb \Mux14~41 (
// Equation(s):
// \Mux14~41_combout  = ( \Mux14~40_combout  & ( \Mux14~30_combout  & ( ((!\data_out_sel[1]~input_o  & ((\Mux14~25_combout ))) # (\data_out_sel[1]~input_o  & (\Mux14~35_combout ))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\Mux14~40_combout  & ( 
// \Mux14~30_combout  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o ) # (\Mux14~25_combout )))) # (\data_out_sel[1]~input_o  & (\Mux14~35_combout  & ((!\data_out_sel[2]~input_o )))) ) ) ) # ( \Mux14~40_combout  & ( !\Mux14~30_combout  & ( 
// (!\data_out_sel[1]~input_o  & (((\Mux14~25_combout  & !\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o )) # (\Mux14~35_combout ))) ) ) ) # ( !\Mux14~40_combout  & ( !\Mux14~30_combout  & ( 
// (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & ((\Mux14~25_combout ))) # (\data_out_sel[1]~input_o  & (\Mux14~35_combout )))) ) ) )

	.dataa(!\Mux14~35_combout ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\Mux14~25_combout ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\Mux14~40_combout ),
	.dataf(!\Mux14~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~41 .extended_lut = "off";
defparam \Mux14~41 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \Mux14~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \MEM15|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[61]~input_o ,\data_in[60]~input_o ,\data_in[57]~input_o ,\data_in[56]~input_o ,\data_in[53]~input_o ,\data_in[52]~input_o ,\data_in[51]~input_o ,\data_in[50]~input_o ,\data_in[49]~input_o ,\data_in[48]~input_o ,\data_in[45]~input_o ,\data_in[44]~input_o ,
\data_in[41]~input_o ,\data_in[40]~input_o ,\data_in[37]~input_o ,\data_in[36]~input_o ,\data_in[35]~input_o ,\data_in[34]~input_o ,\data_in[33]~input_o ,\data_in[32]~input_o ,\data_in[29]~input_o ,\data_in[28]~input_o ,\data_in[25]~input_o ,\data_in[24]~input_o ,
\data_in[21]~input_o ,\data_in[20]~input_o ,\data_in[19]~input_o ,\data_in[18]~input_o ,\data_in[17]~input_o ,\data_in[16]~input_o ,\data_in[13]~input_o ,\data_in[12]~input_o ,\data_in[9]~input_o ,\data_in[8]~input_o ,\data_in[5]~input_o ,\data_in[4]~input_o ,
\data_in[3]~input_o ,\data_in[2]~input_o ,\data_in[1]~input_o ,\data_in[0]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM15|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "single_clk_ram:MEM15|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 150;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 200;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 150;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 200;
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM15|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N6
cyclonev_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a33  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a17 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a49 )) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a33  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a17 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a49 )) ) ) ) # ( \MEM15|mem_rtl_0|auto_generated|ram_block1a33  & ( !\data_out_sel[4]~input_o  & ( (\data_out_sel[5]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a1 ) ) ) ) # ( 
// !\MEM15|mem_rtl_0|auto_generated|ram_block1a33  & ( !\data_out_sel[4]~input_o  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a1  & !\data_out_sel[5]~input_o ) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a49 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a17 ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a33 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~1 .extended_lut = "off";
defparam \Mux14~1 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N0
cyclonev_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a32  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a16 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a48 ))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a32  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a16 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a48 ))) ) ) ) # ( \MEM15|mem_rtl_0|auto_generated|ram_block1a32  & ( !\data_out_sel[4]~input_o  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) # (\data_out_sel[5]~input_o ) ) ) ) # ( 
// !\MEM15|mem_rtl_0|auto_generated|ram_block1a32  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a48 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a32 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~0 .extended_lut = "off";
defparam \Mux14~0 .lut_mask = 64'h00CC33FF47474747;
defparam \Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N42
cyclonev_lcell_comb \Mux14~2 (
// Equation(s):
// \Mux14~2_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a24  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a40  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a8 ))) # 
// (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a56 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a24  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a40  & ( (!\data_out_sel[5]~input_o  
// & (\MEM15|mem_rtl_0|auto_generated|ram_block1a8  & ((!\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a56 )))) ) ) ) # ( \MEM15|mem_rtl_0|auto_generated|ram_block1a24 
//  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a40  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a8 ))) # (\data_out_sel[5]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a56  & 
// \data_out_sel[4]~input_o )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a24  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a40  & ( (!\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a8  & ((!\data_out_sel[4]~input_o )))) 
// # (\data_out_sel[5]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a56  & \data_out_sel[4]~input_o )))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a56 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a24 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a40 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~2 .extended_lut = "off";
defparam \Mux14~2 .lut_mask = 64'h500350F35F035FF3;
defparam \Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N36
cyclonev_lcell_comb \Mux14~3 (
// Equation(s):
// \Mux14~3_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a57  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a41  & ( ((!\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a9 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a25 )))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a57  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a41  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  
// & (\MEM15|mem_rtl_0|auto_generated|ram_block1a9 )) # (\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a25 ))))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )))) ) ) ) # ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a57  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a41  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a9 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a25 ))))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a57  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a41  & ( 
// (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a9 )) # (\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a25 ))))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a57 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a41 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~3 .extended_lut = "off";
defparam \Mux14~3 .lut_mask = 64'h440C443F770C773F;
defparam \Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N18
cyclonev_lcell_comb \Mux14~4 (
// Equation(s):
// \Mux14~4_combout  = ( \data_out_sel[3]~input_o  & ( \Mux14~3_combout  & ( (\Mux14~2_combout ) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux14~3_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux14~0_combout ))) # 
// (\data_out_sel[0]~input_o  & (\Mux14~1_combout )) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux14~3_combout  & ( (!\data_out_sel[0]~input_o  & \Mux14~2_combout ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\Mux14~3_combout  & ( (!\data_out_sel[0]~input_o  & 
// ((\Mux14~0_combout ))) # (\data_out_sel[0]~input_o  & (\Mux14~1_combout )) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\Mux14~1_combout ),
	.datac(!\Mux14~0_combout ),
	.datad(!\Mux14~2_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~4 .extended_lut = "off";
defparam \Mux14~4 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N18
cyclonev_lcell_comb \Mux14~6 (
// Equation(s):
// \Mux14~6_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a20  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a21 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a29 ))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a20  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a21 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a29 ))) ) ) ) # ( \MEM15|mem_rtl_0|auto_generated|ram_block1a20  & ( !\data_out_sel[0]~input_o  & ( (!\data_out_sel[3]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a28 ) ) ) ) # ( 
// !\MEM15|mem_rtl_0|auto_generated|ram_block1a20  & ( !\data_out_sel[0]~input_o  & ( (\data_out_sel[3]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a28 ) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a20 ),
	.dataf(!\data_out_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~6 .extended_lut = "off";
defparam \Mux14~6 .lut_mask = 64'h0055AAFF27272727;
defparam \Mux14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N30
cyclonev_lcell_comb \Mux14~8 (
// Equation(s):
// \Mux14~8_combout  = ( \data_out_sel[3]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a60  & ( (!\data_out_sel[0]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a61 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a60  & ( (!\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a52 ))) # (\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a53 )) ) ) ) # ( \data_out_sel[3]~input_o  & ( 
// !\MEM15|mem_rtl_0|auto_generated|ram_block1a60  & ( (\data_out_sel[0]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a61 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a60  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a52 ))) # (\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a53 )) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a53 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a52 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a61 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a60 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~8 .extended_lut = "off";
defparam \Mux14~8 .lut_mask = 64'h3535000F3535F0FF;
defparam \Mux14~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N24
cyclonev_lcell_comb \Mux14~7 (
// Equation(s):
// \Mux14~7_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a36  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a44 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a45 ))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a36  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o )))) 
// # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a44 ))) # (\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a45 )))) ) ) ) # ( \MEM15|mem_rtl_0|auto_generated|ram_block1a36  & 
// ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a44 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a45 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a36  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a37  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a44 ))) # (\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a45 )))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a45 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a44 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a36 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a37 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~7 .extended_lut = "off";
defparam \Mux14~7 .lut_mask = 64'h0305F30503F5F3F5;
defparam \Mux14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N42
cyclonev_lcell_comb \Mux14~5 (
// Equation(s):
// \Mux14~5_combout  = ( \data_out_sel[3]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a12 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a13 )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[0]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a5 ) ) ) ) # ( \data_out_sel[3]~input_o  
// & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a12 ))) # (\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a13 )) ) ) ) # ( !\data_out_sel[3]~input_o  
// & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a4  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a5  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~5 .extended_lut = "off";
defparam \Mux14~5 .lut_mask = 64'h00550F33FF550F33;
defparam \Mux14~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N36
cyclonev_lcell_comb \Mux14~9 (
// Equation(s):
// \Mux14~9_combout  = ( \data_out_sel[4]~input_o  & ( \data_out_sel[5]~input_o  & ( \Mux14~8_combout  ) ) ) # ( !\data_out_sel[4]~input_o  & ( \data_out_sel[5]~input_o  & ( \Mux14~7_combout  ) ) ) # ( \data_out_sel[4]~input_o  & ( !\data_out_sel[5]~input_o  
// & ( \Mux14~6_combout  ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\data_out_sel[5]~input_o  & ( \Mux14~5_combout  ) ) )

	.dataa(!\Mux14~6_combout ),
	.datab(!\Mux14~8_combout ),
	.datac(!\Mux14~7_combout ),
	.datad(!\Mux14~5_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~9 .extended_lut = "off";
defparam \Mux14~9 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N24
cyclonev_lcell_comb \Mux14~15 (
// Equation(s):
// \Mux14~15_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a15  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a7  & ( ((!\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\data_out_sel[3]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a14 )))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a15  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a7  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a14 ))))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )))) ) ) ) # ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a15  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a7  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\data_out_sel[3]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a14 ))))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a15  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a7  & ( 
// (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a6~portbdataout )) # (\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a14 ))))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a15 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~15 .extended_lut = "off";
defparam \Mux14~15 .lut_mask = 64'h220A225F770A775F;
defparam \Mux14~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y9_N0
cyclonev_lcell_comb \Mux14~17 (
// Equation(s):
// \Mux14~17_combout  = ( \data_out_sel[3]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a46  & ( (!\data_out_sel[0]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a47 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a46  & ( (!\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a38 ))) # (\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a39 )) ) ) ) # ( \data_out_sel[3]~input_o  & ( 
// !\MEM15|mem_rtl_0|auto_generated|ram_block1a46  & ( (\data_out_sel[0]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a47 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a46  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a38 ))) # (\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a39 )) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a39 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a38 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a47 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a46 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~17 .extended_lut = "off";
defparam \Mux14~17 .lut_mask = 64'h3535000F3535F0FF;
defparam \Mux14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N36
cyclonev_lcell_comb \Mux14~18 (
// Equation(s):
// \Mux14~18_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a63  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a55  & ( ((!\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a54 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a62 ))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a63  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a55  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a54 ))) # (\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a62 )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )))) ) ) ) # ( \MEM15|mem_rtl_0|auto_generated|ram_block1a63 
//  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a55  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a54 ))) # (\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a62 )))) # 
// (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a63  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a55  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a54 ))) # (\data_out_sel[3]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a62 )))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a62 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a54 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a63 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a55 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~18 .extended_lut = "off";
defparam \Mux14~18 .lut_mask = 64'h3050305F3F503F5F;
defparam \Mux14~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N30
cyclonev_lcell_comb \Mux14~16 (
// Equation(s):
// \Mux14~16_combout  = ( \data_out_sel[3]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a31  & ( (\MEM15|mem_rtl_0|auto_generated|ram_block1a30 ) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// \MEM15|mem_rtl_0|auto_generated|ram_block1a31  & ( (!\data_out_sel[0]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a22 )) # (\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a23 ))) ) ) ) # ( \data_out_sel[3]~input_o  & ( 
// !\MEM15|mem_rtl_0|auto_generated|ram_block1a31  & ( (!\data_out_sel[0]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a30 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a31  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a22 )) # (\data_out_sel[0]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a23 ))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a22 ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~16 .extended_lut = "off";
defparam \Mux14~16 .lut_mask = 64'h272700AA272755FF;
defparam \Mux14~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N12
cyclonev_lcell_comb \Mux14~19 (
// Equation(s):
// \Mux14~19_combout  = ( \Mux14~18_combout  & ( \Mux14~16_combout  & ( ((!\data_out_sel[5]~input_o  & (\Mux14~15_combout )) # (\data_out_sel[5]~input_o  & ((\Mux14~17_combout )))) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\Mux14~18_combout  & ( 
// \Mux14~16_combout  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\Mux14~15_combout )) # (\data_out_sel[5]~input_o  & ((\Mux14~17_combout ))))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )))) ) ) ) # ( \Mux14~18_combout 
//  & ( !\Mux14~16_combout  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\Mux14~15_combout )) # (\data_out_sel[5]~input_o  & ((\Mux14~17_combout ))))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )))) ) ) ) # ( 
// !\Mux14~18_combout  & ( !\Mux14~16_combout  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\Mux14~15_combout )) # (\data_out_sel[5]~input_o  & ((\Mux14~17_combout ))))) ) ) )

	.dataa(!\Mux14~15_combout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\Mux14~17_combout ),
	.datae(!\Mux14~18_combout ),
	.dataf(!\Mux14~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~19 .extended_lut = "off";
defparam \Mux14~19 .lut_mask = 64'h404C434F707C737F;
defparam \Mux14~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N6
cyclonev_lcell_comb \Mux14~12 (
// Equation(s):
// \Mux14~12_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a10  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a42  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a26 ))) # 
// (\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a58 ))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a10  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a42  & ( (!\data_out_sel[5]~input_o  & 
// (((\MEM15|mem_rtl_0|auto_generated|ram_block1a26  & \data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a58 ))) ) ) ) # ( \MEM15|mem_rtl_0|auto_generated|ram_block1a10  
// & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a42  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a26 )))) # (\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a58  & 
// ((\data_out_sel[4]~input_o )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a10  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a42  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a26 
// ))) # (\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a58 )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a58 ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a10 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a42 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~12 .extended_lut = "off";
defparam \Mux14~12 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \Mux14~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N42
cyclonev_lcell_comb \Mux14~13 (
// Equation(s):
// \Mux14~13_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a59  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a27 ))) # 
// (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a43 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a59  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\data_out_sel[5]~input_o  & 
// (((!\data_out_sel[4]~input_o )) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a27 ))) # (\data_out_sel[5]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a43  & !\data_out_sel[4]~input_o )))) ) ) ) # ( \MEM15|mem_rtl_0|auto_generated|ram_block1a59  
// & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a27  & ((\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o ) # 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a43 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a59  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a27  & 
// ((\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (((\MEM15|mem_rtl_0|auto_generated|ram_block1a43  & !\data_out_sel[4]~input_o )))) ) ) )

	.dataa(!\MEM15|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a59 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~13 .extended_lut = "off";
defparam \Mux14~13 .lut_mask = 64'h0350035FF350F35F;
defparam \Mux14~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N33
cyclonev_lcell_comb \Mux14~10 (
// Equation(s):
// \Mux14~10_combout  = ( \MEM15|mem_rtl_0|auto_generated|ram_block1a34  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a18 ))) # 
// (\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a50 ))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a34  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o ) # 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a18 )))) # (\data_out_sel[5]~input_o  & (\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a50 ))) ) ) ) # ( \MEM15|mem_rtl_0|auto_generated|ram_block1a34  & ( 
// !\MEM15|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[5]~input_o  & (\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a18 )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o ) # 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a50 )))) ) ) ) # ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a34  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a2  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM15|mem_rtl_0|auto_generated|ram_block1a18 ))) # (\data_out_sel[5]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a50 )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a50 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datae(!\MEM15|mem_rtl_0|auto_generated|ram_block1a34 ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~10 .extended_lut = "off";
defparam \Mux14~10 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux14~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N30
cyclonev_lcell_comb \Mux14~11 (
// Equation(s):
// \Mux14~11_combout  = ( \data_out_sel[5]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a35 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM15|mem_rtl_0|auto_generated|ram_block1a51 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM15|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\data_out_sel[4]~input_o ) # (\MEM15|mem_rtl_0|auto_generated|ram_block1a19 ) ) ) ) # ( \data_out_sel[5]~input_o 
//  & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\data_out_sel[4]~input_o  & ((\MEM15|mem_rtl_0|auto_generated|ram_block1a35 ))) # (\data_out_sel[4]~input_o  & (\MEM15|mem_rtl_0|auto_generated|ram_block1a51 )) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\MEM15|mem_rtl_0|auto_generated|ram_block1a3  & ( (\data_out_sel[4]~input_o  & \MEM15|mem_rtl_0|auto_generated|ram_block1a19 ) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM15|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(!\MEM15|mem_rtl_0|auto_generated|ram_block1a51 ),
	.datad(!\MEM15|mem_rtl_0|auto_generated|ram_block1a35 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM15|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~11 .extended_lut = "off";
defparam \Mux14~11 .lut_mask = 64'h111105AFBBBB05AF;
defparam \Mux14~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N18
cyclonev_lcell_comb \Mux14~14 (
// Equation(s):
// \Mux14~14_combout  = ( \Mux14~10_combout  & ( \Mux14~11_combout  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[0]~input_o  & (\Mux14~12_combout )) # (\data_out_sel[0]~input_o  & ((\Mux14~13_combout )))) ) ) ) # ( !\Mux14~10_combout  & ( 
// \Mux14~11_combout  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux14~12_combout )) # (\data_out_sel[0]~input_o  & ((\Mux14~13_combout ))))) ) ) ) # ( \Mux14~10_combout  
// & ( !\Mux14~11_combout  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux14~12_combout )) # (\data_out_sel[0]~input_o  & ((\Mux14~13_combout ))))) ) ) ) # ( 
// !\Mux14~10_combout  & ( !\Mux14~11_combout  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux14~12_combout )) # (\data_out_sel[0]~input_o  & ((\Mux14~13_combout ))))) ) ) )

	.dataa(!\Mux14~12_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux14~13_combout ),
	.datae(!\Mux14~10_combout ),
	.dataf(!\Mux14~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~14 .extended_lut = "off";
defparam \Mux14~14 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux14~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y9_N48
cyclonev_lcell_comb \Mux14~20 (
// Equation(s):
// \Mux14~20_combout  = ( \data_out_sel[1]~input_o  & ( \Mux14~14_combout  & ( (!\data_out_sel[2]~input_o ) # (\Mux14~19_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux14~14_combout  & ( (!\data_out_sel[2]~input_o  & (\Mux14~4_combout )) # 
// (\data_out_sel[2]~input_o  & ((\Mux14~9_combout ))) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux14~14_combout  & ( (\data_out_sel[2]~input_o  & \Mux14~19_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\Mux14~14_combout  & ( 
// (!\data_out_sel[2]~input_o  & (\Mux14~4_combout )) # (\data_out_sel[2]~input_o  & ((\Mux14~9_combout ))) ) ) )

	.dataa(!\Mux14~4_combout ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\Mux14~9_combout ),
	.datad(!\Mux14~19_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux14~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~20 .extended_lut = "off";
defparam \Mux14~20 .lut_mask = 64'h474700334747CCFF;
defparam \Mux14~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N12
cyclonev_lcell_comb \Mux14~68 (
// Equation(s):
// \Mux14~68_combout  = ( \Mux14~41_combout  & ( \Mux14~20_combout  & ( (!\data_out_sel[7]~input_o ) # ((!\data_out_sel[6]~input_o  & (\Mux14~62_combout )) # (\data_out_sel[6]~input_o  & ((\Mux14~67_combout )))) ) ) ) # ( !\Mux14~41_combout  & ( 
// \Mux14~20_combout  & ( (!\data_out_sel[7]~input_o  & (((!\data_out_sel[6]~input_o )))) # (\data_out_sel[7]~input_o  & ((!\data_out_sel[6]~input_o  & (\Mux14~62_combout )) # (\data_out_sel[6]~input_o  & ((\Mux14~67_combout ))))) ) ) ) # ( \Mux14~41_combout 
//  & ( !\Mux14~20_combout  & ( (!\data_out_sel[7]~input_o  & (((\data_out_sel[6]~input_o )))) # (\data_out_sel[7]~input_o  & ((!\data_out_sel[6]~input_o  & (\Mux14~62_combout )) # (\data_out_sel[6]~input_o  & ((\Mux14~67_combout ))))) ) ) ) # ( 
// !\Mux14~41_combout  & ( !\Mux14~20_combout  & ( (\data_out_sel[7]~input_o  & ((!\data_out_sel[6]~input_o  & (\Mux14~62_combout )) # (\data_out_sel[6]~input_o  & ((\Mux14~67_combout ))))) ) ) )

	.dataa(!\data_out_sel[7]~input_o ),
	.datab(!\Mux14~62_combout ),
	.datac(!\data_out_sel[6]~input_o ),
	.datad(!\Mux14~67_combout ),
	.datae(!\Mux14~41_combout ),
	.dataf(!\Mux14~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux14~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux14~68 .extended_lut = "off";
defparam \Mux14~68 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux14~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N24
cyclonev_lcell_comb \Selector0~8 (
// Equation(s):
// \Selector0~8_combout  = ( \mem_block_sel[2]~input_o  & ( \Mux14~68_combout  & ( (\mem_block_sel[1]~input_o  & (\Selector0~3_combout  & \mem_block_sel[3]~input_o )) ) ) ) # ( !\mem_block_sel[2]~input_o  & ( \Mux14~68_combout  & ( 
// (!\mem_block_sel[1]~input_o  & (\Selector0~3_combout  & (\Mux8~68_combout  & \mem_block_sel[3]~input_o ))) ) ) ) # ( !\mem_block_sel[2]~input_o  & ( !\Mux14~68_combout  & ( (!\mem_block_sel[1]~input_o  & (\Selector0~3_combout  & (\Mux8~68_combout  & 
// \mem_block_sel[3]~input_o ))) ) ) )

	.dataa(!\mem_block_sel[1]~input_o ),
	.datab(!\Selector0~3_combout ),
	.datac(!\Mux8~68_combout ),
	.datad(!\mem_block_sel[3]~input_o ),
	.datae(!\mem_block_sel[2]~input_o ),
	.dataf(!\Mux14~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~8 .extended_lut = "off";
defparam \Selector0~8 .lut_mask = 64'h0002000000020011;
defparam \Selector0~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \MEM2|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[60]~input_o ,\data_in[56]~input_o ,\data_in[54]~input_o ,\data_in[52]~input_o ,\data_in[50]~input_o ,\data_in[48]~input_o ,\data_in[44]~input_o ,\data_in[40]~input_o ,\data_in[38]~input_o ,\data_in[36]~input_o ,\data_in[34]~input_o ,\data_in[32]~input_o ,
\data_in[28]~input_o ,\data_in[24]~input_o ,\data_in[22]~input_o ,\data_in[20]~input_o ,\data_in[18]~input_o ,\data_in[16]~input_o ,\data_in[12]~input_o ,\data_in[8]~input_o ,\data_in[6]~input_o ,\data_in[4]~input_o ,\data_in[2]~input_o ,\data_in[0]~input_o ,
\data_in[191]~input_o ,\data_in[190]~input_o ,\data_in[189]~input_o ,\data_in[188]~input_o ,\data_in[187]~input_o ,\data_in[186]~input_o ,\data_in[185]~input_o ,\data_in[184]~input_o ,\data_in[183]~input_o ,\data_in[182]~input_o ,\data_in[181]~input_o ,
\data_in[180]~input_o ,\data_in[179]~input_o ,\data_in[178]~input_o ,\data_in[177]~input_o ,\data_in[176]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM2|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 150;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 200;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 150;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 200;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N36
cyclonev_lcell_comb \Mux12~59 (
// Equation(s):
// \Mux12~59_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a181  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a177  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a179 )) # 
// (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a183 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a181  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a177  & ( (!\data_out_sel[1]~input_o  & 
// (((!\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a179 )) # (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a183 ))))) ) ) ) # ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a181  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a177  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a179 )) # (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a183 ))))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a181  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a177  & ( 
// (\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a179 )) # (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a183 ))))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a179 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a183 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a181 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a177 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~59 .extended_lut = "off";
defparam \Mux12~59 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux12~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N30
cyclonev_lcell_comb \Mux12~57 (
// Equation(s):
// \Mux12~57_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a176  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a178 )) # 
// (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a182 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a176  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a178  & (\data_out_sel[1]~input_o ))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a182 )))) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a176  
// & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a178 ))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o  & 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a182 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a176  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a180  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a178 )) # (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a182 ))))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a178 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a182 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a176 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a180 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~57 .extended_lut = "off";
defparam \Mux12~57 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux12~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N0
cyclonev_lcell_comb \Mux12~58 (
// Equation(s):
// \Mux12~58_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a186  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a184  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a188 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a190 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a186  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a184  & ( (!\data_out_sel[1]~input_o  & 
// (((!\data_out_sel[2]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a188 ))) # (\data_out_sel[1]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a190  & \data_out_sel[2]~input_o )))) ) ) ) # ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a186  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a184  & ( (!\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a188  & ((\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & 
// (((!\data_out_sel[2]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a190 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a186  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a184  & ( (\data_out_sel[2]~input_o  & 
// ((!\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a188 )) # (\data_out_sel[1]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a190 ))))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a188 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a190 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a186 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a184 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~58 .extended_lut = "off";
defparam \Mux12~58 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux12~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N30
cyclonev_lcell_comb \Mux12~60 (
// Equation(s):
// \Mux12~60_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a187  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a189  & ( (!\data_out_sel[2]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a185 ) # (\data_out_sel[1]~input_o )))) # 
// (\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a191 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a187  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a189  & ( 
// (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a185 )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a191 ))) ) ) ) # ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a187  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a189  & ( (!\data_out_sel[2]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a185 ) # (\data_out_sel[1]~input_o )))) # (\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a191  & (\data_out_sel[1]~input_o ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a187  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a189  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o 
//  & \MEM13|mem_rtl_0|auto_generated|ram_block1a185 )))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a191  & (\data_out_sel[1]~input_o ))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a191 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a185 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a187 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a189 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~60 .extended_lut = "off";
defparam \Mux12~60 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \Mux12~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N12
cyclonev_lcell_comb \Mux12~61 (
// Equation(s):
// \Mux12~61_combout  = ( \Mux12~58_combout  & ( \Mux12~60_combout  & ( ((!\data_out_sel[0]~input_o  & ((\Mux12~57_combout ))) # (\data_out_sel[0]~input_o  & (\Mux12~59_combout ))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\Mux12~58_combout  & ( 
// \Mux12~60_combout  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o  & \Mux12~57_combout )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )) # (\Mux12~59_combout ))) ) ) ) # ( \Mux12~58_combout  & ( !\Mux12~60_combout  & ( 
// (!\data_out_sel[0]~input_o  & (((\Mux12~57_combout ) # (\data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & (\Mux12~59_combout  & (!\data_out_sel[3]~input_o ))) ) ) ) # ( !\Mux12~58_combout  & ( !\Mux12~60_combout  & ( (!\data_out_sel[3]~input_o  
// & ((!\data_out_sel[0]~input_o  & ((\Mux12~57_combout ))) # (\data_out_sel[0]~input_o  & (\Mux12~59_combout )))) ) ) )

	.dataa(!\Mux12~59_combout ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\Mux12~57_combout ),
	.datae(!\Mux12~58_combout ),
	.dataf(!\Mux12~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~61 .extended_lut = "off";
defparam \Mux12~61 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \Mux12~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \MEM13|mem_rtl_0|auto_generated|ram_block1a129 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[175]~input_o ,\data_in[174]~input_o ,\data_in[173]~input_o ,\data_in[172]~input_o ,\data_in[171]~input_o ,\data_in[170]~input_o ,\data_in[169]~input_o ,\data_in[168]~input_o ,\data_in[167]~input_o ,\data_in[166]~input_o ,\data_in[165]~input_o ,
\data_in[164]~input_o ,\data_in[163]~input_o ,\data_in[162]~input_o ,\data_in[161]~input_o ,\data_in[160]~input_o ,\data_in[159]~input_o ,\data_in[158]~input_o ,\data_in[157]~input_o ,\data_in[156]~input_o ,\data_in[155]~input_o ,\data_in[154]~input_o ,
\data_in[153]~input_o ,\data_in[152]~input_o ,\data_in[151]~input_o ,\data_in[150]~input_o ,\data_in[149]~input_o ,\data_in[148]~input_o ,\data_in[147]~input_o ,\data_in[146]~input_o ,\data_in[145]~input_o ,\data_in[144]~input_o ,\data_in[143]~input_o ,
\data_in[141]~input_o ,\data_in[139]~input_o ,\data_in[137]~input_o ,\data_in[135]~input_o ,\data_in[133]~input_o ,\data_in[131]~input_o ,\data_in[129]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM13|mem_rtl_0|auto_generated|ram_block1a129_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .logical_ram_name = "single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "old";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .operation_mode = "dual_port";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_a_address_width = 8;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_a_data_width = 40;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_a_first_bit_number = 129;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_a_last_address = 255;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 150;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_a_logical_ram_width = 200;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_b_address_clock = "clock0";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_b_address_width = 8;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_b_data_width = 40;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_b_first_bit_number = 129;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_b_last_address = 255;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 150;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_b_logical_ram_width = 200;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock0";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a129 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N6
cyclonev_lcell_comb \Mux12~54 (
// Equation(s):
// \Mux12~54_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a163  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a167  & ( ((!\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a161 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a165 ))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a163  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a167  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  
// & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a161 ))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a165 )))) # (\data_out_sel[1]~input_o  & (\data_out_sel[2]~input_o )) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a163 
//  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a167  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a161 ))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a165 )))) 
// # (\data_out_sel[1]~input_o  & (!\data_out_sel[2]~input_o )) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a163  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a167  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a161 ))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a165 )))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a165 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a161 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a163 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a167 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~54 .extended_lut = "off";
defparam \Mux12~54 .lut_mask = 64'h028A46CE139B57DF;
defparam \Mux12~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N42
cyclonev_lcell_comb \Mux12~55 (
// Equation(s):
// \Mux12~55_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a175  & ( \data_out_sel[1]~input_o  & ( (\data_out_sel[2]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a171 ) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a175  & ( 
// \data_out_sel[1]~input_o  & ( (\MEM13|mem_rtl_0|auto_generated|ram_block1a171  & !\data_out_sel[2]~input_o ) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a175  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a169 )) # (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a173 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a175  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o 
//  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a169 )) # (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a173 ))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a171 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a169 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a173 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a175 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~55 .extended_lut = "off";
defparam \Mux12~55 .lut_mask = 64'h0C3F0C3F44447777;
defparam \Mux12~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N0
cyclonev_lcell_comb \Mux12~53 (
// Equation(s):
// \Mux12~53_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a170  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a174  & ( ((!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a168 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a172 )))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a170  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a168  & (!\data_out_sel[1]~input_o ))) # (\data_out_sel[2]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a172 ) # (\data_out_sel[1]~input_o )))) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a170  
// & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a168 ))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o  & 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a172 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a170  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a168 )) # (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a172 ))))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a168 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a172 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a170 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a174 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~53 .extended_lut = "off";
defparam \Mux12~53 .lut_mask = 64'h40704C7C43734F7F;
defparam \Mux12~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N3
cyclonev_lcell_comb \Mux12~52 (
// Equation(s):
// \Mux12~52_combout  = ( \data_out_sel[2]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a166  & ( (\MEM13|mem_rtl_0|auto_generated|ram_block1a164 ) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a166  & ( (!\data_out_sel[1]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a160 ))) # (\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a162 )) ) ) ) # ( \data_out_sel[2]~input_o  & 
// ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a166  & ( (!\data_out_sel[1]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a164 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a166  & ( (!\data_out_sel[1]~input_o  
// & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a160 ))) # (\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a162 )) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a162 ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a164 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a160 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a166 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~52 .extended_lut = "off";
defparam \Mux12~52 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \Mux12~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y7_N18
cyclonev_lcell_comb \Mux12~56 (
// Equation(s):
// \Mux12~56_combout  = ( \Mux12~53_combout  & ( \Mux12~52_combout  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[3]~input_o  & (\Mux12~54_combout )) # (\data_out_sel[3]~input_o  & ((\Mux12~55_combout )))) ) ) ) # ( !\Mux12~53_combout  & ( 
// \Mux12~52_combout  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )) # (\Mux12~54_combout ))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o  & \Mux12~55_combout )))) ) ) ) # ( \Mux12~53_combout  & ( !\Mux12~52_combout  & ( 
// (!\data_out_sel[3]~input_o  & (\Mux12~54_combout  & (\data_out_sel[0]~input_o ))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o ) # (\Mux12~55_combout )))) ) ) ) # ( !\Mux12~53_combout  & ( !\Mux12~52_combout  & ( (\data_out_sel[0]~input_o  
// & ((!\data_out_sel[3]~input_o  & (\Mux12~54_combout )) # (\data_out_sel[3]~input_o  & ((\Mux12~55_combout ))))) ) ) )

	.dataa(!\Mux12~54_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux12~55_combout ),
	.datae(!\Mux12~53_combout ),
	.dataf(!\Mux12~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~56 .extended_lut = "off";
defparam \Mux12~56 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux12~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N24
cyclonev_lcell_comb \Mux12~50 (
// Equation(s):
// \Mux12~50_combout  = ( \data_out_sel[1]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a153  & ( (!\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a155 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a159 )) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a153  & ( (!\data_out_sel[2]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a157 ) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a153  & ( (!\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a155 ))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a159 )) ) ) ) # 
// ( !\data_out_sel[1]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a153  & ( (\MEM13|mem_rtl_0|auto_generated|ram_block1a157  & \data_out_sel[2]~input_o ) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a157 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a159 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a155 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a153 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~50 .extended_lut = "off";
defparam \Mux12~50 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Mux12~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N6
cyclonev_lcell_comb \Mux12~47 (
// Equation(s):
// \Mux12~47_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a146  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a150  & ( ((!\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a144 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a148 ))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a146  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a150  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  
// & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a144 ))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a148 )))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o )))) ) ) ) # ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a146  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a150  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a144 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a148 )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a146  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a150  & ( 
// (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a144 ))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a148 )))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a148 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a144 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a146 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a150 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~47 .extended_lut = "off";
defparam \Mux12~47 .lut_mask = 64'h0C443F440C773F77;
defparam \Mux12~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N18
cyclonev_lcell_comb \Mux12~49 (
// Equation(s):
// \Mux12~49_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a151  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a147  & ( ((!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a145 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a149 )))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a151  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[1]~input_o  & 
// ((!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a145 )) # (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a149 ))))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o )))) ) ) ) # ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a151  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a145 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a149 ))))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a151  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a147  & ( 
// (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a145 )) # (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a149 ))))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a145 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a149 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a151 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a147 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~49 .extended_lut = "off";
defparam \Mux12~49 .lut_mask = 64'h440C443F770C773F;
defparam \Mux12~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N42
cyclonev_lcell_comb \Mux12~48 (
// Equation(s):
// \Mux12~48_combout  = ( \data_out_sel[1]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a154  & ( (!\data_out_sel[2]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a158 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a154  & ( (!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a152 )) # (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a156 ))) ) ) ) # ( \data_out_sel[1]~input_o  & 
// ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a154  & ( (\data_out_sel[2]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a158 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a154  & ( (!\data_out_sel[2]~input_o  
// & (\MEM13|mem_rtl_0|auto_generated|ram_block1a152 )) # (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a156 ))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a152 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a158 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a156 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a154 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~48 .extended_lut = "off";
defparam \Mux12~48 .lut_mask = 64'h447703034477CFCF;
defparam \Mux12~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N0
cyclonev_lcell_comb \Mux12~51 (
// Equation(s):
// \Mux12~51_combout  = ( \Mux12~49_combout  & ( \Mux12~48_combout  & ( (!\data_out_sel[0]~input_o  & (((\Mux12~47_combout )) # (\data_out_sel[3]~input_o ))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o ) # ((\Mux12~50_combout )))) ) ) ) # ( 
// !\Mux12~49_combout  & ( \Mux12~48_combout  & ( (!\data_out_sel[0]~input_o  & (((\Mux12~47_combout )) # (\data_out_sel[3]~input_o ))) # (\data_out_sel[0]~input_o  & (\data_out_sel[3]~input_o  & (\Mux12~50_combout ))) ) ) ) # ( \Mux12~49_combout  & ( 
// !\Mux12~48_combout  & ( (!\data_out_sel[0]~input_o  & (!\data_out_sel[3]~input_o  & ((\Mux12~47_combout )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o ) # ((\Mux12~50_combout )))) ) ) ) # ( !\Mux12~49_combout  & ( !\Mux12~48_combout  & ( 
// (!\data_out_sel[0]~input_o  & (!\data_out_sel[3]~input_o  & ((\Mux12~47_combout )))) # (\data_out_sel[0]~input_o  & (\data_out_sel[3]~input_o  & (\Mux12~50_combout ))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux12~50_combout ),
	.datad(!\Mux12~47_combout ),
	.datae(!\Mux12~49_combout ),
	.dataf(!\Mux12~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~51 .extended_lut = "off";
defparam \Mux12~51 .lut_mask = 64'h018945CD23AB67EF;
defparam \Mux12~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N12
cyclonev_lcell_comb \Mux12~44 (
// Equation(s):
// \Mux12~44_combout  = ( \data_out_sel[1]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a131 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a135 )) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a133  & ( (\data_out_sel[2]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a129~portbdataout ) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a131 ))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a135 )) ) ) ) # 
// ( !\data_out_sel[1]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a133  & ( (\MEM13|mem_rtl_0|auto_generated|ram_block1a129~portbdataout  & !\data_out_sel[2]~input_o ) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a135 ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a131 ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a129~portbdataout ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~44 .extended_lut = "off";
defparam \Mux12~44 .lut_mask = 64'h0F0033550FFF3355;
defparam \Mux12~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N18
cyclonev_lcell_comb \Mux12~45 (
// Equation(s):
// \Mux12~45_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a143  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a139  & ( ((!\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a137 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a141 ))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a143  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a139  & ( (!\data_out_sel[2]~input_o  & 
// (((\MEM13|mem_rtl_0|auto_generated|ram_block1a137 ) # (\data_out_sel[1]~input_o )))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a141  & (!\data_out_sel[1]~input_o ))) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a143  
// & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a139  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a137 )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )) # 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a141 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a143  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a139  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a137 ))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a141 )))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a141 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a137 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a143 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a139 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~45 .extended_lut = "off";
defparam \Mux12~45 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \Mux12~45 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \MEM13|mem_rtl_0|auto_generated|ram_block1a72 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[142]~input_o ,\data_in[140]~input_o ,\data_in[138]~input_o ,\data_in[136]~input_o ,\data_in[134]~input_o ,\data_in[132]~input_o ,\data_in[130]~input_o ,\data_in[128]~input_o ,\data_in[127]~input_o ,\data_in[126]~input_o ,\data_in[125]~input_o ,
\data_in[124]~input_o ,\data_in[123]~input_o ,\data_in[122]~input_o ,\data_in[121]~input_o ,\data_in[120]~input_o ,\data_in[111]~input_o ,\data_in[110]~input_o ,\data_in[109]~input_o ,\data_in[108]~input_o ,\data_in[107]~input_o ,\data_in[106]~input_o ,
\data_in[105]~input_o ,\data_in[104]~input_o ,\data_in[95]~input_o ,\data_in[94]~input_o ,\data_in[93]~input_o ,\data_in[92]~input_o ,\data_in[91]~input_o ,\data_in[90]~input_o ,\data_in[89]~input_o ,\data_in[88]~input_o ,\data_in[79]~input_o ,\data_in[78]~input_o ,
\data_in[77]~input_o ,\data_in[76]~input_o ,\data_in[75]~input_o ,\data_in[74]~input_o ,\data_in[73]~input_o ,\data_in[72]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM13|mem_rtl_0|auto_generated|ram_block1a72_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .operation_mode = "dual_port";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 8;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 40;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 72;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 255;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 150;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 200;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 8;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 40;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_b_first_bit_number = 72;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_b_last_address = 255;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 150;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_b_logical_ram_width = 200;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N0
cyclonev_lcell_comb \Mux12~42 (
// Equation(s):
// \Mux12~42_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a128  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a132 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a134 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a128  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a132 )) # (\data_out_sel[1]~input_o  
// & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a134 ))) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a128  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a130 ) ) ) ) # ( 
// !\MEM13|mem_rtl_0|auto_generated|ram_block1a128  & ( !\data_out_sel[2]~input_o  & ( (\MEM13|mem_rtl_0|auto_generated|ram_block1a130  & \data_out_sel[1]~input_o ) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a132 ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a130 ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a128 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~42 .extended_lut = "off";
defparam \Mux12~42 .lut_mask = 64'h0033FF33550F550F;
defparam \Mux12~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N6
cyclonev_lcell_comb \Mux12~43 (
// Equation(s):
// \Mux12~43_combout  = ( \data_out_sel[1]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a138  & ( (!\data_out_sel[2]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a142 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a138  & ( (!\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a136 ))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a140 )) ) ) ) # ( \data_out_sel[1]~input_o  & 
// ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a138  & ( (\MEM13|mem_rtl_0|auto_generated|ram_block1a142  & \data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a138  & ( (!\data_out_sel[2]~input_o  
// & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a136 ))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a140 )) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a140 ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a136 ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a142 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a138 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~43 .extended_lut = "off";
defparam \Mux12~43 .lut_mask = 64'h3355000F3355FF0F;
defparam \Mux12~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N24
cyclonev_lcell_comb \Mux12~46 (
// Equation(s):
// \Mux12~46_combout  = ( \Mux12~42_combout  & ( \Mux12~43_combout  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[3]~input_o  & (\Mux12~44_combout )) # (\data_out_sel[3]~input_o  & ((\Mux12~45_combout )))) ) ) ) # ( !\Mux12~42_combout  & ( 
// \Mux12~43_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux12~44_combout  & ((\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o ) # (\Mux12~45_combout )))) ) ) ) # ( \Mux12~42_combout  & ( !\Mux12~43_combout  & ( 
// (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )) # (\Mux12~44_combout ))) # (\data_out_sel[3]~input_o  & (((\Mux12~45_combout  & \data_out_sel[0]~input_o )))) ) ) ) # ( !\Mux12~42_combout  & ( !\Mux12~43_combout  & ( (\data_out_sel[0]~input_o 
//  & ((!\data_out_sel[3]~input_o  & (\Mux12~44_combout )) # (\data_out_sel[3]~input_o  & ((\Mux12~45_combout ))))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\Mux12~44_combout ),
	.datac(!\Mux12~45_combout ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\Mux12~42_combout ),
	.dataf(!\Mux12~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~46 .extended_lut = "off";
defparam \Mux12~46 .lut_mask = 64'h0027AA275527FF27;
defparam \Mux12~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N36
cyclonev_lcell_comb \Mux12~62 (
// Equation(s):
// \Mux12~62_combout  = ( \Mux12~51_combout  & ( \Mux12~46_combout  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\Mux12~56_combout ))) # (\data_out_sel[4]~input_o  & (\Mux12~61_combout ))) ) ) ) # ( !\Mux12~51_combout  & ( 
// \Mux12~46_combout  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\Mux12~56_combout )))) # (\data_out_sel[4]~input_o  & (\Mux12~61_combout  & (\data_out_sel[5]~input_o ))) ) ) ) # ( \Mux12~51_combout  & ( !\Mux12~46_combout  & ( 
// (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o  & \Mux12~56_combout )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\Mux12~61_combout ))) ) ) ) # ( !\Mux12~51_combout  & ( !\Mux12~46_combout  & ( (\data_out_sel[5]~input_o 
//  & ((!\data_out_sel[4]~input_o  & ((\Mux12~56_combout ))) # (\data_out_sel[4]~input_o  & (\Mux12~61_combout )))) ) ) )

	.dataa(!\Mux12~61_combout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\Mux12~56_combout ),
	.datae(!\Mux12~51_combout ),
	.dataf(!\Mux12~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~62 .extended_lut = "off";
defparam \Mux12~62 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux12~62 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \MEM13|mem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[119]~input_o ,\data_in[118]~input_o ,\data_in[117]~input_o ,\data_in[116]~input_o ,\data_in[115]~input_o ,\data_in[114]~input_o ,\data_in[113]~input_o ,\data_in[112]~input_o ,\data_in[103]~input_o ,\data_in[102]~input_o ,\data_in[101]~input_o ,
\data_in[100]~input_o ,\data_in[99]~input_o ,\data_in[98]~input_o ,\data_in[97]~input_o ,\data_in[96]~input_o ,\data_in[87]~input_o ,\data_in[86]~input_o ,\data_in[85]~input_o ,\data_in[84]~input_o ,\data_in[83]~input_o ,\data_in[82]~input_o ,\data_in[81]~input_o ,
\data_in[80]~input_o ,\data_in[71]~input_o ,\data_in[70]~input_o ,\data_in[69]~input_o ,\data_in[68]~input_o ,\data_in[67]~input_o ,\data_in[66]~input_o ,\data_in[65]~input_o ,\data_in[64]~input_o ,\data_in[63]~input_o ,\data_in[59]~input_o ,\data_in[47]~input_o ,
\data_in[43]~input_o ,\data_in[31]~input_o ,\data_in[27]~input_o ,\data_in[15]~input_o ,\data_in[11]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM13|mem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 8;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 40;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 255;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 150;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 200;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 8;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 40;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 255;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 150;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 200;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N18
cyclonev_lcell_comb \Mux12~24 (
// Equation(s):
// \Mux12~24_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a115  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o ) # ((\MEM13|mem_rtl_0|auto_generated|ram_block1a113 )))) # 
// (\data_out_sel[1]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a114 )) # (\data_out_sel[0]~input_o ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a115  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[1]~input_o 
//  & ((!\data_out_sel[0]~input_o ) # ((\MEM13|mem_rtl_0|auto_generated|ram_block1a113 )))) # (\data_out_sel[1]~input_o  & (!\data_out_sel[0]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a114 ))) ) ) ) # ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a115  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[1]~input_o  & (\data_out_sel[0]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a113 )))) # (\data_out_sel[1]~input_o  & 
// (((\MEM13|mem_rtl_0|auto_generated|ram_block1a114 )) # (\data_out_sel[0]~input_o ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a115  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[1]~input_o  & 
// (\data_out_sel[0]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a113 )))) # (\data_out_sel[1]~input_o  & (!\data_out_sel[0]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a114 ))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a114 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a113 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a115 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a112 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~24 .extended_lut = "off";
defparam \Mux12~24 .lut_mask = 64'h042615378CAE9DBF;
defparam \Mux12~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N42
cyclonev_lcell_comb \Mux12~23 (
// Equation(s):
// \Mux12~23_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a99  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a98  & ( ((!\data_out_sel[0]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a96 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a97 )))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a99  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a98  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o 
// )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a96 ))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a97 )))) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a99  & ( 
// !\MEM13|mem_rtl_0|auto_generated|ram_block1a98  & ( (!\data_out_sel[0]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a96  & (!\data_out_sel[1]~input_o ))) # (\data_out_sel[0]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a97 ) # 
// (\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a99  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a98  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a96 )) 
// # (\data_out_sel[0]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a97 ))))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a96 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a99 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a98 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~23 .extended_lut = "off";
defparam \Mux12~23 .lut_mask = 64'h407043734C7C4F7F;
defparam \Mux12~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N6
cyclonev_lcell_comb \Mux12~22 (
// Equation(s):
// \Mux12~22_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a82  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a83 ) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a82  & ( 
// \data_out_sel[1]~input_o  & ( (\MEM13|mem_rtl_0|auto_generated|ram_block1a83  & \data_out_sel[0]~input_o ) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a82  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a80 )) # (\data_out_sel[0]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a81 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a82  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a80 )) # (\data_out_sel[0]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a81 ))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a80 ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a83 ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a81 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a82 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~22 .extended_lut = "off";
defparam \Mux12~22 .lut_mask = 64'h550F550F0033FF33;
defparam \Mux12~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N0
cyclonev_lcell_comb \Mux12~21 (
// Equation(s):
// \Mux12~21_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a65  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a66  & ( (!\data_out_sel[1]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a64 )) # (\data_out_sel[0]~input_o ))) # 
// (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o ) # ((\MEM13|mem_rtl_0|auto_generated|ram_block1a67 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a65  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a66  & ( (!\data_out_sel[1]~input_o  
// & (!\data_out_sel[0]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a64 )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o ) # ((\MEM13|mem_rtl_0|auto_generated|ram_block1a67 )))) ) ) ) # ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a65  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a66  & ( (!\data_out_sel[1]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a64 )) # (\data_out_sel[0]~input_o ))) # (\data_out_sel[1]~input_o  & 
// (\data_out_sel[0]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a67 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a65  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a66  & ( (!\data_out_sel[1]~input_o  & (!\data_out_sel[0]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a64 )))) # (\data_out_sel[1]~input_o  & (\data_out_sel[0]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a67 ))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a64 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a65 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a66 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~21 .extended_lut = "off";
defparam \Mux12~21 .lut_mask = 64'h018923AB45CD67EF;
defparam \Mux12~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N54
cyclonev_lcell_comb \Mux12~25 (
// Equation(s):
// \Mux12~25_combout  = ( \Mux12~21_combout  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\Mux12~22_combout ))) # (\data_out_sel[5]~input_o  & (\Mux12~24_combout )) ) ) ) # ( !\Mux12~21_combout  & ( \data_out_sel[4]~input_o  & ( 
// (!\data_out_sel[5]~input_o  & ((\Mux12~22_combout ))) # (\data_out_sel[5]~input_o  & (\Mux12~24_combout )) ) ) ) # ( \Mux12~21_combout  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\Mux12~23_combout ) ) ) ) # ( !\Mux12~21_combout  & 
// ( !\data_out_sel[4]~input_o  & ( (\Mux12~23_combout  & \data_out_sel[5]~input_o ) ) ) )

	.dataa(!\Mux12~24_combout ),
	.datab(!\Mux12~23_combout ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\Mux12~22_combout ),
	.datae(!\Mux12~21_combout ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~25 .extended_lut = "off";
defparam \Mux12~25 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux12~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N0
cyclonev_lcell_comb \Mux12~32 (
// Equation(s):
// \Mux12~32_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a122  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a120 ))) # 
// (\data_out_sel[1]~input_o  & (((\data_out_sel[4]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a106 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a122  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[1]~input_o 
//  & (((!\data_out_sel[4]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a120 ))) # (\data_out_sel[1]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a106  & !\data_out_sel[4]~input_o )))) ) ) ) # ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a122  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a120  & ((\data_out_sel[4]~input_o )))) # (\data_out_sel[1]~input_o  & 
// (((\data_out_sel[4]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a106 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a122  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a120  & ((\data_out_sel[4]~input_o )))) # (\data_out_sel[1]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a106  & !\data_out_sel[4]~input_o )))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a120 ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a106 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a122 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a104 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~32 .extended_lut = "off";
defparam \Mux12~32 .lut_mask = 64'h0350035FF350F35F;
defparam \Mux12~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N42
cyclonev_lcell_comb \Mux12~34 (
// Equation(s):
// \Mux12~34_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a123  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a121  & ( ((!\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a105 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a107 )))) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a123  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a121  & ( (!\data_out_sel[1]~input_o  & 
// (((\data_out_sel[4]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a105 ))) # (\data_out_sel[1]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a107  & !\data_out_sel[4]~input_o )))) ) ) ) # ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a123  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a121  & ( (!\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a105  & ((!\data_out_sel[4]~input_o )))) # (\data_out_sel[1]~input_o  & 
// (((\data_out_sel[4]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a107 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a123  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a121  & ( (!\data_out_sel[4]~input_o  & 
// ((!\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a105 )) # (\data_out_sel[1]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a107 ))))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a105 ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a107 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a123 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a121 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~34 .extended_lut = "off";
defparam \Mux12~34 .lut_mask = 64'h5300530F53F053FF;
defparam \Mux12~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N36
cyclonev_lcell_comb \Mux12~33 (
// Equation(s):
// \Mux12~33_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a89  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a73  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a75 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a91 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a89  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a73  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[4]~input_o 
// )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a75 ))) # (\data_out_sel[4]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a91 )))) ) ) ) # ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a89  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a73  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[4]~input_o )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[4]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a75 ))) # (\data_out_sel[4]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a91 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a89  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a73  & ( 
// (\data_out_sel[1]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a75 ))) # (\data_out_sel[4]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a91 )))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a91 ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a89 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a73 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~33 .extended_lut = "off";
defparam \Mux12~33 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux12~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y13_N30
cyclonev_lcell_comb \Mux12~31 (
// Equation(s):
// \Mux12~31_combout  = ( \data_out_sel[1]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a90  & ( (\data_out_sel[4]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a74 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a90  & ( (!\data_out_sel[4]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ))) # (\data_out_sel[4]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a88 )) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a90  & ( (\MEM13|mem_rtl_0|auto_generated|ram_block1a74  & !\data_out_sel[4]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a90  & ( 
// (!\data_out_sel[4]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ))) # (\data_out_sel[4]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a88 )) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a88 ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a74 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a72~portbdataout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a90 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~31 .extended_lut = "off";
defparam \Mux12~31 .lut_mask = 64'h05F5303005F53F3F;
defparam \Mux12~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y11_N18
cyclonev_lcell_comb \Mux12~35 (
// Equation(s):
// \Mux12~35_combout  = ( \Mux12~33_combout  & ( \Mux12~31_combout  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[0]~input_o  & (\Mux12~32_combout )) # (\data_out_sel[0]~input_o  & ((\Mux12~34_combout )))) ) ) ) # ( !\Mux12~33_combout  & ( 
// \Mux12~31_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[0]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux12~32_combout )) # (\data_out_sel[0]~input_o  & ((\Mux12~34_combout ))))) ) ) ) # ( \Mux12~33_combout 
//  & ( !\Mux12~31_combout  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[0]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux12~32_combout )) # (\data_out_sel[0]~input_o  & ((\Mux12~34_combout ))))) ) ) ) # ( 
// !\Mux12~33_combout  & ( !\Mux12~31_combout  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux12~32_combout )) # (\data_out_sel[0]~input_o  & ((\Mux12~34_combout ))))) ) ) )

	.dataa(!\Mux12~32_combout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux12~34_combout ),
	.datae(!\Mux12~33_combout ),
	.dataf(!\Mux12~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~35 .extended_lut = "off";
defparam \Mux12~35 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux12~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N0
cyclonev_lcell_comb \Mux12~36 (
// Equation(s):
// \Mux12~36_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a110  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a78  & ( ((!\data_out_sel[5]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a76 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a108 )))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a110  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[1]~input_o 
// )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a76 ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a108 )))) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a110  & ( 
// !\MEM13|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[5]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a76  & (!\data_out_sel[1]~input_o ))) # (\data_out_sel[5]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a108 ) # 
// (\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a110  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a76 
// )) # (\data_out_sel[5]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a108 ))))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a76 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a108 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a110 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~36 .extended_lut = "off";
defparam \Mux12~36 .lut_mask = 64'h207025752A7A2F7F;
defparam \Mux12~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N36
cyclonev_lcell_comb \Mux12~37 (
// Equation(s):
// \Mux12~37_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a126  & ( \data_out_sel[1]~input_o  & ( (\MEM13|mem_rtl_0|auto_generated|ram_block1a94 ) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a126  & ( 
// \data_out_sel[1]~input_o  & ( (!\data_out_sel[5]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a94 ) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a126  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a92 )) # (\data_out_sel[5]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a124 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a126  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[5]~input_o  
// & (\MEM13|mem_rtl_0|auto_generated|ram_block1a92 )) # (\data_out_sel[5]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a124 ))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a92 ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a94 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a124 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a126 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~37 .extended_lut = "off";
defparam \Mux12~37 .lut_mask = 64'h227722770A0A5F5F;
defparam \Mux12~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N12
cyclonev_lcell_comb \Mux12~38 (
// Equation(s):
// \Mux12~38_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a79  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a77  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a109 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a111 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a79  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a77  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[1]~input_o 
// )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a109 ))) # (\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a111 )))) ) ) ) # ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a79  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a77  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a109 ))) # (\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a111 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a79  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a77  & ( 
// (\data_out_sel[5]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a109 ))) # (\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a111 )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a111 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a109 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a79 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a77 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~38 .extended_lut = "off";
defparam \Mux12~38 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux12~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N18
cyclonev_lcell_comb \Mux12~39 (
// Equation(s):
// \Mux12~39_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a95  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a125  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[1]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a93 )))) # 
// (\data_out_sel[5]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a127 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a95  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a125  & ( (!\data_out_sel[5]~input_o 
//  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a93  & !\data_out_sel[1]~input_o )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a127 ))) ) ) ) # ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a95  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a125  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[1]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a93 )))) # (\data_out_sel[5]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a127  & ((\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a95  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a125  & ( (!\data_out_sel[5]~input_o  & 
// (((\MEM13|mem_rtl_0|auto_generated|ram_block1a93  & !\data_out_sel[1]~input_o )))) # (\data_out_sel[5]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a127  & ((\data_out_sel[1]~input_o )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a127 ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a93 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a95 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a125 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~39 .extended_lut = "off";
defparam \Mux12~39 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \Mux12~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y13_N54
cyclonev_lcell_comb \Mux12~40 (
// Equation(s):
// \Mux12~40_combout  = ( \data_out_sel[0]~input_o  & ( \Mux12~39_combout  & ( (\Mux12~38_combout ) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux12~39_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux12~36_combout )) # 
// (\data_out_sel[4]~input_o  & ((\Mux12~37_combout ))) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux12~39_combout  & ( (!\data_out_sel[4]~input_o  & \Mux12~38_combout ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\Mux12~39_combout  & ( 
// (!\data_out_sel[4]~input_o  & (\Mux12~36_combout )) # (\data_out_sel[4]~input_o  & ((\Mux12~37_combout ))) ) ) )

	.dataa(!\Mux12~36_combout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\Mux12~37_combout ),
	.datad(!\Mux12~38_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux12~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~40 .extended_lut = "off";
defparam \Mux12~40 .lut_mask = 64'h474700CC474733FF;
defparam \Mux12~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N48
cyclonev_lcell_comb \Mux12~29 (
// Equation(s):
// \Mux12~29_combout  = ( \data_out_sel[0]~input_o  & ( \data_out_sel[1]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a119  ) ) ) # ( !\data_out_sel[0]~input_o  & ( \data_out_sel[1]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a118  ) ) ) 
// # ( \data_out_sel[0]~input_o  & ( !\data_out_sel[1]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a117  ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\data_out_sel[1]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a116  ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a117 ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a119 ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a118 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a116 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~29 .extended_lut = "off";
defparam \Mux12~29 .lut_mask = 64'h00FF55550F0F3333;
defparam \Mux12~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N42
cyclonev_lcell_comb \Mux12~28 (
// Equation(s):
// \Mux12~28_combout  = ( \data_out_sel[0]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a101  & ( (!\data_out_sel[1]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a103 ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a101  & ( (!\data_out_sel[1]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a100 ))) # (\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a102 )) ) ) ) # ( \data_out_sel[0]~input_o  & 
// ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a101  & ( (\MEM13|mem_rtl_0|auto_generated|ram_block1a103  & \data_out_sel[1]~input_o ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a101  & ( (!\data_out_sel[1]~input_o  
// & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a100 ))) # (\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a102 )) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a103 ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a102 ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a100 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a101 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~28 .extended_lut = "off";
defparam \Mux12~28 .lut_mask = 64'h0F3300550F33FF55;
defparam \Mux12~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N6
cyclonev_lcell_comb \Mux12~27 (
// Equation(s):
// \Mux12~27_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a86  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a85  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a84 )))) # 
// (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a87 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a86  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a85  & ( (!\data_out_sel[0]~input_o  
// & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a84  & !\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a87 ))) ) ) ) # ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a86  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a85  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a84 )))) # (\data_out_sel[0]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a87  & ((\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a86  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a85  & ( (!\data_out_sel[0]~input_o  & 
// (((\MEM13|mem_rtl_0|auto_generated|ram_block1a84  & !\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a87  & ((\data_out_sel[1]~input_o )))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a87 ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a86 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a85 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~27 .extended_lut = "off";
defparam \Mux12~27 .lut_mask = 64'h300530F53F053FF5;
defparam \Mux12~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N30
cyclonev_lcell_comb \Mux12~26 (
// Equation(s):
// \Mux12~26_combout  = ( \data_out_sel[0]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a70  & ( (!\data_out_sel[1]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a69 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a71 )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a70  & ( (\MEM13|mem_rtl_0|auto_generated|ram_block1a68 ) # (\data_out_sel[1]~input_o ) ) ) ) # ( \data_out_sel[0]~input_o 
//  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a70  & ( (!\data_out_sel[1]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a69 ))) # (\data_out_sel[1]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a71 )) ) ) ) # ( !\data_out_sel[0]~input_o 
//  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a70  & ( (!\data_out_sel[1]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a68 ) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a71 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a68 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a69 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a70 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~26 .extended_lut = "off";
defparam \Mux12~26 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \Mux12~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N54
cyclonev_lcell_comb \Mux12~30 (
// Equation(s):
// \Mux12~30_combout  = ( \data_out_sel[5]~input_o  & ( \Mux12~26_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux12~28_combout ))) # (\data_out_sel[4]~input_o  & (\Mux12~29_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux12~26_combout  & ( 
// (!\data_out_sel[4]~input_o ) # (\Mux12~27_combout ) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux12~26_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux12~28_combout ))) # (\data_out_sel[4]~input_o  & (\Mux12~29_combout )) ) ) ) # ( 
// !\data_out_sel[5]~input_o  & ( !\Mux12~26_combout  & ( (\data_out_sel[4]~input_o  & \Mux12~27_combout ) ) ) )

	.dataa(!\Mux12~29_combout ),
	.datab(!\Mux12~28_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux12~27_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux12~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~30 .extended_lut = "off";
defparam \Mux12~30 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux12~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N30
cyclonev_lcell_comb \Mux12~41 (
// Equation(s):
// \Mux12~41_combout  = ( \Mux12~40_combout  & ( \Mux12~30_combout  & ( ((!\data_out_sel[3]~input_o  & (\Mux12~25_combout )) # (\data_out_sel[3]~input_o  & ((\Mux12~35_combout )))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\Mux12~40_combout  & ( 
// \Mux12~30_combout  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )) # (\Mux12~25_combout ))) # (\data_out_sel[3]~input_o  & (((\Mux12~35_combout  & !\data_out_sel[2]~input_o )))) ) ) ) # ( \Mux12~40_combout  & ( !\Mux12~30_combout  & ( 
// (!\data_out_sel[3]~input_o  & (\Mux12~25_combout  & ((!\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o ) # (\Mux12~35_combout )))) ) ) ) # ( !\Mux12~40_combout  & ( !\Mux12~30_combout  & ( 
// (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux12~25_combout )) # (\data_out_sel[3]~input_o  & ((\Mux12~35_combout ))))) ) ) )

	.dataa(!\Mux12~25_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux12~35_combout ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\Mux12~40_combout ),
	.dataf(!\Mux12~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~41 .extended_lut = "off";
defparam \Mux12~41 .lut_mask = 64'h4700473347CC47FF;
defparam \Mux12~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \MEM13|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[62]~input_o ,\data_in[61]~input_o ,\data_in[58]~input_o ,\data_in[57]~input_o ,\data_in[55]~input_o ,\data_in[54]~input_o ,\data_in[53]~input_o ,\data_in[51]~input_o ,\data_in[50]~input_o ,\data_in[49]~input_o ,\data_in[46]~input_o ,\data_in[45]~input_o ,
\data_in[42]~input_o ,\data_in[41]~input_o ,\data_in[39]~input_o ,\data_in[38]~input_o ,\data_in[37]~input_o ,\data_in[35]~input_o ,\data_in[34]~input_o ,\data_in[33]~input_o ,\data_in[30]~input_o ,\data_in[29]~input_o ,\data_in[26]~input_o ,\data_in[25]~input_o ,
\data_in[23]~input_o ,\data_in[22]~input_o ,\data_in[21]~input_o ,\data_in[19]~input_o ,\data_in[18]~input_o ,\data_in[17]~input_o ,\data_in[14]~input_o ,\data_in[13]~input_o ,\data_in[10]~input_o ,\data_in[9]~input_o ,\data_in[7]~input_o ,\data_in[6]~input_o ,
\data_in[5]~input_o ,\data_in[3]~input_o ,\data_in[2]~input_o ,\data_in[1]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM13|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "single_clk_ram:MEM13|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 40;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 150;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 200;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 40;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 150;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 200;
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \MEM13|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \Mux12~10 (
// Equation(s):
// \Mux12~10_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a21  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (\data_out_sel[2]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a5 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a21  & ( 
// (!\data_out_sel[2]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a17  & \data_out_sel[4]~input_o )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a5 ))) ) ) ) # ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a21  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a5  & ((!\data_out_sel[4]~input_o )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a21  & ( 
// (!\data_out_sel[2]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a17  & \data_out_sel[4]~input_o )))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a5  & ((!\data_out_sel[4]~input_o )))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~10 .extended_lut = "off";
defparam \Mux12~10 .lut_mask = 64'h0530F530053FF53F;
defparam \Mux12~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \Mux12~12 (
// Equation(s):
// \Mux12~12_combout  = ( \data_out_sel[4]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a29  & ( (\MEM13|mem_rtl_0|auto_generated|ram_block1a25 ) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a9 )) # (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a13 ))) ) ) ) # ( \data_out_sel[4]~input_o  & ( 
// !\MEM13|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[2]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a25 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a9 )) # (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a13 ))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~12 .extended_lut = "off";
defparam \Mux12~12 .lut_mask = 64'h535300F053530FFF;
defparam \Mux12~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \Mux12~11 (
// Equation(s):
// \Mux12~11_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a37  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a49  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a33 ))) # 
// (\data_out_sel[2]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a53 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a37  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a49  & ( (!\data_out_sel[2]~input_o  
// & (((\data_out_sel[4]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a33 ))) # (\data_out_sel[2]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a53  & \data_out_sel[4]~input_o )))) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a37  
// & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a49  & ( (!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a33  & ((!\data_out_sel[4]~input_o )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[4]~input_o ) # 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a53 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a37  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a49  & ( (!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a33  & 
// ((!\data_out_sel[4]~input_o )))) # (\data_out_sel[2]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a53  & \data_out_sel[4]~input_o )))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a33 ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a53 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a37 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a49 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~11 .extended_lut = "off";
defparam \Mux12~11 .lut_mask = 64'h50035F0350F35FF3;
defparam \Mux12~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N48
cyclonev_lcell_comb \Mux12~13 (
// Equation(s):
// \Mux12~13_combout  = ( \data_out_sel[4]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a61  & ( (\MEM13|mem_rtl_0|auto_generated|ram_block1a57 ) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a61  & ( (!\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a41 ))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a45 )) ) ) ) # ( \data_out_sel[4]~input_o  & ( 
// !\MEM13|mem_rtl_0|auto_generated|ram_block1a61  & ( (!\data_out_sel[2]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a57 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a61  & ( (!\data_out_sel[2]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a41 ))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a45 )) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a45 ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a41 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a57 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a61 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~13 .extended_lut = "off";
defparam \Mux12~13 .lut_mask = 64'h353500F035350FFF;
defparam \Mux12~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N54
cyclonev_lcell_comb \Mux12~14 (
// Equation(s):
// \Mux12~14_combout  = ( \Mux12~11_combout  & ( \Mux12~13_combout  & ( ((!\data_out_sel[3]~input_o  & (\Mux12~10_combout )) # (\data_out_sel[3]~input_o  & ((\Mux12~12_combout )))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\Mux12~11_combout  & ( 
// \Mux12~13_combout  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux12~10_combout )) # (\data_out_sel[3]~input_o  & ((\Mux12~12_combout ))))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[3]~input_o )))) ) ) ) # ( \Mux12~11_combout  
// & ( !\Mux12~13_combout  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux12~10_combout )) # (\data_out_sel[3]~input_o  & ((\Mux12~12_combout ))))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[3]~input_o )))) ) ) ) # ( 
// !\Mux12~11_combout  & ( !\Mux12~13_combout  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux12~10_combout )) # (\data_out_sel[3]~input_o  & ((\Mux12~12_combout ))))) ) ) )

	.dataa(!\Mux12~10_combout ),
	.datab(!\Mux12~12_combout ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\Mux12~11_combout ),
	.dataf(!\Mux12~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~14 .extended_lut = "off";
defparam \Mux12~14 .lut_mask = 64'h50305F30503F5F3F;
defparam \Mux12~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N18
cyclonev_lcell_comb \Mux12~8 (
// Equation(s):
// \Mux12~8_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a58  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a30  & ( (!\data_out_sel[2]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a26 ) # (\data_out_sel[5]~input_o )))) # 
// (\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a62 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a58  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a30  & ( (!\data_out_sel[2]~input_o  
// & (((!\data_out_sel[5]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a26 )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a62 ))) ) ) ) # ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a58  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a30  & ( (!\data_out_sel[2]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a26 ) # (\data_out_sel[5]~input_o )))) # (\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a62  & (\data_out_sel[5]~input_o ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a58  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a30  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o  & 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a26 )))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a62  & (\data_out_sel[5]~input_o ))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a62 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a58 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~8 .extended_lut = "off";
defparam \Mux12~8 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux12~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N6
cyclonev_lcell_comb \Mux12~6 (
// Equation(s):
// \Mux12~6_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a54  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a18  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a50 )))) # 
// (\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a22 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a54  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a18  & ( (!\data_out_sel[2]~input_o  & 
// (((!\data_out_sel[5]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a50 )))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a22  & (!\data_out_sel[5]~input_o ))) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a54  & 
// ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a18  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a50 )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o )) # 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a22 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a54  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a18  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o  & 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a50 )))) # (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a22  & (!\data_out_sel[5]~input_o ))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a22 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a50 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a54 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~6 .extended_lut = "off";
defparam \Mux12~6 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Mux12~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N33
cyclonev_lcell_comb \Mux12~5 (
// Equation(s):
// \Mux12~5_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a38  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a6  & ( ((!\data_out_sel[5]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a2 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a34 )))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a38  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[2]~input_o )) 
// # (\MEM13|mem_rtl_0|auto_generated|ram_block1a2 ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[2]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a34 )))) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a38  & ( 
// !\MEM13|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[5]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a2  & (!\data_out_sel[2]~input_o ))) # (\data_out_sel[5]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a34 ) # 
// (\data_out_sel[2]~input_o )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a38  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a2 )) # 
// (\data_out_sel[5]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a34 ))))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a34 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a38 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~5 .extended_lut = "off";
defparam \Mux12~5 .lut_mask = 64'h207025752A7A2F7F;
defparam \Mux12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N42
cyclonev_lcell_comb \Mux12~7 (
// Equation(s):
// \Mux12~7_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a14  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a42 )) # 
// (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a46 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a14  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o 
// )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a42 ))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a46 )))) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a14  & ( 
// !\MEM13|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a42  & (\data_out_sel[5]~input_o ))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o ) # 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a46 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a14  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a10  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a42 )) # (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a46 ))))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a42 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a46 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~7 .extended_lut = "off";
defparam \Mux12~7 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux12~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N27
cyclonev_lcell_comb \Mux12~9 (
// Equation(s):
// \Mux12~9_combout  = ( \data_out_sel[3]~input_o  & ( \Mux12~7_combout  & ( (!\data_out_sel[4]~input_o ) # (\Mux12~8_combout ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux12~7_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux12~5_combout ))) # 
// (\data_out_sel[4]~input_o  & (\Mux12~6_combout )) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux12~7_combout  & ( (\Mux12~8_combout  & \data_out_sel[4]~input_o ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\Mux12~7_combout  & ( (!\data_out_sel[4]~input_o  & 
// ((\Mux12~5_combout ))) # (\data_out_sel[4]~input_o  & (\Mux12~6_combout )) ) ) )

	.dataa(!\Mux12~8_combout ),
	.datab(!\Mux12~6_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux12~5_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux12~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~9 .extended_lut = "off";
defparam \Mux12~9 .lut_mask = 64'h03F3050503F3F5F5;
defparam \Mux12~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N15
cyclonev_lcell_comb \Mux12~17 (
// Equation(s):
// \Mux12~17_combout  = ( \data_out_sel[2]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\data_out_sel[4]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a31 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\data_out_sel[4]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a11~portbdataout )) # (\data_out_sel[4]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a27 ))) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a15  & ( (\MEM13|mem_rtl_0|auto_generated|ram_block1a31  & \data_out_sel[4]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a15  & ( 
// (!\data_out_sel[4]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a11~portbdataout )) # (\data_out_sel[4]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a27 ))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datab(!\MEM13|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~17 .extended_lut = "off";
defparam \Mux12~17 .lut_mask = 64'h505F0303505FF3F3;
defparam \Mux12~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N30
cyclonev_lcell_comb \Mux12~15 (
// Equation(s):
// \Mux12~15_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a3  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a7  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a19 )) # 
// (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a23 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a3  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a7  & ( (!\data_out_sel[2]~input_o  & (\data_out_sel[4]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a19 ))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[4]~input_o ) # ((\MEM13|mem_rtl_0|auto_generated|ram_block1a23 )))) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a3  & ( 
// !\MEM13|mem_rtl_0|auto_generated|ram_block1a7  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[4]~input_o ) # ((\MEM13|mem_rtl_0|auto_generated|ram_block1a19 )))) # (\data_out_sel[2]~input_o  & (\data_out_sel[4]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a23 )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a3  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a7  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[2]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a19 )) # (\data_out_sel[2]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a23 ))))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a3 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~15 .extended_lut = "off";
defparam \Mux12~15 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Mux12~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N6
cyclonev_lcell_comb \Mux12~16 (
// Equation(s):
// \Mux12~16_combout  = ( \data_out_sel[2]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a39  & ( (!\data_out_sel[4]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a55 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a39  & ( (!\data_out_sel[4]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a35 ))) # (\data_out_sel[4]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a51 )) ) ) ) # ( \data_out_sel[2]~input_o  & ( 
// !\MEM13|mem_rtl_0|auto_generated|ram_block1a39  & ( (\data_out_sel[4]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a55 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a39  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a35 ))) # (\data_out_sel[4]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a51 )) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a51 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a35 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a55 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a39 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~16 .extended_lut = "off";
defparam \Mux12~16 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \Mux12~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N18
cyclonev_lcell_comb \Mux12~18 (
// Equation(s):
// \Mux12~18_combout  = ( \data_out_sel[2]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a43  & ( (!\data_out_sel[4]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a47 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a63 )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a43  & ( (!\data_out_sel[4]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a59 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a43  & ( (!\data_out_sel[4]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a47 ))) # (\data_out_sel[4]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a63 )) ) ) ) # ( 
// !\data_out_sel[2]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a43  & ( (\data_out_sel[4]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a59 ) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a47 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a59 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~18 .extended_lut = "off";
defparam \Mux12~18 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \Mux12~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N54
cyclonev_lcell_comb \Mux12~19 (
// Equation(s):
// \Mux12~19_combout  = ( \Mux12~16_combout  & ( \Mux12~18_combout  & ( ((!\data_out_sel[3]~input_o  & ((\Mux12~15_combout ))) # (\data_out_sel[3]~input_o  & (\Mux12~17_combout ))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\Mux12~16_combout  & ( 
// \Mux12~18_combout  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[3]~input_o  & ((\Mux12~15_combout ))) # (\data_out_sel[3]~input_o  & (\Mux12~17_combout )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[3]~input_o )))) ) ) ) # ( \Mux12~16_combout  
// & ( !\Mux12~18_combout  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[3]~input_o  & ((\Mux12~15_combout ))) # (\data_out_sel[3]~input_o  & (\Mux12~17_combout )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[3]~input_o )))) ) ) ) # ( 
// !\Mux12~16_combout  & ( !\Mux12~18_combout  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[3]~input_o  & ((\Mux12~15_combout ))) # (\data_out_sel[3]~input_o  & (\Mux12~17_combout )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\Mux12~17_combout ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\Mux12~15_combout ),
	.datae(!\Mux12~16_combout ),
	.dataf(!\Mux12~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~19 .extended_lut = "off";
defparam \Mux12~19 .lut_mask = 64'h02A252F207A757F7;
defparam \Mux12~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N0
cyclonev_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = ( \data_out_sel[2]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[5]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a36 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[5]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a0 ))) # (\data_out_sel[5]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a32 )) ) ) ) # ( \data_out_sel[2]~input_o  & ( 
// !\MEM13|mem_rtl_0|auto_generated|ram_block1a4  & ( (\data_out_sel[5]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a36 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[5]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a0 ))) # (\data_out_sel[5]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a32 )) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a32 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a36 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~0 .extended_lut = "off";
defparam \Mux12~0 .lut_mask = 64'h11DD030311DDCFCF;
defparam \Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N18
cyclonev_lcell_comb \Mux12~3 (
// Equation(s):
// \Mux12~3_combout  = ( \data_out_sel[2]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a28  & ( (!\data_out_sel[5]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a60 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM13|mem_rtl_0|auto_generated|ram_block1a28  & ( (!\data_out_sel[5]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a24 )) # (\data_out_sel[5]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a56 ))) ) ) ) # ( \data_out_sel[2]~input_o  & ( 
// !\MEM13|mem_rtl_0|auto_generated|ram_block1a28  & ( (\data_out_sel[5]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a60 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a28  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM13|mem_rtl_0|auto_generated|ram_block1a24 )) # (\data_out_sel[5]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a56 ))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a60 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a56 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~3 .extended_lut = "off";
defparam \Mux12~3 .lut_mask = 64'h447703034477CFCF;
defparam \Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N42
cyclonev_lcell_comb \Mux12~2 (
// Equation(s):
// \Mux12~2_combout  = ( \MEM13|mem_rtl_0|auto_generated|ram_block1a8  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a44  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[2]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a12 )))) # 
// (\data_out_sel[5]~input_o  & (((\data_out_sel[2]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a40 ))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a8  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a44  & ( (!\data_out_sel[5]~input_o  & 
// (((\MEM13|mem_rtl_0|auto_generated|ram_block1a12  & \data_out_sel[2]~input_o )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[2]~input_o )) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a40 ))) ) ) ) # ( \MEM13|mem_rtl_0|auto_generated|ram_block1a8  & 
// ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a44  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[2]~input_o ) # (\MEM13|mem_rtl_0|auto_generated|ram_block1a12 )))) # (\data_out_sel[5]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a40  & 
// ((!\data_out_sel[2]~input_o )))) ) ) ) # ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a8  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a44  & ( (!\data_out_sel[5]~input_o  & (((\MEM13|mem_rtl_0|auto_generated|ram_block1a12  & \data_out_sel[2]~input_o 
// )))) # (\data_out_sel[5]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a40  & ((!\data_out_sel[2]~input_o )))) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a40 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM13|mem_rtl_0|auto_generated|ram_block1a8 ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a44 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~2 .extended_lut = "off";
defparam \Mux12~2 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N6
cyclonev_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = ( \data_out_sel[2]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a48  & ( (!\data_out_sel[5]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a20 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM13|mem_rtl_0|auto_generated|ram_block1a52 ))) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM13|mem_rtl_0|auto_generated|ram_block1a48  & ( (\MEM13|mem_rtl_0|auto_generated|ram_block1a16 ) # (\data_out_sel[5]~input_o ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a48  & ( (!\data_out_sel[5]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a20 )) # (\data_out_sel[5]~input_o  & ((\MEM13|mem_rtl_0|auto_generated|ram_block1a52 ))) ) ) ) # ( 
// !\data_out_sel[2]~input_o  & ( !\MEM13|mem_rtl_0|auto_generated|ram_block1a48  & ( (!\data_out_sel[5]~input_o  & \MEM13|mem_rtl_0|auto_generated|ram_block1a16 ) ) ) )

	.dataa(!\MEM13|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a52 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a48 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~1 .extended_lut = "off";
defparam \Mux12~1 .lut_mask = 64'h00CC474733FF4747;
defparam \Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N24
cyclonev_lcell_comb \Mux12~4 (
// Equation(s):
// \Mux12~4_combout  = ( \Mux12~2_combout  & ( \Mux12~1_combout  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[3]~input_o )) # (\Mux12~0_combout ))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o ) # (\Mux12~3_combout )))) ) ) ) # ( 
// !\Mux12~2_combout  & ( \Mux12~1_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux12~0_combout  & ((!\data_out_sel[3]~input_o )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o ) # (\Mux12~3_combout )))) ) ) ) # ( \Mux12~2_combout  & ( 
// !\Mux12~1_combout  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[3]~input_o )) # (\Mux12~0_combout ))) # (\data_out_sel[4]~input_o  & (((\Mux12~3_combout  & \data_out_sel[3]~input_o )))) ) ) ) # ( !\Mux12~2_combout  & ( !\Mux12~1_combout  & ( 
// (!\data_out_sel[4]~input_o  & (\Mux12~0_combout  & ((!\data_out_sel[3]~input_o )))) # (\data_out_sel[4]~input_o  & (((\Mux12~3_combout  & \data_out_sel[3]~input_o )))) ) ) )

	.dataa(!\Mux12~0_combout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\Mux12~3_combout ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\Mux12~2_combout ),
	.dataf(!\Mux12~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~4 .extended_lut = "off";
defparam \Mux12~4 .lut_mask = 64'h440344CF770377CF;
defparam \Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N30
cyclonev_lcell_comb \Mux12~20 (
// Equation(s):
// \Mux12~20_combout  = ( \Mux12~19_combout  & ( \Mux12~4_combout  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\Mux12~9_combout )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\Mux12~14_combout ))) ) ) ) # ( 
// !\Mux12~19_combout  & ( \Mux12~4_combout  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\Mux12~9_combout )))) # (\data_out_sel[0]~input_o  & (\Mux12~14_combout  & ((!\data_out_sel[1]~input_o )))) ) ) ) # ( \Mux12~19_combout  & ( 
// !\Mux12~4_combout  & ( (!\data_out_sel[0]~input_o  & (((\Mux12~9_combout  & \data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\Mux12~14_combout ))) ) ) ) # ( !\Mux12~19_combout  & ( !\Mux12~4_combout  & ( 
// (!\data_out_sel[0]~input_o  & (((\Mux12~9_combout  & \data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (\Mux12~14_combout  & ((!\data_out_sel[1]~input_o )))) ) ) )

	.dataa(!\Mux12~14_combout ),
	.datab(!\Mux12~9_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\Mux12~19_combout ),
	.dataf(!\Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~20 .extended_lut = "off";
defparam \Mux12~20 .lut_mask = 64'h0530053FF530F53F;
defparam \Mux12~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N36
cyclonev_lcell_comb \Mux12~69 (
// Equation(s):
// \Mux12~69_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & (!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a192 ))) # (\data_out_sel[0]~input_o  & ((((\MEM13|mem_rtl_0|auto_generated|ram_block1a193 ))) # 
// (\data_out_sel[2]~input_o ))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & (!\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a194 ))) # (\data_out_sel[0]~input_o  & 
// ((((\MEM13|mem_rtl_0|auto_generated|ram_block1a195 ))) # (\data_out_sel[2]~input_o ))) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a195 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a193 ),
	.datag(!\MEM13|mem_rtl_0|auto_generated|ram_block1a192 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~69 .extended_lut = "on";
defparam \Mux12~69 .lut_mask = 64'h1919195D5D5D195D;
defparam \Mux12~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N0
cyclonev_lcell_comb \Mux12~63 (
// Equation(s):
// \Mux12~63_combout  = ( !\data_out_sel[1]~input_o  & ( (!\Mux12~69_combout  & (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a196 ))) # (\Mux12~69_combout  & ((!\data_out_sel[2]~input_o ) # 
// (((\MEM13|mem_rtl_0|auto_generated|ram_block1a197 ))))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\Mux12~69_combout  & (\data_out_sel[2]~input_o  & (\MEM13|mem_rtl_0|auto_generated|ram_block1a198 ))) # (\Mux12~69_combout  & ((!\data_out_sel[2]~input_o ) # 
// (((\MEM13|mem_rtl_0|auto_generated|ram_block1a199 ))))) ) )

	.dataa(!\Mux12~69_combout ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM13|mem_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\MEM13|mem_rtl_0|auto_generated|ram_block1a199 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM13|mem_rtl_0|auto_generated|ram_block1a197 ),
	.datag(!\MEM13|mem_rtl_0|auto_generated|ram_block1a196 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~63 .extended_lut = "on";
defparam \Mux12~63 .lut_mask = 64'h4646465757574657;
defparam \Mux12~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N12
cyclonev_lcell_comb \Mux12~67 (
// Equation(s):
// \Mux12~67_combout  = ( \Mux12~63_combout  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[4]~input_o  & !\data_out_sel[5]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(gnd),
	.datae(!\Mux12~63_combout ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~67 .extended_lut = "off";
defparam \Mux12~67 .lut_mask = 64'h0000C0C000000000;
defparam \Mux12~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N48
cyclonev_lcell_comb \Mux12~68 (
// Equation(s):
// \Mux12~68_combout  = ( \Mux12~20_combout  & ( \Mux12~67_combout  & ( (!\data_out_sel[7]~input_o  & (((!\data_out_sel[6]~input_o ) # (\Mux12~41_combout )))) # (\data_out_sel[7]~input_o  & (((\data_out_sel[6]~input_o )) # (\Mux12~62_combout ))) ) ) ) # ( 
// !\Mux12~20_combout  & ( \Mux12~67_combout  & ( (!\data_out_sel[7]~input_o  & (((\data_out_sel[6]~input_o  & \Mux12~41_combout )))) # (\data_out_sel[7]~input_o  & (((\data_out_sel[6]~input_o )) # (\Mux12~62_combout ))) ) ) ) # ( \Mux12~20_combout  & ( 
// !\Mux12~67_combout  & ( (!\data_out_sel[7]~input_o  & (((!\data_out_sel[6]~input_o ) # (\Mux12~41_combout )))) # (\data_out_sel[7]~input_o  & (\Mux12~62_combout  & (!\data_out_sel[6]~input_o ))) ) ) ) # ( !\Mux12~20_combout  & ( !\Mux12~67_combout  & ( 
// (!\data_out_sel[7]~input_o  & (((\data_out_sel[6]~input_o  & \Mux12~41_combout )))) # (\data_out_sel[7]~input_o  & (\Mux12~62_combout  & (!\data_out_sel[6]~input_o ))) ) ) )

	.dataa(!\Mux12~62_combout ),
	.datab(!\data_out_sel[7]~input_o ),
	.datac(!\data_out_sel[6]~input_o ),
	.datad(!\Mux12~41_combout ),
	.datae(!\Mux12~20_combout ),
	.dataf(!\Mux12~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux12~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux12~68 .extended_lut = "off";
defparam \Mux12~68 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux12~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N42
cyclonev_lcell_comb \Selector0~5 (
// Equation(s):
// \Selector0~5_combout  = ( \Selector0~3_combout  & ( (\mem_block_sel[2]~input_o  & (!\mem_block_sel[1]~input_o  & (\Mux12~68_combout  & \mem_block_sel[3]~input_o ))) ) )

	.dataa(!\mem_block_sel[2]~input_o ),
	.datab(!\mem_block_sel[1]~input_o ),
	.datac(!\Mux12~68_combout ),
	.datad(!\mem_block_sel[3]~input_o ),
	.datae(gnd),
	.dataf(!\Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~5 .extended_lut = "off";
defparam \Selector0~5 .lut_mask = 64'h0000000000040004;
defparam \Selector0~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \MEM1|mem_rtl_0|auto_generated|ram_block1a145 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[191]~input_o ,\data_in[190]~input_o ,\data_in[189]~input_o ,\data_in[188]~input_o ,\data_in[187]~input_o ,\data_in[186]~input_o ,\data_in[185]~input_o ,\data_in[184]~input_o ,\data_in[183]~input_o ,\data_in[182]~input_o ,\data_in[181]~input_o ,
\data_in[180]~input_o ,\data_in[179]~input_o ,\data_in[178]~input_o ,\data_in[177]~input_o ,\data_in[176]~input_o ,\data_in[175]~input_o ,\data_in[174]~input_o ,\data_in[173]~input_o ,\data_in[172]~input_o ,\data_in[171]~input_o ,\data_in[170]~input_o ,
\data_in[169]~input_o ,\data_in[168]~input_o ,\data_in[167]~input_o ,\data_in[166]~input_o ,\data_in[165]~input_o ,\data_in[164]~input_o ,\data_in[163]~input_o ,\data_in[162]~input_o ,\data_in[161]~input_o ,\data_in[160]~input_o ,\data_in[159]~input_o ,
\data_in[157]~input_o ,\data_in[155]~input_o ,\data_in[153]~input_o ,\data_in[151]~input_o ,\data_in[149]~input_o ,\data_in[147]~input_o ,\data_in[145]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM1|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .logical_ram_name = "single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "old";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_a_address_width = 8;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_a_data_width = 40;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_a_first_bit_number = 145;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_a_last_address = 255;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 150;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_width = 200;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_b_address_clock = "clock0";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_b_address_width = 8;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_b_data_width = 40;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_b_first_bit_number = 145;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_b_last_address = 255;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 150;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_width = 200;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock0";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a145 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N6
cyclonev_lcell_comb \Mux0~53 (
// Equation(s):
// \Mux0~53_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a163  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a161  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a165 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a167 )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a163  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a161  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o 
// )) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a165 ))) # (\data_out_sel[1]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a167  & \data_out_sel[2]~input_o )))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a163  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a161  & ( (!\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a165  & ((\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o ) # 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a167 )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a163  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a161  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a165 )) # (\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a167 ))))) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a165 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a167 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a163 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a161 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~53 .extended_lut = "off";
defparam \Mux0~53 .lut_mask = 64'h00530F53F053FF53;
defparam \Mux0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N42
cyclonev_lcell_comb \Mux0~54 (
// Equation(s):
// \Mux0~54_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a170  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a168  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a172 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a174 )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a170  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a168  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o 
// )) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a172 ))) # (\data_out_sel[1]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a174  & \data_out_sel[2]~input_o )))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a170  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a168  & ( (!\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a172  & ((\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o ) # 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a174 )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a170  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a168  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a172 )) # (\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a174 ))))) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a172 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a174 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a170 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a168 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~54 .extended_lut = "off";
defparam \Mux0~54 .lut_mask = 64'h00530F53F053FF53;
defparam \Mux0~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N33
cyclonev_lcell_comb \Mux0~55 (
// Equation(s):
// \Mux0~55_combout  = ( \data_out_sel[1]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a173  & ( (!\data_out_sel[2]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a171 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a175 ))) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a173  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a169 ) # (\data_out_sel[2]~input_o ) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a173  & ( (!\data_out_sel[2]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a171 )) # (\data_out_sel[2]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a175 ))) ) ) ) # ( 
// !\data_out_sel[1]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a173  & ( (!\data_out_sel[2]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a169 ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a171 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a175 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a169 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a173 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~55 .extended_lut = "off";
defparam \Mux0~55 .lut_mask = 64'h00F053530FFF5353;
defparam \Mux0~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N30
cyclonev_lcell_comb \Mux0~52 (
// Equation(s):
// \Mux0~52_combout  = ( \data_out_sel[2]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a164 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a166 ))) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[1]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a162 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a164 )) # (\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a166 ))) ) ) ) # ( 
// !\data_out_sel[2]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a160  & ( (\data_out_sel[1]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a162 ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a164 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a166 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a162 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a160 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~52 .extended_lut = "off";
defparam \Mux0~52 .lut_mask = 64'h000F5353F0FF5353;
defparam \Mux0~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N18
cyclonev_lcell_comb \Mux0~56 (
// Equation(s):
// \Mux0~56_combout  = ( \Mux0~55_combout  & ( \Mux0~52_combout  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # (\Mux0~54_combout )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )) # (\Mux0~53_combout ))) ) ) ) # ( 
// !\Mux0~55_combout  & ( \Mux0~52_combout  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # (\Mux0~54_combout )))) # (\data_out_sel[0]~input_o  & (\Mux0~53_combout  & (!\data_out_sel[3]~input_o ))) ) ) ) # ( \Mux0~55_combout  & ( 
// !\Mux0~52_combout  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o  & \Mux0~54_combout )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )) # (\Mux0~53_combout ))) ) ) ) # ( !\Mux0~55_combout  & ( !\Mux0~52_combout  & ( 
// (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o  & \Mux0~54_combout )))) # (\data_out_sel[0]~input_o  & (\Mux0~53_combout  & (!\data_out_sel[3]~input_o ))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\Mux0~53_combout ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\Mux0~54_combout ),
	.datae(!\Mux0~55_combout ),
	.dataf(!\Mux0~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~56 .extended_lut = "off";
defparam \Mux0~56 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux0~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N36
cyclonev_lcell_comb \Mux0~49 (
// Equation(s):
// \Mux0~49_combout  = ( \data_out_sel[2]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a145~portbdataout  & ( (!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a149 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a157 )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a145~portbdataout  & ( (!\data_out_sel[3]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a153 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a145~portbdataout  & ( (!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a149 ))) # (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a157 
// )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a145~portbdataout  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a153  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a153 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a157 ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a149 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a145~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~49 .extended_lut = "off";
defparam \Mux0~49 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Mux0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N12
cyclonev_lcell_comb \Mux0~50 (
// Equation(s):
// \Mux0~50_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a159  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o ) # ((\MEM1|mem_rtl_0|auto_generated|ram_block1a155 )))) # 
// (\data_out_sel[2]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a151 )) # (\data_out_sel[3]~input_o ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a159  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[2]~input_o  & 
// ((!\data_out_sel[3]~input_o ) # ((\MEM1|mem_rtl_0|auto_generated|ram_block1a155 )))) # (\data_out_sel[2]~input_o  & (!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a151 )))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a159  
// & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[2]~input_o  & (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a155 ))) # (\data_out_sel[2]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a151 )) # 
// (\data_out_sel[3]~input_o ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a159  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[2]~input_o  & (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a155 ))) # 
// (\data_out_sel[2]~input_o  & (!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a151 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a155 ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a151 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a159 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a147 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~50 .extended_lut = "off";
defparam \Mux0~50 .lut_mask = 64'h024613578ACE9BDF;
defparam \Mux0~50 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \MEM1|mem_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[158]~input_o ,\data_in[156]~input_o ,\data_in[154]~input_o ,\data_in[152]~input_o ,\data_in[150]~input_o ,\data_in[148]~input_o ,\data_in[146]~input_o ,\data_in[144]~input_o ,\data_in[143]~input_o ,\data_in[142]~input_o ,\data_in[141]~input_o ,
\data_in[140]~input_o ,\data_in[139]~input_o ,\data_in[138]~input_o ,\data_in[137]~input_o ,\data_in[136]~input_o ,\data_in[135]~input_o ,\data_in[134]~input_o ,\data_in[133]~input_o ,\data_in[132]~input_o ,\data_in[131]~input_o ,\data_in[130]~input_o ,
\data_in[129]~input_o ,\data_in[128]~input_o ,\data_in[127]~input_o ,\data_in[126]~input_o ,\data_in[125]~input_o ,\data_in[124]~input_o ,\data_in[111]~input_o ,\data_in[110]~input_o ,\data_in[109]~input_o ,\data_in[108]~input_o ,\data_in[95]~input_o ,
\data_in[94]~input_o ,\data_in[93]~input_o ,\data_in[92]~input_o ,\data_in[79]~input_o ,\data_in[78]~input_o ,\data_in[77]~input_o ,\data_in[76]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM1|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 8;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 40;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 76;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 255;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 150;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 200;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 8;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 40;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 76;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 255;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 150;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 200;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N3
cyclonev_lcell_comb \Mux0~48 (
// Equation(s):
// \Mux0~48_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a154  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a146  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a150 )) # 
// (\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a158 )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a154  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a146  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o 
// )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a150 )) # (\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a158 ))))) ) ) ) # ( 
// \MEM1|mem_rtl_0|auto_generated|ram_block1a154  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a146  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a150 )) # (\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a158 ))))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a154  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a146  & ( 
// (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a150 )) # (\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a158 ))))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a150 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a158 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a154 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a146 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~48 .extended_lut = "off";
defparam \Mux0~48 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \Mux0~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N24
cyclonev_lcell_comb \Mux0~47 (
// Equation(s):
// \Mux0~47_combout  = ( \data_out_sel[2]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a144  & ( (!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a148 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a156 )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a144  & ( (!\data_out_sel[3]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a152 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a144  & ( (!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a148 ))) # (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a156 )) ) ) ) # ( 
// !\data_out_sel[2]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a144  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a152  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a152 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a156 ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a148 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a144 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~47 .extended_lut = "off";
defparam \Mux0~47 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Mux0~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N48
cyclonev_lcell_comb \Mux0~51 (
// Equation(s):
// \Mux0~51_combout  = ( \Mux0~48_combout  & ( \Mux0~47_combout  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & (\Mux0~49_combout )) # (\data_out_sel[1]~input_o  & ((\Mux0~50_combout )))) ) ) ) # ( !\Mux0~48_combout  & ( \Mux0~47_combout  
// & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o ) # ((\Mux0~49_combout )))) # (\data_out_sel[1]~input_o  & (\data_out_sel[0]~input_o  & ((\Mux0~50_combout )))) ) ) ) # ( \Mux0~48_combout  & ( !\Mux0~47_combout  & ( (!\data_out_sel[1]~input_o 
//  & (\data_out_sel[0]~input_o  & (\Mux0~49_combout ))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o ) # ((\Mux0~50_combout )))) ) ) ) # ( !\Mux0~48_combout  & ( !\Mux0~47_combout  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  
// & (\Mux0~49_combout )) # (\data_out_sel[1]~input_o  & ((\Mux0~50_combout ))))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\Mux0~49_combout ),
	.datad(!\Mux0~50_combout ),
	.datae(!\Mux0~48_combout ),
	.dataf(!\Mux0~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~51 .extended_lut = "off";
defparam \Mux0~51 .lut_mask = 64'h021346578A9BCEDF;
defparam \Mux0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \Mux0~58 (
// Equation(s):
// \Mux0~58_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a189  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a188  & ( ((!\data_out_sel[0]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a180 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a181 ))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a189  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a188  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a180 ))) # (\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a181 )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a189 
//  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a188  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a180 ))) # (\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a181 )))) # 
// (\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a189  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a188  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a180 ))) # (\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a181 )))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a181 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a180 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a189 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a188 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~58 .extended_lut = "off";
defparam \Mux0~58 .lut_mask = 64'h02A207A752F257F7;
defparam \Mux0~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \Mux0~60 (
// Equation(s):
// \Mux0~60_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a191  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a183 ))) # 
// (\data_out_sel[3]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a190 ) # (\data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a191  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[3]~input_o  & 
// (((!\data_out_sel[0]~input_o )) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a183 ))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a190 )))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a191  
// & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a183  & (\data_out_sel[0]~input_o ))) # (\data_out_sel[3]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a190 ) # 
// (\data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a191  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a183  & (\data_out_sel[0]~input_o ))) 
// # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a190 )))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a183 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a190 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a191 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a182 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~60 .extended_lut = "off";
defparam \Mux0~60 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux0~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \Mux0~59 (
// Equation(s):
// \Mux0~59_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a178  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a187  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o ) # ((\MEM1|mem_rtl_0|auto_generated|ram_block1a179 )))) # 
// (\data_out_sel[3]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a186 )) # (\data_out_sel[0]~input_o ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a178  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a187  & ( (!\data_out_sel[3]~input_o  & 
// (\data_out_sel[0]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a179 )))) # (\data_out_sel[3]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a186 )) # (\data_out_sel[0]~input_o ))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a178  & 
// ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a187  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o ) # ((\MEM1|mem_rtl_0|auto_generated|ram_block1a179 )))) # (\data_out_sel[3]~input_o  & (!\data_out_sel[0]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a186 ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a178  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a187  & ( (!\data_out_sel[3]~input_o  & (\data_out_sel[0]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a179 )))) # (\data_out_sel[3]~input_o  & (!\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a186 ))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a186 ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a179 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a178 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a187 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~59 .extended_lut = "off";
defparam \Mux0~59 .lut_mask = 64'h04268CAE15379DBF;
defparam \Mux0~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \Mux0~57 (
// Equation(s):
// \Mux0~57_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a185  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a177  & ( ((!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a176 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a184 ))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a185  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a177  & ( (!\data_out_sel[3]~input_o  & 
// (((\MEM1|mem_rtl_0|auto_generated|ram_block1a176 ) # (\data_out_sel[0]~input_o )))) # (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a184  & (!\data_out_sel[0]~input_o ))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a185  & 
// ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a177  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a176 )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o )) # 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a184 ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a185  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a177  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a176 ))) # (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a184 )))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a184 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a176 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a185 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a177 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~57 .extended_lut = "off";
defparam \Mux0~57 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \Mux0~61 (
// Equation(s):
// \Mux0~61_combout  = ( \data_out_sel[2]~input_o  & ( \Mux0~57_combout  & ( (!\data_out_sel[1]~input_o  & (\Mux0~58_combout )) # (\data_out_sel[1]~input_o  & ((\Mux0~60_combout ))) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \Mux0~57_combout  & ( 
// (!\data_out_sel[1]~input_o ) # (\Mux0~59_combout ) ) ) ) # ( \data_out_sel[2]~input_o  & ( !\Mux0~57_combout  & ( (!\data_out_sel[1]~input_o  & (\Mux0~58_combout )) # (\data_out_sel[1]~input_o  & ((\Mux0~60_combout ))) ) ) ) # ( !\data_out_sel[2]~input_o  
// & ( !\Mux0~57_combout  & ( (\data_out_sel[1]~input_o  & \Mux0~59_combout ) ) ) )

	.dataa(!\Mux0~58_combout ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\Mux0~60_combout ),
	.datad(!\Mux0~59_combout ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\Mux0~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~61 .extended_lut = "off";
defparam \Mux0~61 .lut_mask = 64'h00334747CCFF4747;
defparam \Mux0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N9
cyclonev_lcell_comb \Mux0~44 (
// Equation(s):
// \Mux0~44_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a141  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a133  & ( ((!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a129 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a137 ))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a141  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a129 ))) # (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a137 )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a141 
//  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a129 ))) # (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a137 )))) # 
// (\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a141  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a129 ))) # (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a137 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a137 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a129 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a141 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~44 .extended_lut = "off";
defparam \Mux0~44 .lut_mask = 64'h02A207A752F257F7;
defparam \Mux0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N0
cyclonev_lcell_comb \Mux0~43 (
// Equation(s):
// \Mux0~43_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a130  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a138  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a134 )) # 
// (\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a142 )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a130  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a138  & ( (!\data_out_sel[3]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a134  & (\data_out_sel[2]~input_o ))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a142 )))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a130  & 
// ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a138  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a134 ))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o  & 
// \MEM1|mem_rtl_0|auto_generated|ram_block1a142 )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a130  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a138  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a134 )) # (\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a142 ))))) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a142 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a130 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a138 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~43 .extended_lut = "off";
defparam \Mux0~43 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N42
cyclonev_lcell_comb \Mux0~45 (
// Equation(s):
// \Mux0~45_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a143  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a135  & ( ((!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a131 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a139 ))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a143  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a135  & ( (!\data_out_sel[3]~input_o  & 
// (((\MEM1|mem_rtl_0|auto_generated|ram_block1a131 ) # (\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a139  & (!\data_out_sel[2]~input_o ))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a143  & 
// ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a135  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a131 )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )) # 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a139 ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a143  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a135  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a131 ))) # (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a139 )))) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a139 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a131 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a143 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a135 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~45 .extended_lut = "off";
defparam \Mux0~45 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \Mux0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N30
cyclonev_lcell_comb \Mux0~42 (
// Equation(s):
// \Mux0~42_combout  = ( \data_out_sel[2]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a128  & ( (!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a132 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a140 )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a128  & ( (!\data_out_sel[3]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a136 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a128  & ( (!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a132 ))) # (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a140 )) ) ) ) # ( 
// !\data_out_sel[2]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a128  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a136  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a136 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a140 ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a132 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a128 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~42 .extended_lut = "off";
defparam \Mux0~42 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Mux0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N18
cyclonev_lcell_comb \Mux0~46 (
// Equation(s):
// \Mux0~46_combout  = ( \data_out_sel[1]~input_o  & ( \Mux0~42_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux0~43_combout )) # (\data_out_sel[0]~input_o  & ((\Mux0~45_combout ))) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux0~42_combout  & ( 
// (!\data_out_sel[0]~input_o ) # (\Mux0~44_combout ) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux0~42_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux0~43_combout )) # (\data_out_sel[0]~input_o  & ((\Mux0~45_combout ))) ) ) ) # ( !\data_out_sel[1]~input_o  
// & ( !\Mux0~42_combout  & ( (\Mux0~44_combout  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\Mux0~44_combout ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\Mux0~43_combout ),
	.datad(!\Mux0~45_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux0~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~46 .extended_lut = "off";
defparam \Mux0~46 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \Mux0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N54
cyclonev_lcell_comb \Mux0~62 (
// Equation(s):
// \Mux0~62_combout  = ( \Mux0~61_combout  & ( \Mux0~46_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\Mux0~51_combout )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\Mux0~56_combout ))) ) ) ) # ( 
// !\Mux0~61_combout  & ( \Mux0~46_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\Mux0~51_combout )))) # (\data_out_sel[5]~input_o  & (\Mux0~56_combout  & (!\data_out_sel[4]~input_o ))) ) ) ) # ( \Mux0~61_combout  & ( 
// !\Mux0~46_combout  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \Mux0~51_combout )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\Mux0~56_combout ))) ) ) ) # ( !\Mux0~61_combout  & ( !\Mux0~46_combout  & ( 
// (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \Mux0~51_combout )))) # (\data_out_sel[5]~input_o  & (\Mux0~56_combout  & (!\data_out_sel[4]~input_o ))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\Mux0~56_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux0~51_combout ),
	.datae(!\Mux0~61_combout ),
	.dataf(!\Mux0~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~62 .extended_lut = "off";
defparam \Mux0~62 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux0~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N24
cyclonev_lcell_comb \Mux0~69 (
// Equation(s):
// \Mux0~69_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a192~portbdataout )) # (\data_out_sel[0]~input_o  & 
// (((\MEM1|mem_rtl_0|auto_generated|ram_block1a193 )))))) # (\data_out_sel[2]~input_o  & (\data_out_sel[0]~input_o )) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a194 )) # (\data_out_sel[0]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a195 )))))) # (\data_out_sel[2]~input_o  & (\data_out_sel[0]~input_o )) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a195 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a193 ),
	.datag(!\MEM1|mem_rtl_0|auto_generated|ram_block1a192~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~69 .extended_lut = "on";
defparam \Mux0~69 .lut_mask = 64'h1919193B3B3B193B;
defparam \Mux0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N6
cyclonev_lcell_comb \Mux0~63 (
// Equation(s):
// \Mux0~63_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((((\Mux0~69_combout ))))) # (\data_out_sel[2]~input_o  & ((!\Mux0~69_combout  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a196~portbdataout )))) # (\Mux0~69_combout  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a197 )))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((((\Mux0~69_combout ))))) # (\data_out_sel[2]~input_o  & (((!\Mux0~69_combout  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a198 )) # 
// (\Mux0~69_combout  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a199 )))))) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a197 ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\Mux0~69_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a199 ),
	.datag(!\MEM1|mem_rtl_0|auto_generated|ram_block1a196~portbdataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~63 .extended_lut = "on";
defparam \Mux0~63 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \Mux0~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y16_N0
cyclonev_lcell_comb \Mux0~67 (
// Equation(s):
// \Mux0~67_combout  = ( !\data_out_sel[4]~input_o  & ( \Mux0~63_combout  & ( (!\data_out_sel[3]~input_o  & !\data_out_sel[5]~input_o ) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(gnd),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(gnd),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux0~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~67 .extended_lut = "off";
defparam \Mux0~67 .lut_mask = 64'h00000000A0A00000;
defparam \Mux0~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N6
cyclonev_lcell_comb \Mux0~37 (
// Equation(s):
// \Mux0~37_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a110  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a126 ) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a110  & ( 
// \data_out_sel[5]~input_o  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a126  & \data_out_sel[4]~input_o ) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a110  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a78 ))) # (\data_out_sel[4]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a94 )) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a110  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a78 ))) # (\data_out_sel[4]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a94 )) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a94 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a126 ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a110 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~37 .extended_lut = "off";
defparam \Mux0~37 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N18
cyclonev_lcell_comb \Mux0~39 (
// Equation(s):
// \Mux0~39_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a127  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a111  & ( ((!\data_out_sel[4]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a79 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a95 ))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a127  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a111  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o ) # 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a79 )))) # (\data_out_sel[4]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a95  & ((!\data_out_sel[5]~input_o )))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a127  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a111  & ( (!\data_out_sel[4]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a79  & !\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a95 ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a127  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a111  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a79 ))) # (\data_out_sel[4]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a95 )))) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a95 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a79 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a127 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a111 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~39 .extended_lut = "off";
defparam \Mux0~39 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \Mux0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N30
cyclonev_lcell_comb \Mux0~36 (
// Equation(s):
// \Mux0~36_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a108 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a124 )) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a108 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a124 )) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o ) # 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a92 ) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( !\data_out_sel[5]~input_o  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a92  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a92 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a124 ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a108 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~36 .extended_lut = "off";
defparam \Mux0~36 .lut_mask = 64'h0055FF550F330F33;
defparam \Mux0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N42
cyclonev_lcell_comb \Mux0~38 (
// Equation(s):
// \Mux0~38_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a109  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a77  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a93 )) # 
// (\data_out_sel[5]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a125 )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a109  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a77  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) 
// # (\MEM1|mem_rtl_0|auto_generated|ram_block1a93 ))) # (\data_out_sel[5]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a125  & \data_out_sel[4]~input_o )))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a109  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a77  & ( (!\data_out_sel[5]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a93  & ((\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a125 )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a109  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a77  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a93 )) # (\data_out_sel[5]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a125 ))))) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a93 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a125 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a109 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a77 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~38 .extended_lut = "off";
defparam \Mux0~38 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N24
cyclonev_lcell_comb \Mux0~40 (
// Equation(s):
// \Mux0~40_combout  = ( \data_out_sel[0]~input_o  & ( \Mux0~38_combout  & ( (!\data_out_sel[1]~input_o ) # (\Mux0~39_combout ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux0~38_combout  & ( (!\data_out_sel[1]~input_o  & ((\Mux0~36_combout ))) # 
// (\data_out_sel[1]~input_o  & (\Mux0~37_combout )) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux0~38_combout  & ( (\data_out_sel[1]~input_o  & \Mux0~39_combout ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\Mux0~38_combout  & ( (!\data_out_sel[1]~input_o  & 
// ((\Mux0~36_combout ))) # (\data_out_sel[1]~input_o  & (\Mux0~37_combout )) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\Mux0~37_combout ),
	.datac(!\Mux0~39_combout ),
	.datad(!\Mux0~36_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~40 .extended_lut = "off";
defparam \Mux0~40 .lut_mask = 64'h11BB050511BBAFAF;
defparam \Mux0~40 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \MEM1|mem_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[123]~input_o ,\data_in[122]~input_o ,\data_in[121]~input_o ,\data_in[120]~input_o ,\data_in[119]~input_o ,\data_in[118]~input_o ,\data_in[117]~input_o ,\data_in[116]~input_o ,\data_in[115]~input_o ,\data_in[114]~input_o ,\data_in[113]~input_o ,
\data_in[112]~input_o ,\data_in[107]~input_o ,\data_in[106]~input_o ,\data_in[105]~input_o ,\data_in[104]~input_o ,\data_in[103]~input_o ,\data_in[102]~input_o ,\data_in[101]~input_o ,\data_in[100]~input_o ,\data_in[99]~input_o ,\data_in[98]~input_o ,
\data_in[97]~input_o ,\data_in[96]~input_o ,\data_in[91]~input_o ,\data_in[90]~input_o ,\data_in[89]~input_o ,\data_in[88]~input_o ,\data_in[87]~input_o ,\data_in[86]~input_o ,\data_in[85]~input_o ,\data_in[84]~input_o ,\data_in[75]~input_o ,\data_in[74]~input_o ,
\data_in[73]~input_o ,\data_in[72]~input_o ,\data_in[71]~input_o ,\data_in[70]~input_o ,\data_in[69]~input_o ,\data_in[68]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM1|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 8;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 40;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 68;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 255;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 150;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 200;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 8;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 40;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 68;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 255;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 150;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 200;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N12
cyclonev_lcell_comb \Mux0~24 (
// Equation(s):
// \Mux0~24_combout  = ( \data_out_sel[0]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a113 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a115 )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[1]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a114 ) ) ) ) # ( 
// \data_out_sel[0]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a113 ))) # (\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a115 )) ) ) ) # ( 
// !\data_out_sel[0]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a112  & ( (\data_out_sel[1]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a114 ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a115 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a113 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a114 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a112 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~24 .extended_lut = "off";
defparam \Mux0~24 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux0~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \MEM1|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[83]~input_o ,\data_in[82]~input_o ,\data_in[81]~input_o ,\data_in[80]~input_o ,\data_in[67]~input_o ,\data_in[66]~input_o ,\data_in[65]~input_o ,\data_in[64]~input_o ,\data_in[63]~input_o ,\data_in[61]~input_o ,\data_in[59]~input_o ,\data_in[57]~input_o ,
\data_in[55]~input_o ,\data_in[53]~input_o ,\data_in[51]~input_o ,\data_in[49]~input_o ,\data_in[47]~input_o ,\data_in[45]~input_o ,\data_in[43]~input_o ,\data_in[41]~input_o ,\data_in[39]~input_o ,\data_in[37]~input_o ,\data_in[35]~input_o ,\data_in[33]~input_o ,
\data_in[31]~input_o ,\data_in[29]~input_o ,\data_in[27]~input_o ,\data_in[25]~input_o ,\data_in[23]~input_o ,\data_in[21]~input_o ,\data_in[19]~input_o ,\data_in[17]~input_o ,\data_in[15]~input_o ,\data_in[13]~input_o ,\data_in[11]~input_o ,\data_in[9]~input_o ,
\data_in[7]~input_o ,\data_in[5]~input_o ,\data_in[3]~input_o ,\data_in[1]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM1|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 40;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 150;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 200;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 40;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 150;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 200;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N30
cyclonev_lcell_comb \Mux0~21 (
// Equation(s):
// \Mux0~21_combout  = ( \data_out_sel[0]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a64  & ( (!\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a65 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a67 )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a64  & ( (!\data_out_sel[1]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a66 ) ) ) ) # ( \data_out_sel[0]~input_o  
// & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a64  & ( (!\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a65 ))) # (\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a67 )) ) ) ) # ( !\data_out_sel[0]~input_o  & 
// ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a64  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a66  & \data_out_sel[1]~input_o ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a66 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a65 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a64 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~21 .extended_lut = "off";
defparam \Mux0~21 .lut_mask = 64'h030305F5F3F305F5;
defparam \Mux0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N36
cyclonev_lcell_comb \Mux0~22 (
// Equation(s):
// \Mux0~22_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a81  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a82 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a83 ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a81  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a82 )))) # (\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a83  & (\data_out_sel[1]~input_o ))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a81  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a82 )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a83 ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a81  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a80  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a82 ))) # (\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a83 )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a83 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a82 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a81 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a80 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~22 .extended_lut = "off";
defparam \Mux0~22 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \Mux0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y7_N30
cyclonev_lcell_comb \Mux0~23 (
// Equation(s):
// \Mux0~23_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a99  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a98 )))) # 
// (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a97 ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a99  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[0]~input_o  & 
// (((!\data_out_sel[1]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a98 )))) # (\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a97  & ((!\data_out_sel[1]~input_o )))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a99  & 
// ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[0]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a98  & \data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a97 ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a99  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[0]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a98  & 
// \data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a97  & ((!\data_out_sel[1]~input_o )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a98 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a99 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a96 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~23 .extended_lut = "off";
defparam \Mux0~23 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \Mux0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N48
cyclonev_lcell_comb \Mux0~25 (
// Equation(s):
// \Mux0~25_combout  = ( \Mux0~22_combout  & ( \Mux0~23_combout  & ( (!\data_out_sel[4]~input_o  & (((\Mux0~21_combout ) # (\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\Mux0~24_combout ))) ) ) ) # ( 
// !\Mux0~22_combout  & ( \Mux0~23_combout  & ( (!\data_out_sel[4]~input_o  & (((\Mux0~21_combout ) # (\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (\Mux0~24_combout  & (\data_out_sel[5]~input_o ))) ) ) ) # ( \Mux0~22_combout  & ( 
// !\Mux0~23_combout  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o  & \Mux0~21_combout )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\Mux0~24_combout ))) ) ) ) # ( !\Mux0~22_combout  & ( !\Mux0~23_combout  & ( 
// (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o  & \Mux0~21_combout )))) # (\data_out_sel[4]~input_o  & (\Mux0~24_combout  & (\data_out_sel[5]~input_o ))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\Mux0~24_combout ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\Mux0~21_combout ),
	.datae(!\Mux0~22_combout ),
	.dataf(!\Mux0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~25 .extended_lut = "off";
defparam \Mux0~25 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Mux0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N24
cyclonev_lcell_comb \Mux0~34 (
// Equation(s):
// \Mux0~34_combout  = ( \data_out_sel[1]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a120  & ( (!\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a122 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a123 ))) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a120  & ( (!\data_out_sel[0]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a121 ) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a120  & ( (!\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a122 )) # (\data_out_sel[0]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a123 ))) ) ) ) # ( 
// !\data_out_sel[1]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a120  & ( (\data_out_sel[0]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a121 ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a122 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a121 ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a123 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a120 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~34 .extended_lut = "off";
defparam \Mux0~34 .lut_mask = 64'h03034477CFCF4477;
defparam \Mux0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N42
cyclonev_lcell_comb \Mux0~32 (
// Equation(s):
// \Mux0~32_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a90  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a89 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a91 ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a90  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a89 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a91 ))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a90  & ( !\data_out_sel[0]~input_o  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a88 ) # (\data_out_sel[1]~input_o ) ) ) ) # ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a90  & ( !\data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a88 ) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a88 ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a89 ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a91 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a90 ),
	.dataf(!\data_out_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~32 .extended_lut = "off";
defparam \Mux0~32 .lut_mask = 64'h222277770A5F0A5F;
defparam \Mux0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N18
cyclonev_lcell_comb \Mux0~33 (
// Equation(s):
// \Mux0~33_combout  = ( \data_out_sel[1]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[0]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a106 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a107 )) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[0]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a105 ) ) ) ) # ( 
// \data_out_sel[1]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[0]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a106 ))) # (\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a107 )) ) ) ) # ( 
// !\data_out_sel[1]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a104  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a105  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a105 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a107 ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a106 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a104 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~33 .extended_lut = "off";
defparam \Mux0~33 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Mux0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N6
cyclonev_lcell_comb \Mux0~31 (
// Equation(s):
// \Mux0~31_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a73  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a72  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a74 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a75 ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a73  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a72  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a74 )))) # (\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a75  & (\data_out_sel[1]~input_o ))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a73  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a72  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a74 )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a75 ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a73  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a72  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a74 ))) # (\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a75 )))) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a74 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a73 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a72 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~31 .extended_lut = "off";
defparam \Mux0~31 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N0
cyclonev_lcell_comb \Mux0~35 (
// Equation(s):
// \Mux0~35_combout  = ( \data_out_sel[4]~input_o  & ( \data_out_sel[5]~input_o  & ( \Mux0~34_combout  ) ) ) # ( !\data_out_sel[4]~input_o  & ( \data_out_sel[5]~input_o  & ( \Mux0~33_combout  ) ) ) # ( \data_out_sel[4]~input_o  & ( !\data_out_sel[5]~input_o  
// & ( \Mux0~32_combout  ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\data_out_sel[5]~input_o  & ( \Mux0~31_combout  ) ) )

	.dataa(!\Mux0~34_combout ),
	.datab(!\Mux0~32_combout ),
	.datac(!\Mux0~33_combout ),
	.datad(!\Mux0~31_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~35 .extended_lut = "off";
defparam \Mux0~35 .lut_mask = 64'h00FF33330F0F5555;
defparam \Mux0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N48
cyclonev_lcell_comb \Mux0~29 (
// Equation(s):
// \Mux0~29_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a116  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a117 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a119 )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a116  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a117  & ((\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a119 )))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a116  
// & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a118  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a117 ))) # (\data_out_sel[1]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a119  & 
// \data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a116  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a118  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a117 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a119 ))))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a117 ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a119 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a116 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a118 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~29 .extended_lut = "off";
defparam \Mux0~29 .lut_mask = 64'h0027AA275527FF27;
defparam \Mux0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N42
cyclonev_lcell_comb \Mux0~28 (
// Equation(s):
// \Mux0~28_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a103  & ( \data_out_sel[1]~input_o  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a102 ) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a103  & ( 
// \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a102 ) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a103  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a100 ))) # (\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a101 )) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a103  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a100 ))) # (\data_out_sel[0]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a101 )) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a101 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a100 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a102 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a103 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~28 .extended_lut = "off";
defparam \Mux0~28 .lut_mask = 64'h3535353500F00FFF;
defparam \Mux0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N6
cyclonev_lcell_comb \Mux0~27 (
// Equation(s):
// \Mux0~27_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a85  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a87  & ( ((!\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a84 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a86 ))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a85  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a87  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o  & 
// \MEM1|mem_rtl_0|auto_generated|ram_block1a84 )))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o )) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a86 ))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a85  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a87  & ( (!\data_out_sel[1]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a84 ) # (\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a86  & 
// (!\data_out_sel[0]~input_o ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a85  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a87  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a84 ))) 
// # (\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a86 )))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a86 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a85 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a87 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~27 .extended_lut = "off";
defparam \Mux0~27 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Mux0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N30
cyclonev_lcell_comb \Mux0~26 (
// Equation(s):
// \Mux0~26_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a70  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a68~portbdataout  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a69 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a71 ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a70  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a68~portbdataout  & ( (!\data_out_sel[0]~input_o  & 
// (((!\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a69 ))) # (\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a71 )))) ) ) ) # ( 
// \MEM1|mem_rtl_0|auto_generated|ram_block1a70  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a68~portbdataout  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a69 ))) # (\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a71 )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a70  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a68~portbdataout  & 
// ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a69 ))) # (\data_out_sel[1]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a71 )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a71 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a69 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a70 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~26 .extended_lut = "off";
defparam \Mux0~26 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y8_N24
cyclonev_lcell_comb \Mux0~30 (
// Equation(s):
// \Mux0~30_combout  = ( \Mux0~27_combout  & ( \Mux0~26_combout  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\Mux0~28_combout ))) # (\data_out_sel[4]~input_o  & (\Mux0~29_combout ))) ) ) ) # ( !\Mux0~27_combout  & ( \Mux0~26_combout  
// & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\Mux0~28_combout ))) # (\data_out_sel[4]~input_o  & (\Mux0~29_combout )))) ) ) ) # ( \Mux0~27_combout  & ( 
// !\Mux0~26_combout  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\Mux0~28_combout ))) # (\data_out_sel[4]~input_o  & (\Mux0~29_combout )))) ) ) ) # ( !\Mux0~27_combout  & 
// ( !\Mux0~26_combout  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\Mux0~28_combout ))) # (\data_out_sel[4]~input_o  & (\Mux0~29_combout )))) ) ) )

	.dataa(!\Mux0~29_combout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux0~28_combout ),
	.datae(!\Mux0~27_combout ),
	.dataf(!\Mux0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~30 .extended_lut = "off";
defparam \Mux0~30 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N36
cyclonev_lcell_comb \Mux0~41 (
// Equation(s):
// \Mux0~41_combout  = ( \Mux0~35_combout  & ( \Mux0~30_combout  & ( (!\data_out_sel[2]~input_o  & (((\Mux0~25_combout ) # (\data_out_sel[3]~input_o )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )) # (\Mux0~40_combout ))) ) ) ) # ( 
// !\Mux0~35_combout  & ( \Mux0~30_combout  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o  & \Mux0~25_combout )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )) # (\Mux0~40_combout ))) ) ) ) # ( \Mux0~35_combout  & ( 
// !\Mux0~30_combout  & ( (!\data_out_sel[2]~input_o  & (((\Mux0~25_combout ) # (\data_out_sel[3]~input_o )))) # (\data_out_sel[2]~input_o  & (\Mux0~40_combout  & (\data_out_sel[3]~input_o ))) ) ) ) # ( !\Mux0~35_combout  & ( !\Mux0~30_combout  & ( 
// (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o  & \Mux0~25_combout )))) # (\data_out_sel[2]~input_o  & (\Mux0~40_combout  & (\data_out_sel[3]~input_o ))) ) ) )

	.dataa(!\Mux0~40_combout ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\Mux0~25_combout ),
	.datae(!\Mux0~35_combout ),
	.dataf(!\Mux0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~41 .extended_lut = "off";
defparam \Mux0~41 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N12
cyclonev_lcell_comb \Mux0~12 (
// Equation(s):
// \Mux0~12_combout  = ( \data_out_sel[4]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\data_out_sel[5]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a25 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a57 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\data_out_sel[5]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a41 ) ) ) ) # ( \data_out_sel[4]~input_o  
// & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\data_out_sel[5]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a25 )) # (\data_out_sel[5]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a57 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a9  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a41  & \data_out_sel[5]~input_o ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a41 ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a57 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~12 .extended_lut = "off";
defparam \Mux0~12 .lut_mask = 64'h0033550FFF33550F;
defparam \Mux0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N48
cyclonev_lcell_comb \Mux0~13 (
// Equation(s):
// \Mux0~13_combout  = ( \data_out_sel[4]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\data_out_sel[5]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a29 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a61 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\data_out_sel[5]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a45 ) ) ) ) # ( \data_out_sel[4]~input_o 
//  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\data_out_sel[5]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a29 )) # (\data_out_sel[5]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a61 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & 
// ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a13  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a45  & \data_out_sel[5]~input_o ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a45 ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a61 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~13 .extended_lut = "off";
defparam \Mux0~13 .lut_mask = 64'h0033550FFF33550F;
defparam \Mux0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N36
cyclonev_lcell_comb \Mux0~11 (
// Equation(s):
// \Mux0~11_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a5  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a21  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a37 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a53 )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a5  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a21  & ( (!\data_out_sel[4]~input_o  & (\data_out_sel[5]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a37 ))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o ) # ((\MEM1|mem_rtl_0|auto_generated|ram_block1a53 )))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a5  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a21  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o ) # ((\MEM1|mem_rtl_0|auto_generated|ram_block1a37 )))) # (\data_out_sel[4]~input_o  & (\data_out_sel[5]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a53 )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a5  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a21  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a37 )) # (\data_out_sel[4]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a53 ))))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a37 ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a53 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~11 .extended_lut = "off";
defparam \Mux0~11 .lut_mask = 64'h02138A9B4657CEDF;
defparam \Mux0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N0
cyclonev_lcell_comb \Mux0~10 (
// Equation(s):
// \Mux0~10_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a49  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a17 ))) # 
// (\data_out_sel[5]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a33 ) # (\data_out_sel[4]~input_o )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a49  & ( 
// (!\data_out_sel[5]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a17  & (\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((\MEM1|mem_rtl_0|auto_generated|ram_block1a33 ) # (\data_out_sel[4]~input_o )))) ) ) ) # ( 
// \MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a49  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a17 ))) # (\data_out_sel[5]~input_o  
// & (((!\data_out_sel[4]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a33 )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a49  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a17  & (\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a33 )))) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a33 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a49 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~10 .extended_lut = "off";
defparam \Mux0~10 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Mux0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N24
cyclonev_lcell_comb \Mux0~14 (
// Equation(s):
// \Mux0~14_combout  = ( \Mux0~10_combout  & ( \data_out_sel[3]~input_o  & ( (!\data_out_sel[2]~input_o  & (\Mux0~12_combout )) # (\data_out_sel[2]~input_o  & ((\Mux0~13_combout ))) ) ) ) # ( !\Mux0~10_combout  & ( \data_out_sel[3]~input_o  & ( 
// (!\data_out_sel[2]~input_o  & (\Mux0~12_combout )) # (\data_out_sel[2]~input_o  & ((\Mux0~13_combout ))) ) ) ) # ( \Mux0~10_combout  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[2]~input_o ) # (\Mux0~11_combout ) ) ) ) # ( !\Mux0~10_combout  & ( 
// !\data_out_sel[3]~input_o  & ( (\data_out_sel[2]~input_o  & \Mux0~11_combout ) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\Mux0~12_combout ),
	.datac(!\Mux0~13_combout ),
	.datad(!\Mux0~11_combout ),
	.datae(!\Mux0~10_combout ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~14 .extended_lut = "off";
defparam \Mux0~14 .lut_mask = 64'h0055AAFF27272727;
defparam \Mux0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N18
cyclonev_lcell_comb \Mux0~18 (
// Equation(s):
// \Mux0~18_combout  = ( \data_out_sel[4]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a39  & ( (!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a55 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a63 )) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a39  & ( (!\data_out_sel[3]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a47 ) ) ) ) # ( \data_out_sel[4]~input_o  
// & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a39  & ( (!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a55 ))) # (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a63 )) ) ) ) # ( !\data_out_sel[4]~input_o  & 
// ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a39  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a47  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a47 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a55 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a39 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~18 .extended_lut = "off";
defparam \Mux0~18 .lut_mask = 64'h030305F5F3F305F5;
defparam \Mux0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N42
cyclonev_lcell_comb \Mux0~17 (
// Equation(s):
// \Mux0~17_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a7  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a23  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[4]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a15 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a31 )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a7  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a23  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o )))) # 
// (\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a15 )) # (\data_out_sel[4]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a31 ))))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a7  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a23  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a15 )) # (\data_out_sel[4]~input_o  
// & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a31 ))))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a7  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a23  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a15 )) # (\data_out_sel[4]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a31 ))))) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~17 .extended_lut = "off";
defparam \Mux0~17 .lut_mask = 64'h0503F50305F3F5F3;
defparam \Mux0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N6
cyclonev_lcell_comb \Mux0~16 (
// Equation(s):
// \Mux0~16_combout  = ( \data_out_sel[4]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a51 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a59 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[3]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a43 ) ) ) ) # ( \data_out_sel[4]~input_o 
//  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a51 )) # (\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a59 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & 
// ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a35  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a43  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a51 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a59 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a35 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~16 .extended_lut = "off";
defparam \Mux0~16 .lut_mask = 64'h0303505FF3F3505F;
defparam \Mux0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N30
cyclonev_lcell_comb \Mux0~15 (
// Equation(s):
// \Mux0~15_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a19  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a27  & ( ((!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a3 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a11 ))) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a19  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a27  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[3]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a3 ))) # (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a11 )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[3]~input_o )))) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a19  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a27  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[3]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a3 ))) # (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a11 )))) # 
// (\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a19  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a27  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[3]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a3 ))) # (\data_out_sel[3]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a11 )))) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a19 ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~15 .extended_lut = "off";
defparam \Mux0~15 .lut_mask = 64'h04C434F407C737F7;
defparam \Mux0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y13_N54
cyclonev_lcell_comb \Mux0~19 (
// Equation(s):
// \Mux0~19_combout  = ( \data_out_sel[5]~input_o  & ( \Mux0~15_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux0~16_combout ))) # (\data_out_sel[2]~input_o  & (\Mux0~18_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux0~15_combout  & ( 
// (!\data_out_sel[2]~input_o ) # (\Mux0~17_combout ) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux0~15_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux0~16_combout ))) # (\data_out_sel[2]~input_o  & (\Mux0~18_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\Mux0~15_combout  & ( (\Mux0~17_combout  & \data_out_sel[2]~input_o ) ) ) )

	.dataa(!\Mux0~18_combout ),
	.datab(!\Mux0~17_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux0~16_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~19 .extended_lut = "off";
defparam \Mux0~19 .lut_mask = 64'h030305F5F3F305F5;
defparam \Mux0~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \MEM1|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[191]~input_o ,\data_in[190]~input_o ,\data_in[187]~input_o ,\data_in[186]~input_o ,\data_in[183]~input_o ,\data_in[182]~input_o ,\data_in[179]~input_o ,\data_in[178]~input_o ,\data_in[62]~input_o ,\data_in[60]~input_o ,\data_in[58]~input_o ,
\data_in[56]~input_o ,\data_in[54]~input_o ,\data_in[52]~input_o ,\data_in[50]~input_o ,\data_in[48]~input_o ,\data_in[46]~input_o ,\data_in[44]~input_o ,\data_in[42]~input_o ,\data_in[40]~input_o ,\data_in[38]~input_o ,\data_in[36]~input_o ,\data_in[34]~input_o ,
\data_in[32]~input_o ,\data_in[30]~input_o ,\data_in[28]~input_o ,\data_in[26]~input_o ,\data_in[24]~input_o ,\data_in[22]~input_o ,\data_in[20]~input_o ,\data_in[18]~input_o ,\data_in[16]~input_o ,\data_in[14]~input_o ,\data_in[12]~input_o ,\data_in[10]~input_o ,
\data_in[8]~input_o ,\data_in[6]~input_o ,\data_in[4]~input_o ,\data_in[2]~input_o ,\data_in[0]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM1|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "single_clk_ram:MEM1|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 150;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 200;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 150;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 200;
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM1|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N12
cyclonev_lcell_comb \Mux0~7 (
// Equation(s):
// \Mux0~7_combout  = ( \data_out_sel[5]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[2]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a42 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a46 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[2]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a14 ) ) ) ) # ( \data_out_sel[5]~input_o  
// & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[2]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a42 ))) # (\data_out_sel[2]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a46 )) ) ) ) # ( !\data_out_sel[5]~input_o  & 
// ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a10  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a14  & \data_out_sel[2]~input_o ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a46 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a42 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~7 .extended_lut = "off";
defparam \Mux0~7 .lut_mask = 64'h050503F3F5F503F3;
defparam \Mux0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N6
cyclonev_lcell_comb \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = ( \data_out_sel[5]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a50  & ( (!\data_out_sel[2]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a54 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM1|mem_rtl_0|auto_generated|ram_block1a50  & ( (!\data_out_sel[2]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a18 )) # (\data_out_sel[2]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a22 ))) ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a50  & ( (\data_out_sel[2]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a54 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a50  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a18 )) # (\data_out_sel[2]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a22 ))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a54 ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a22 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a50 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~6 .extended_lut = "off";
defparam \Mux0~6 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \Mux0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y9_N0
cyclonev_lcell_comb \Mux0~8 (
// Equation(s):
// \Mux0~8_combout  = ( \data_out_sel[2]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a62  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a30 ) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM1|mem_rtl_0|auto_generated|ram_block1a62  & ( (!\data_out_sel[5]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a26 )) # (\data_out_sel[5]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a58 ))) ) ) ) # ( \data_out_sel[2]~input_o  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a62  & ( (!\data_out_sel[5]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a30 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a62  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a26 )) # (\data_out_sel[5]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a58 ))) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a58 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a62 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~8 .extended_lut = "off";
defparam \Mux0~8 .lut_mask = 64'h535300F053530FFF;
defparam \Mux0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N30
cyclonev_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = ( \data_out_sel[5]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[2]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a34 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a38 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a6  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a2 ) # (\data_out_sel[2]~input_o ) ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[2]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a34 ))) # (\data_out_sel[2]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a38 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\data_out_sel[2]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a2 ) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a38 ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a34 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~5 .extended_lut = "off";
defparam \Mux0~5 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \Mux0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N18
cyclonev_lcell_comb \Mux0~9 (
// Equation(s):
// \Mux0~9_combout  = ( \Mux0~8_combout  & ( \Mux0~5_combout  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o ) # (\Mux0~6_combout )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o )) # (\Mux0~7_combout ))) ) ) ) # ( 
// !\Mux0~8_combout  & ( \Mux0~5_combout  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o ) # (\Mux0~6_combout )))) # (\data_out_sel[3]~input_o  & (\Mux0~7_combout  & (!\data_out_sel[4]~input_o ))) ) ) ) # ( \Mux0~8_combout  & ( 
// !\Mux0~5_combout  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o  & \Mux0~6_combout )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o )) # (\Mux0~7_combout ))) ) ) ) # ( !\Mux0~8_combout  & ( !\Mux0~5_combout  & ( 
// (!\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o  & \Mux0~6_combout )))) # (\data_out_sel[3]~input_o  & (\Mux0~7_combout  & (!\data_out_sel[4]~input_o ))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\Mux0~7_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux0~6_combout ),
	.datae(!\Mux0~8_combout ),
	.dataf(!\Mux0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~9 .extended_lut = "off";
defparam \Mux0~9 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \Mux0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N30
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a48  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a32 ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a48  & ( 
// (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a16 )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a32 ))) ) ) ) # ( 
// \MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a48  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a16 )))) # (\data_out_sel[5]~input_o  
// & (\MEM1|mem_rtl_0|auto_generated|ram_block1a32  & (!\data_out_sel[4]~input_o ))) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a48  & ( (!\data_out_sel[5]~input_o  & 
// (((\data_out_sel[4]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a16 )))) # (\data_out_sel[5]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a32  & (!\data_out_sel[4]~input_o ))) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a32 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a48 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N18
cyclonev_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = ( \data_out_sel[4]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[5]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a28 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a60 )) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[5]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a44 ) ) ) ) # ( \data_out_sel[4]~input_o  
// & ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[5]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a28 ))) # (\data_out_sel[5]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a60 )) ) ) ) # ( !\data_out_sel[4]~input_o  & 
// ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a12  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a44  & \data_out_sel[5]~input_o ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a60 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a44 ),
	.datac(!\MEM1|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~3 .extended_lut = "off";
defparam \Mux0~3 .lut_mask = 64'h00330F55FF330F55;
defparam \Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N6
cyclonev_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = ( \MEM1|mem_rtl_0|auto_generated|ram_block1a52  & ( \data_out_sel[5]~input_o  & ( (\data_out_sel[4]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a36 ) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a52  & ( 
// \data_out_sel[5]~input_o  & ( (\MEM1|mem_rtl_0|auto_generated|ram_block1a36  & !\data_out_sel[4]~input_o ) ) ) ) # ( \MEM1|mem_rtl_0|auto_generated|ram_block1a52  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a4 ))) # (\data_out_sel[4]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a20 )) ) ) ) # ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a52  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM1|mem_rtl_0|auto_generated|ram_block1a4 ))) # (\data_out_sel[4]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a20 )) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a36 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\MEM1|mem_rtl_0|auto_generated|ram_block1a52 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~1 .extended_lut = "off";
defparam \Mux0~1 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N42
cyclonev_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = ( \data_out_sel[5]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[4]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a40 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM1|mem_rtl_0|auto_generated|ram_block1a56 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM1|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[4]~input_o ) # (\MEM1|mem_rtl_0|auto_generated|ram_block1a24 ) ) ) ) # ( \data_out_sel[5]~input_o  & 
// ( !\MEM1|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[4]~input_o  & ((\MEM1|mem_rtl_0|auto_generated|ram_block1a40 ))) # (\data_out_sel[4]~input_o  & (\MEM1|mem_rtl_0|auto_generated|ram_block1a56 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// !\MEM1|mem_rtl_0|auto_generated|ram_block1a8  & ( (\data_out_sel[4]~input_o  & \MEM1|mem_rtl_0|auto_generated|ram_block1a24 ) ) ) )

	.dataa(!\MEM1|mem_rtl_0|auto_generated|ram_block1a56 ),
	.datab(!\MEM1|mem_rtl_0|auto_generated|ram_block1a40 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM1|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM1|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~2 .extended_lut = "off";
defparam \Mux0~2 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y9_N54
cyclonev_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = ( \Mux0~2_combout  & ( \data_out_sel[3]~input_o  & ( (!\data_out_sel[2]~input_o ) # (\Mux0~3_combout ) ) ) ) # ( !\Mux0~2_combout  & ( \data_out_sel[3]~input_o  & ( (\data_out_sel[2]~input_o  & \Mux0~3_combout ) ) ) ) # ( 
// \Mux0~2_combout  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[2]~input_o  & (\Mux0~0_combout )) # (\data_out_sel[2]~input_o  & ((\Mux0~1_combout ))) ) ) ) # ( !\Mux0~2_combout  & ( !\data_out_sel[3]~input_o  & ( (!\data_out_sel[2]~input_o  & 
// (\Mux0~0_combout )) # (\data_out_sel[2]~input_o  & ((\Mux0~1_combout ))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\Mux0~0_combout ),
	.datac(!\Mux0~3_combout ),
	.datad(!\Mux0~1_combout ),
	.datae(!\Mux0~2_combout ),
	.dataf(!\data_out_sel[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~4 .extended_lut = "off";
defparam \Mux0~4 .lut_mask = 64'h227722770505AFAF;
defparam \Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N30
cyclonev_lcell_comb \Mux0~20 (
// Equation(s):
// \Mux0~20_combout  = ( \data_out_sel[1]~input_o  & ( \Mux0~4_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux0~9_combout ))) # (\data_out_sel[0]~input_o  & (\Mux0~19_combout )) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux0~4_combout  & ( 
// (!\data_out_sel[0]~input_o ) # (\Mux0~14_combout ) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux0~4_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux0~9_combout ))) # (\data_out_sel[0]~input_o  & (\Mux0~19_combout )) ) ) ) # ( !\data_out_sel[1]~input_o  & 
// ( !\Mux0~4_combout  & ( (\Mux0~14_combout  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\Mux0~14_combout ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\Mux0~19_combout ),
	.datad(!\Mux0~9_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~20 .extended_lut = "off";
defparam \Mux0~20 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Mux0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y6_N12
cyclonev_lcell_comb \Mux0~68 (
// Equation(s):
// \Mux0~68_combout  = ( \Mux0~41_combout  & ( \Mux0~20_combout  & ( (!\data_out_sel[7]~input_o ) # ((!\data_out_sel[6]~input_o  & (\Mux0~62_combout )) # (\data_out_sel[6]~input_o  & ((\Mux0~67_combout )))) ) ) ) # ( !\Mux0~41_combout  & ( \Mux0~20_combout  
// & ( (!\data_out_sel[6]~input_o  & (((!\data_out_sel[7]~input_o )) # (\Mux0~62_combout ))) # (\data_out_sel[6]~input_o  & (((\Mux0~67_combout  & \data_out_sel[7]~input_o )))) ) ) ) # ( \Mux0~41_combout  & ( !\Mux0~20_combout  & ( (!\data_out_sel[6]~input_o 
//  & (\Mux0~62_combout  & ((\data_out_sel[7]~input_o )))) # (\data_out_sel[6]~input_o  & (((!\data_out_sel[7]~input_o ) # (\Mux0~67_combout )))) ) ) ) # ( !\Mux0~41_combout  & ( !\Mux0~20_combout  & ( (\data_out_sel[7]~input_o  & ((!\data_out_sel[6]~input_o 
//  & (\Mux0~62_combout )) # (\data_out_sel[6]~input_o  & ((\Mux0~67_combout ))))) ) ) )

	.dataa(!\Mux0~62_combout ),
	.datab(!\Mux0~67_combout ),
	.datac(!\data_out_sel[6]~input_o ),
	.datad(!\data_out_sel[7]~input_o ),
	.datae(!\Mux0~41_combout ),
	.dataf(!\Mux0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~68 .extended_lut = "off";
defparam \Mux0~68 .lut_mask = 64'h00530F53F053FF53;
defparam \Mux0~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N45
cyclonev_lcell_comb \Selector0~7 (
// Equation(s):
// \Selector0~7_combout  = ( \Selector0~3_combout  & ( (!\mem_block_sel[2]~input_o  & (!\mem_block_sel[1]~input_o  & (!\mem_block_sel[3]~input_o  & \Mux0~68_combout ))) ) )

	.dataa(!\mem_block_sel[2]~input_o ),
	.datab(!\mem_block_sel[1]~input_o ),
	.datac(!\mem_block_sel[3]~input_o ),
	.datad(!\Mux0~68_combout ),
	.datae(gnd),
	.dataf(!\Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~7 .extended_lut = "off";
defparam \Selector0~7 .lut_mask = 64'h0000000000800080;
defparam \Selector0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N48
cyclonev_lcell_comb \Mux1~69 (
// Equation(s):
// \Mux1~69_combout  = ( !\data_out_sel[1]~input_o  & ( ((!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a192 )) # (\data_out_sel[0]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a193 ))))) # 
// (\data_out_sel[2]~input_o  & (((\data_out_sel[0]~input_o ))))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a194 )))) # (\data_out_sel[0]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a195 )))) # (\data_out_sel[2]~input_o  & ((((\data_out_sel[0]~input_o ))))) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a195 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a193 ),
	.datag(!\MEM2|mem_rtl_0|auto_generated|ram_block1a192 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~69 .extended_lut = "on";
defparam \Mux1~69 .lut_mask = 64'h0C330C770CFF0C77;
defparam \Mux1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N6
cyclonev_lcell_comb \Mux1~63 (
// Equation(s):
// \Mux1~63_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((((\Mux1~69_combout ))))) # (\data_out_sel[2]~input_o  & (((!\Mux1~69_combout  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a196 ))) # (\Mux1~69_combout  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a197 ))))) ) ) # ( \data_out_sel[1]~input_o  & ( ((!\data_out_sel[2]~input_o  & (((\Mux1~69_combout )))) # (\data_out_sel[2]~input_o  & ((!\Mux1~69_combout  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a198 )) # 
// (\Mux1~69_combout  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a199 )))))) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a197 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a199 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux1~69_combout ),
	.datag(!\MEM2|mem_rtl_0|auto_generated|ram_block1a196 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~63 .extended_lut = "on";
defparam \Mux1~63 .lut_mask = 64'h03030303DDDDCCFF;
defparam \Mux1~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N18
cyclonev_lcell_comb \Mux1~67 (
// Equation(s):
// \Mux1~67_combout  = ( !\data_out_sel[3]~input_o  & ( \Mux1~63_combout  & ( (!\data_out_sel[5]~input_o  & !\data_out_sel[4]~input_o ) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(gnd),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(gnd),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux1~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~67 .extended_lut = "off";
defparam \Mux1~67 .lut_mask = 64'h00000000A0A00000;
defparam \Mux1~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \MEM2|mem_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[119]~input_o ,\data_in[118]~input_o ,\data_in[117]~input_o ,\data_in[116]~input_o ,\data_in[115]~input_o ,\data_in[114]~input_o ,\data_in[113]~input_o ,\data_in[112]~input_o ,\data_in[103]~input_o ,\data_in[102]~input_o ,\data_in[101]~input_o ,
\data_in[100]~input_o ,\data_in[99]~input_o ,\data_in[98]~input_o ,\data_in[97]~input_o ,\data_in[96]~input_o ,\data_in[91]~input_o ,\data_in[90]~input_o ,\data_in[89]~input_o ,\data_in[88]~input_o ,\data_in[87]~input_o ,\data_in[86]~input_o ,\data_in[85]~input_o ,
\data_in[84]~input_o ,\data_in[83]~input_o ,\data_in[82]~input_o ,\data_in[81]~input_o ,\data_in[80]~input_o ,\data_in[75]~input_o ,\data_in[74]~input_o ,\data_in[73]~input_o ,\data_in[72]~input_o ,\data_in[71]~input_o ,\data_in[70]~input_o ,\data_in[69]~input_o ,
\data_in[68]~input_o ,\data_in[67]~input_o ,\data_in[66]~input_o ,\data_in[65]~input_o ,\data_in[64]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM2|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 8;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 40;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 64;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 255;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 150;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 200;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 8;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 40;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 64;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 255;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 150;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 200;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N0
cyclonev_lcell_comb \Mux1~22 (
// Equation(s):
// \Mux1~22_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a83  & ( \data_out_sel[1]~input_o  & ( (\data_out_sel[0]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a82 ) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a83  & ( 
// \data_out_sel[1]~input_o  & ( (\MEM2|mem_rtl_0|auto_generated|ram_block1a82  & !\data_out_sel[0]~input_o ) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a83  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a80 ))) # (\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a81 )) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a83  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a80 ))) # (\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a81 )) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a81 ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a82 ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a80 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a83 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~22 .extended_lut = "off";
defparam \Mux1~22 .lut_mask = 64'h0F550F55330033FF;
defparam \Mux1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N12
cyclonev_lcell_comb \Mux1~24 (
// Equation(s):
// \Mux1~24_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a112  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a113  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a114 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a115 )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a112  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a113  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o 
// )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a114 )) # (\data_out_sel[0]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a115 ))))) ) ) ) # ( 
// \MEM2|mem_rtl_0|auto_generated|ram_block1a112  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a113  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a114 )) # (\data_out_sel[0]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a115 ))))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a112  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a113  & ( 
// (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a114 )) # (\data_out_sel[0]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a115 ))))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a114 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a115 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a112 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a113 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~24 .extended_lut = "off";
defparam \Mux1~24 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \Mux1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N6
cyclonev_lcell_comb \Mux1~23 (
// Equation(s):
// \Mux1~23_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a98  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a97 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a99 )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a98  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a97 ))) # (\data_out_sel[1]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a99  & \data_out_sel[0]~input_o )))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a98  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a96  & ( (!\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a97  & ((\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a99 )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a98  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a96  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a97 )) # (\data_out_sel[1]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a99 ))))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a99 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a98 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a96 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~23 .extended_lut = "off";
defparam \Mux1~23 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux1~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N42
cyclonev_lcell_comb \Mux1~21 (
// Equation(s):
// \Mux1~21_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a65 ))) # (\data_out_sel[1]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a67 )) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a65 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a67 )) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  & ( !\data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o ) # 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a66 ) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  & ( !\data_out_sel[0]~input_o  & ( (\data_out_sel[1]~input_o  & \MEM2|mem_rtl_0|auto_generated|ram_block1a66 ) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a65 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a66 ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.dataf(!\data_out_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~21 .extended_lut = "off";
defparam \Mux1~21 .lut_mask = 64'h0033CCFF1D1D1D1D;
defparam \Mux1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N18
cyclonev_lcell_comb \Mux1~25 (
// Equation(s):
// \Mux1~25_combout  = ( \data_out_sel[4]~input_o  & ( \Mux1~21_combout  & ( (!\data_out_sel[5]~input_o  & (\Mux1~22_combout )) # (\data_out_sel[5]~input_o  & ((\Mux1~24_combout ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \Mux1~21_combout  & ( 
// (!\data_out_sel[5]~input_o ) # (\Mux1~23_combout ) ) ) ) # ( \data_out_sel[4]~input_o  & ( !\Mux1~21_combout  & ( (!\data_out_sel[5]~input_o  & (\Mux1~22_combout )) # (\data_out_sel[5]~input_o  & ((\Mux1~24_combout ))) ) ) ) # ( !\data_out_sel[4]~input_o  
// & ( !\Mux1~21_combout  & ( (\data_out_sel[5]~input_o  & \Mux1~23_combout ) ) ) )

	.dataa(!\Mux1~22_combout ),
	.datab(!\Mux1~24_combout ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\Mux1~23_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux1~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~25 .extended_lut = "off";
defparam \Mux1~25 .lut_mask = 64'h000F5353F0FF5353;
defparam \Mux1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N36
cyclonev_lcell_comb \Mux1~28 (
// Equation(s):
// \Mux1~28_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a102  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a101 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a103 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a102  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a101 )))) # (\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a103  & ((\data_out_sel[0]~input_o )))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a102  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a100  & ( (!\data_out_sel[1]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a101  & \data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a103 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a102  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a100  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a101 ))) # (\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a103 )))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a103 ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a101 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a102 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a100 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~28 .extended_lut = "off";
defparam \Mux1~28 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \Mux1~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N30
cyclonev_lcell_comb \Mux1~27 (
// Equation(s):
// \Mux1~27_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a86  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a85 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a87 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a86  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a85 )))) # (\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a87  & ((\data_out_sel[0]~input_o )))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a86  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[1]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a85  & \data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a87 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a86  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a84  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a85 ))) # (\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a87 )))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a87 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a85 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a86 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~27 .extended_lut = "off";
defparam \Mux1~27 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \Mux1~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N54
cyclonev_lcell_comb \Mux1~26 (
// Equation(s):
// \Mux1~26_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a71  & ( \data_out_sel[1]~input_o  & ( (\data_out_sel[0]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a70 ) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a71  & ( 
// \data_out_sel[1]~input_o  & ( (\MEM2|mem_rtl_0|auto_generated|ram_block1a70  & !\data_out_sel[0]~input_o ) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a71  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a68 )) # (\data_out_sel[0]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a69 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a71  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a68 )) # (\data_out_sel[0]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a69 ))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a68 ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a70 ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a69 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a71 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~26 .extended_lut = "off";
defparam \Mux1~26 .lut_mask = 64'h550F550F330033FF;
defparam \Mux1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N42
cyclonev_lcell_comb \Mux1~29 (
// Equation(s):
// \Mux1~29_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a118  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a117 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a119 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a118  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a117 )))) # (\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a119  & ((\data_out_sel[0]~input_o )))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a118  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a116  & ( (!\data_out_sel[1]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a117  & \data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a119 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a118  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a116  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a117 ))) # (\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a119 )))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a119 ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a117 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a118 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a116 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~29 .extended_lut = "off";
defparam \Mux1~29 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \Mux1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N48
cyclonev_lcell_comb \Mux1~30 (
// Equation(s):
// \Mux1~30_combout  = ( \Mux1~26_combout  & ( \Mux1~29_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\Mux1~27_combout )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\Mux1~28_combout ))) ) ) ) # ( 
// !\Mux1~26_combout  & ( \Mux1~29_combout  & ( (!\data_out_sel[5]~input_o  & (((\Mux1~27_combout  & \data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\Mux1~28_combout ))) ) ) ) # ( \Mux1~26_combout  & ( 
// !\Mux1~29_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\Mux1~27_combout )))) # (\data_out_sel[5]~input_o  & (\Mux1~28_combout  & ((!\data_out_sel[4]~input_o )))) ) ) ) # ( !\Mux1~26_combout  & ( !\Mux1~29_combout  & ( 
// (!\data_out_sel[5]~input_o  & (((\Mux1~27_combout  & \data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (\Mux1~28_combout  & ((!\data_out_sel[4]~input_o )))) ) ) )

	.dataa(!\Mux1~28_combout ),
	.datab(!\Mux1~27_combout ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\Mux1~26_combout ),
	.dataf(!\Mux1~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~30 .extended_lut = "off";
defparam \Mux1~30 .lut_mask = 64'h0530F530053FF53F;
defparam \Mux1~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N36
cyclonev_lcell_comb \Mux1~32 (
// Equation(s):
// \Mux1~32_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a90  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a89 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a91 )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a90  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )))) 
// # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a89 )) # (\data_out_sel[1]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a91 ))))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a90  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a89 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a91 ))))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a90  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a88  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a89 )) # (\data_out_sel[1]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a91 ))))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a89 ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a91 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a90 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a88 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~32 .extended_lut = "off";
defparam \Mux1~32 .lut_mask = 64'h110511AFBB05BBAF;
defparam \Mux1~32 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \MEM2|mem_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[143]~input_o ,\data_in[142]~input_o ,\data_in[141]~input_o ,\data_in[140]~input_o ,\data_in[139]~input_o ,\data_in[138]~input_o ,\data_in[137]~input_o ,\data_in[136]~input_o ,\data_in[135]~input_o ,\data_in[134]~input_o ,\data_in[133]~input_o ,
\data_in[132]~input_o ,\data_in[131]~input_o ,\data_in[130]~input_o ,\data_in[129]~input_o ,\data_in[128]~input_o ,\data_in[127]~input_o ,\data_in[126]~input_o ,\data_in[125]~input_o ,\data_in[124]~input_o ,\data_in[123]~input_o ,\data_in[122]~input_o ,
\data_in[121]~input_o ,\data_in[120]~input_o ,\data_in[111]~input_o ,\data_in[110]~input_o ,\data_in[109]~input_o ,\data_in[108]~input_o ,\data_in[107]~input_o ,\data_in[106]~input_o ,\data_in[105]~input_o ,\data_in[104]~input_o ,\data_in[95]~input_o ,
\data_in[94]~input_o ,\data_in[93]~input_o ,\data_in[92]~input_o ,\data_in[79]~input_o ,\data_in[78]~input_o ,\data_in[77]~input_o ,\data_in[76]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM2|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 8;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 40;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 76;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 255;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 150;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 200;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 8;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 40;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 76;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 255;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 150;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 200;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N45
cyclonev_lcell_comb \Mux1~33 (
// Equation(s):
// \Mux1~33_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a105  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a106 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a107 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a105  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o ) # 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a106 )))) # (\data_out_sel[0]~input_o  & (\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a107 ))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a105  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[0]~input_o  & (\data_out_sel[1]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a106 )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o ) # 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a107 )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a105  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a104  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a106 ))) # (\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a107 )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a107 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a106 ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a105 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a104 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~33 .extended_lut = "off";
defparam \Mux1~33 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N18
cyclonev_lcell_comb \Mux1~34 (
// Equation(s):
// \Mux1~34_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a122  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a123  & ( ((!\data_out_sel[0]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a120 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a121 ))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a122  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a123  & ( (!\data_out_sel[0]~input_o  & 
// (((\MEM2|mem_rtl_0|auto_generated|ram_block1a120  & !\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a121 ))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a122  
// & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a123  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a120 )))) # (\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a121  & 
// ((!\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a122  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a123  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a120 
// ))) # (\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a121 )))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a121 ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a120 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a122 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a123 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~34 .extended_lut = "off";
defparam \Mux1~34 .lut_mask = 64'h350035F0350F35FF;
defparam \Mux1~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N0
cyclonev_lcell_comb \Mux1~31 (
// Equation(s):
// \Mux1~31_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a72  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a73  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a74 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a75 )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a72  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a73  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a74  & ((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a75 )))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a72  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a73  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a74 ))) # (\data_out_sel[0]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a75  & 
// \data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a72  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a73  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a74 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a75 ))))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a74 ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a72 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a73 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~31 .extended_lut = "off";
defparam \Mux1~31 .lut_mask = 64'h0053F0530F53FF53;
defparam \Mux1~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y16_N27
cyclonev_lcell_comb \Mux1~35 (
// Equation(s):
// \Mux1~35_combout  = ( \Mux1~31_combout  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & (\Mux1~32_combout )) # (\data_out_sel[5]~input_o  & ((\Mux1~34_combout ))) ) ) ) # ( !\Mux1~31_combout  & ( \data_out_sel[4]~input_o  & ( 
// (!\data_out_sel[5]~input_o  & (\Mux1~32_combout )) # (\data_out_sel[5]~input_o  & ((\Mux1~34_combout ))) ) ) ) # ( \Mux1~31_combout  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\Mux1~33_combout ) ) ) ) # ( !\Mux1~31_combout  & ( 
// !\data_out_sel[4]~input_o  & ( (\data_out_sel[5]~input_o  & \Mux1~33_combout ) ) ) )

	.dataa(!\Mux1~32_combout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\Mux1~33_combout ),
	.datad(!\Mux1~34_combout ),
	.datae(!\Mux1~31_combout ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~35 .extended_lut = "off";
defparam \Mux1~35 .lut_mask = 64'h0303CFCF44774477;
defparam \Mux1~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N18
cyclonev_lcell_comb \Mux1~39 (
// Equation(s):
// \Mux1~39_combout  = ( \data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a111 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a127 ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[4]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a95 ) ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a111 )) # (\data_out_sel[4]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a127 ))) ) ) ) # ( 
// !\data_out_sel[5]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a79  & ( (\data_out_sel[4]~input_o  & \MEM2|mem_rtl_0|auto_generated|ram_block1a95 ) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a111 ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a127 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a95 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~39 .extended_lut = "off";
defparam \Mux1~39 .lut_mask = 64'h000F5353F0FF5353;
defparam \Mux1~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N42
cyclonev_lcell_comb \Mux1~38 (
// Equation(s):
// \Mux1~38_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a93  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a125 ) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a93  & ( 
// \data_out_sel[4]~input_o  & ( (\MEM2|mem_rtl_0|auto_generated|ram_block1a125  & \data_out_sel[5]~input_o ) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a93  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a77 ))) # (\data_out_sel[5]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a109 )) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a93  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a77 ))) # (\data_out_sel[5]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a109 )) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a125 ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a109 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a77 ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a93 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~38 .extended_lut = "off";
defparam \Mux1~38 .lut_mask = 64'h03F303F30505F5F5;
defparam \Mux1~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N6
cyclonev_lcell_comb \Mux1~37 (
// Equation(s):
// \Mux1~37_combout  = ( \data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[4]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a110 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a126 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[4]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a94 ) ) ) ) # ( \data_out_sel[5]~input_o  
// & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[4]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a110 ))) # (\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a126 )) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a78  & ( (\MEM2|mem_rtl_0|auto_generated|ram_block1a94  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a126 ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a94 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a110 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~37 .extended_lut = "off";
defparam \Mux1~37 .lut_mask = 64'h030305F5F3F305F5;
defparam \Mux1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N0
cyclonev_lcell_comb \Mux1~36 (
// Equation(s):
// \Mux1~36_combout  = ( \data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( (!\data_out_sel[4]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a108 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a124 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( (!\data_out_sel[4]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a92 ) ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( (!\data_out_sel[4]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a108 ))) # (\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a124 
// )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( (\MEM2|mem_rtl_0|auto_generated|ram_block1a92  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a92 ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a124 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a108 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~36 .extended_lut = "off";
defparam \Mux1~36 .lut_mask = 64'h050503F3F5F503F3;
defparam \Mux1~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y14_N54
cyclonev_lcell_comb \Mux1~40 (
// Equation(s):
// \Mux1~40_combout  = ( \Mux1~36_combout  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & ((\Mux1~37_combout ))) # (\data_out_sel[0]~input_o  & (\Mux1~39_combout )) ) ) ) # ( !\Mux1~36_combout  & ( \data_out_sel[1]~input_o  & ( 
// (!\data_out_sel[0]~input_o  & ((\Mux1~37_combout ))) # (\data_out_sel[0]~input_o  & (\Mux1~39_combout )) ) ) ) # ( \Mux1~36_combout  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o ) # (\Mux1~38_combout ) ) ) ) # ( !\Mux1~36_combout  & ( 
// !\data_out_sel[1]~input_o  & ( (\Mux1~38_combout  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\Mux1~39_combout ),
	.datab(!\Mux1~38_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux1~37_combout ),
	.datae(!\Mux1~36_combout ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~40 .extended_lut = "off";
defparam \Mux1~40 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux1~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y16_N24
cyclonev_lcell_comb \Mux1~41 (
// Equation(s):
// \Mux1~41_combout  = ( \data_out_sel[2]~input_o  & ( \Mux1~40_combout  & ( (\Mux1~30_combout ) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \Mux1~40_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux1~25_combout )) # 
// (\data_out_sel[3]~input_o  & ((\Mux1~35_combout ))) ) ) ) # ( \data_out_sel[2]~input_o  & ( !\Mux1~40_combout  & ( (!\data_out_sel[3]~input_o  & \Mux1~30_combout ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\Mux1~40_combout  & ( (!\data_out_sel[3]~input_o  
// & (\Mux1~25_combout )) # (\data_out_sel[3]~input_o  & ((\Mux1~35_combout ))) ) ) )

	.dataa(!\Mux1~25_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux1~30_combout ),
	.datad(!\Mux1~35_combout ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\Mux1~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~41 .extended_lut = "off";
defparam \Mux1~41 .lut_mask = 64'h44770C0C44773F3F;
defparam \Mux1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N36
cyclonev_lcell_comb \Mux1~59 (
// Equation(s):
// \Mux1~59_combout  = ( \data_out_sel[3]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a178  & ( (!\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a186 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a187 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a178  & ( (!\data_out_sel[0]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a179 ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a178  & ( (!\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a186 )) # (\data_out_sel[0]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a187 ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a178  & ( (\data_out_sel[0]~input_o  & \MEM2|mem_rtl_0|auto_generated|ram_block1a179 ) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a186 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a187 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a179 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a178 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~59 .extended_lut = "off";
defparam \Mux1~59 .lut_mask = 64'h00334747CCFF4747;
defparam \Mux1~59 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \MEM2|mem_rtl_0|auto_generated|ram_block1a144 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[189]~input_o ,\data_in[188]~input_o ,\data_in[185]~input_o ,\data_in[184]~input_o ,\data_in[181]~input_o ,\data_in[180]~input_o ,\data_in[177]~input_o ,\data_in[176]~input_o ,\data_in[175]~input_o ,\data_in[174]~input_o ,\data_in[173]~input_o ,
\data_in[172]~input_o ,\data_in[171]~input_o ,\data_in[170]~input_o ,\data_in[169]~input_o ,\data_in[168]~input_o ,\data_in[167]~input_o ,\data_in[166]~input_o ,\data_in[165]~input_o ,\data_in[164]~input_o ,\data_in[163]~input_o ,\data_in[162]~input_o ,
\data_in[161]~input_o ,\data_in[160]~input_o ,\data_in[159]~input_o ,\data_in[158]~input_o ,\data_in[157]~input_o ,\data_in[156]~input_o ,\data_in[155]~input_o ,\data_in[154]~input_o ,\data_in[153]~input_o ,\data_in[152]~input_o ,\data_in[151]~input_o ,
\data_in[150]~input_o ,\data_in[149]~input_o ,\data_in[148]~input_o ,\data_in[147]~input_o ,\data_in[146]~input_o ,\data_in[145]~input_o ,\data_in[144]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM2|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .logical_ram_name = "single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "old";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_a_address_width = 8;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_a_data_width = 40;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_a_first_bit_number = 144;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_a_last_address = 255;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 150;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_width = 200;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_b_address_clock = "clock0";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_b_address_width = 8;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_b_data_width = 40;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_b_first_bit_number = 144;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_b_last_address = 255;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 150;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_width = 200;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock0";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a144 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N24
cyclonev_lcell_comb \Mux1~57 (
// Equation(s):
// \Mux1~57_combout  = ( \data_out_sel[0]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a184  & ( (!\data_out_sel[3]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a177 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a185 )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a184  & ( (\data_out_sel[3]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a176 ) ) ) ) # ( \data_out_sel[0]~input_o 
//  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a184  & ( (!\data_out_sel[3]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a177 ))) # (\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a185 )) ) ) ) # ( !\data_out_sel[0]~input_o 
//  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a184  & ( (\MEM2|mem_rtl_0|auto_generated|ram_block1a176  & !\data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a176 ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a185 ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a177 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a184 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~57 .extended_lut = "off";
defparam \Mux1~57 .lut_mask = 64'h55000F3355FF0F33;
defparam \Mux1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N0
cyclonev_lcell_comb \Mux1~58 (
// Equation(s):
// \Mux1~58_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a180  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a189  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a188 )))) # 
// (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a181 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a180  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a189  & ( (!\data_out_sel[0]~input_o  & 
// (((\MEM2|mem_rtl_0|auto_generated|ram_block1a188  & \data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a181 ))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a180  & 
// ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a189  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a188 )))) # (\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a181  & 
// ((!\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a180  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a189  & ( (!\data_out_sel[0]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a188  & \data_out_sel[3]~input_o 
// )))) # (\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a181  & ((!\data_out_sel[3]~input_o )))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a181 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a188 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a180 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a189 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~58 .extended_lut = "off";
defparam \Mux1~58 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \Mux1~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N12
cyclonev_lcell_comb \Mux1~60 (
// Equation(s):
// \Mux1~60_combout  = ( \data_out_sel[3]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a190 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a191 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[0]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a183 ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[0]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a190 )) # (\data_out_sel[0]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a191 ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a182  & ( (\data_out_sel[0]~input_o  & \MEM2|mem_rtl_0|auto_generated|ram_block1a183 ) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a190 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a191 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a183 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a182 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~60 .extended_lut = "off";
defparam \Mux1~60 .lut_mask = 64'h00334747CCFF4747;
defparam \Mux1~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N48
cyclonev_lcell_comb \Mux1~61 (
// Equation(s):
// \Mux1~61_combout  = ( \Mux1~58_combout  & ( \Mux1~60_combout  & ( ((!\data_out_sel[1]~input_o  & ((\Mux1~57_combout ))) # (\data_out_sel[1]~input_o  & (\Mux1~59_combout ))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\Mux1~58_combout  & ( \Mux1~60_combout  & 
// ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & ((\Mux1~57_combout ))) # (\data_out_sel[1]~input_o  & (\Mux1~59_combout )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )))) ) ) ) # ( \Mux1~58_combout  & ( !\Mux1~60_combout  
// & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & ((\Mux1~57_combout ))) # (\data_out_sel[1]~input_o  & (\Mux1~59_combout )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o )))) ) ) ) # ( !\Mux1~58_combout  & ( 
// !\Mux1~60_combout  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & ((\Mux1~57_combout ))) # (\data_out_sel[1]~input_o  & (\Mux1~59_combout )))) ) ) )

	.dataa(!\Mux1~59_combout ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\Mux1~57_combout ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\Mux1~58_combout ),
	.dataf(!\Mux1~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~61 .extended_lut = "off";
defparam \Mux1~61 .lut_mask = 64'h0C443F440C773F77;
defparam \Mux1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N0
cyclonev_lcell_comb \Mux1~47 (
// Equation(s):
// \Mux1~47_combout  = ( \data_out_sel[2]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( (!\data_out_sel[3]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a148 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a156 )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( (!\data_out_sel[3]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a152 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( (!\data_out_sel[3]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a148 ))) # (\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a156 
// )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a144~portbdataout  & ( (\MEM2|mem_rtl_0|auto_generated|ram_block1a152  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a152 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a156 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a148 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a144~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~47 .extended_lut = "off";
defparam \Mux1~47 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Mux1~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N12
cyclonev_lcell_comb \Mux1~49 (
// Equation(s):
// \Mux1~49_combout  = ( \data_out_sel[2]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a145  & ( (!\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a149 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a157 ))) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a145  & ( (!\data_out_sel[3]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a153 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a145  & ( (!\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a149 )) # (\data_out_sel[3]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a157 ))) ) ) ) # ( 
// !\data_out_sel[2]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a145  & ( (\data_out_sel[3]~input_o  & \MEM2|mem_rtl_0|auto_generated|ram_block1a153 ) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a149 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a157 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a153 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a145 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~49 .extended_lut = "off";
defparam \Mux1~49 .lut_mask = 64'h00334747CCFF4747;
defparam \Mux1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N36
cyclonev_lcell_comb \Mux1~48 (
// Equation(s):
// \Mux1~48_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a154  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a158  & ( ((!\data_out_sel[2]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a146 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a150 ))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a154  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a158  & ( (!\data_out_sel[2]~input_o  & (!\data_out_sel[3]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a146 )))) # (\data_out_sel[2]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a150 )) # (\data_out_sel[3]~input_o ))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a154  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a158  & ( (!\data_out_sel[2]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a146 )) # (\data_out_sel[3]~input_o ))) # (\data_out_sel[2]~input_o  & (!\data_out_sel[3]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a150 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a154  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a158  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a146 ))) # (\data_out_sel[2]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a150 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a150 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a146 ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a154 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a158 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~48 .extended_lut = "off";
defparam \Mux1~48 .lut_mask = 64'h048C26AE159D37BF;
defparam \Mux1~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N48
cyclonev_lcell_comb \Mux1~50 (
// Equation(s):
// \Mux1~50_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a147  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a159  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o ) # ((\MEM2|mem_rtl_0|auto_generated|ram_block1a155 )))) # 
// (\data_out_sel[2]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a151 )) # (\data_out_sel[3]~input_o ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a147  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a159  & ( (!\data_out_sel[2]~input_o  & 
// (\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a155 ))) # (\data_out_sel[2]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a151 )) # (\data_out_sel[3]~input_o ))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a147  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a159  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o ) # ((\MEM2|mem_rtl_0|auto_generated|ram_block1a155 )))) # (\data_out_sel[2]~input_o  & (!\data_out_sel[3]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a151 )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a147  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a159  & ( (!\data_out_sel[2]~input_o  & (\data_out_sel[3]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a155 ))) # (\data_out_sel[2]~input_o  & (!\data_out_sel[3]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a151 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a155 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a151 ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a147 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a159 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~50 .extended_lut = "off";
defparam \Mux1~50 .lut_mask = 64'h02468ACE13579BDF;
defparam \Mux1~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N54
cyclonev_lcell_comb \Mux1~51 (
// Equation(s):
// \Mux1~51_combout  = ( \Mux1~48_combout  & ( \Mux1~50_combout  & ( ((!\data_out_sel[0]~input_o  & (\Mux1~47_combout )) # (\data_out_sel[0]~input_o  & ((\Mux1~49_combout )))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\Mux1~48_combout  & ( \Mux1~50_combout  & 
// ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux1~47_combout )) # (\data_out_sel[0]~input_o  & ((\Mux1~49_combout ))))) # (\data_out_sel[1]~input_o  & (\data_out_sel[0]~input_o )) ) ) ) # ( \Mux1~48_combout  & ( !\Mux1~50_combout  & ( 
// (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux1~47_combout )) # (\data_out_sel[0]~input_o  & ((\Mux1~49_combout ))))) # (\data_out_sel[1]~input_o  & (!\data_out_sel[0]~input_o )) ) ) ) # ( !\Mux1~48_combout  & ( !\Mux1~50_combout  & ( 
// (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\Mux1~47_combout )) # (\data_out_sel[0]~input_o  & ((\Mux1~49_combout ))))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\Mux1~47_combout ),
	.datad(!\Mux1~49_combout ),
	.datae(!\Mux1~48_combout ),
	.dataf(!\Mux1~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~51 .extended_lut = "off";
defparam \Mux1~51 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux1~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N27
cyclonev_lcell_comb \Mux1~43 (
// Equation(s):
// \Mux1~43_combout  = ( \data_out_sel[2]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a134  & ( (!\data_out_sel[3]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a142 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM2|mem_rtl_0|auto_generated|ram_block1a134  & ( (!\data_out_sel[3]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a130 ))) # (\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a138 )) ) ) ) # ( \data_out_sel[2]~input_o  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a134  & ( (\MEM2|mem_rtl_0|auto_generated|ram_block1a142  & \data_out_sel[3]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a134  & ( (!\data_out_sel[3]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a130 ))) # (\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a138 )) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a138 ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a142 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a130 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~43 .extended_lut = "off";
defparam \Mux1~43 .lut_mask = 64'h05F5030305F5F3F3;
defparam \Mux1~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N6
cyclonev_lcell_comb \Mux1~45 (
// Equation(s):
// \Mux1~45_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a135  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a139 )) # 
// (\data_out_sel[2]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a143 )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a135  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o 
// )) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a139 ))) # (\data_out_sel[2]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a143  & \data_out_sel[3]~input_o )))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a135  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[2]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a139  & ((\data_out_sel[3]~input_o )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o ) # 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a143 )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a135  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a131  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a139 )) # (\data_out_sel[2]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a143 ))))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a139 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a143 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a135 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a131 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~45 .extended_lut = "off";
defparam \Mux1~45 .lut_mask = 64'h00473347CC47FF47;
defparam \Mux1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N30
cyclonev_lcell_comb \Mux1~44 (
// Equation(s):
// \Mux1~44_combout  = ( \data_out_sel[2]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[3]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a141 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM2|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[3]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a129 ))) # (\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a137 )) ) ) ) # ( \data_out_sel[2]~input_o  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a133  & ( (\data_out_sel[3]~input_o  & \MEM2|mem_rtl_0|auto_generated|ram_block1a141 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[3]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a129 ))) # (\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a137 )) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a137 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a129 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a141 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~44 .extended_lut = "off";
defparam \Mux1~44 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \Mux1~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N18
cyclonev_lcell_comb \Mux1~42 (
// Equation(s):
// \Mux1~42_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a136  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a128  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a132 )) # 
// (\data_out_sel[3]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a140 )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a136  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a128  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o 
// )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a132 )) # (\data_out_sel[3]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a140 ))))) ) ) ) # ( 
// \MEM2|mem_rtl_0|auto_generated|ram_block1a136  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a128  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a132 )) # (\data_out_sel[3]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a140 ))))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a136  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a128  & ( 
// (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a132 )) # (\data_out_sel[3]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a140 ))))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a132 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a140 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a136 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a128 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~42 .extended_lut = "off";
defparam \Mux1~42 .lut_mask = 64'h110311CFDD03DDCF;
defparam \Mux1~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y18_N12
cyclonev_lcell_comb \Mux1~46 (
// Equation(s):
// \Mux1~46_combout  = ( \data_out_sel[1]~input_o  & ( \Mux1~42_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux1~43_combout )) # (\data_out_sel[0]~input_o  & ((\Mux1~45_combout ))) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux1~42_combout  & ( 
// (!\data_out_sel[0]~input_o ) # (\Mux1~44_combout ) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux1~42_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux1~43_combout )) # (\data_out_sel[0]~input_o  & ((\Mux1~45_combout ))) ) ) ) # ( !\data_out_sel[1]~input_o  
// & ( !\Mux1~42_combout  & ( (\data_out_sel[0]~input_o  & \Mux1~44_combout ) ) ) )

	.dataa(!\Mux1~43_combout ),
	.datab(!\Mux1~45_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux1~44_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux1~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~46 .extended_lut = "off";
defparam \Mux1~46 .lut_mask = 64'h000F5353F0FF5353;
defparam \Mux1~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N6
cyclonev_lcell_comb \Mux1~53 (
// Equation(s):
// \Mux1~53_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a161  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a165  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[2]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a163 )) # 
// (\data_out_sel[2]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a167 )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a161  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a165  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a163  & (\data_out_sel[1]~input_o ))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a167 )))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a161  & 
// ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a165  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a163 ))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o  & 
// \MEM2|mem_rtl_0|auto_generated|ram_block1a167 )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a161  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a165  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a163 )) # (\data_out_sel[2]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a167 ))))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a163 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a167 ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a161 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a165 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~53 .extended_lut = "off";
defparam \Mux1~53 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y10_N0
cyclonev_lcell_comb \Mux1~54 (
// Equation(s):
// \Mux1~54_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a170  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a172  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[2]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a168 )))) # 
// (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o )) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a174 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a170  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a172  & ( (!\data_out_sel[1]~input_o  
// & (((\data_out_sel[2]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a168 )))) # (\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a174  & ((\data_out_sel[2]~input_o )))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a170  
// & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a172  & ( (!\data_out_sel[1]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a168  & !\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[2]~input_o )) # 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a174 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a170  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a172  & ( (!\data_out_sel[1]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a168  & 
// !\data_out_sel[2]~input_o )))) # (\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a174  & ((\data_out_sel[2]~input_o )))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a174 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a168 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a170 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a172 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~54 .extended_lut = "off";
defparam \Mux1~54 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \Mux1~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N42
cyclonev_lcell_comb \Mux1~55 (
// Equation(s):
// \Mux1~55_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a171  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a173 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a175 )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a171  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o 
// )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a173 )) # (\data_out_sel[1]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a175 ))))) ) ) ) # ( 
// \MEM2|mem_rtl_0|auto_generated|ram_block1a171  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a173 )) # (\data_out_sel[1]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a175 ))))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a171  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a169  & ( 
// (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a173 )) # (\data_out_sel[1]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a175 ))))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a173 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a175 ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a171 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a169 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~55 .extended_lut = "off";
defparam \Mux1~55 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux1~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N30
cyclonev_lcell_comb \Mux1~52 (
// Equation(s):
// \Mux1~52_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a166  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a162 ))) # 
// (\data_out_sel[2]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a164 ) # (\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a166  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[2]~input_o  & 
// (((!\data_out_sel[1]~input_o )) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a162 ))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM2|mem_rtl_0|auto_generated|ram_block1a164 )))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a166  
// & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[2]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a162  & (\data_out_sel[1]~input_o ))) # (\data_out_sel[2]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a164 ) # 
// (\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a166  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a160  & ( (!\data_out_sel[2]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a162  & (\data_out_sel[1]~input_o ))) 
// # (\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM2|mem_rtl_0|auto_generated|ram_block1a164 )))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a162 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a164 ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a166 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a160 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~52 .extended_lut = "off";
defparam \Mux1~52 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux1~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N18
cyclonev_lcell_comb \Mux1~56 (
// Equation(s):
// \Mux1~56_combout  = ( \data_out_sel[3]~input_o  & ( \Mux1~52_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux1~54_combout )) # (\data_out_sel[0]~input_o  & ((\Mux1~55_combout ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux1~52_combout  & ( 
// (!\data_out_sel[0]~input_o ) # (\Mux1~53_combout ) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux1~52_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux1~54_combout )) # (\data_out_sel[0]~input_o  & ((\Mux1~55_combout ))) ) ) ) # ( !\data_out_sel[3]~input_o  
// & ( !\Mux1~52_combout  & ( (\Mux1~53_combout  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\Mux1~53_combout ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\Mux1~54_combout ),
	.datad(!\Mux1~55_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux1~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~56 .extended_lut = "off";
defparam \Mux1~56 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \Mux1~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N54
cyclonev_lcell_comb \Mux1~62 (
// Equation(s):
// \Mux1~62_combout  = ( \Mux1~46_combout  & ( \Mux1~56_combout  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & ((\Mux1~51_combout ))) # (\data_out_sel[5]~input_o  & (\Mux1~61_combout ))) ) ) ) # ( !\Mux1~46_combout  & ( \Mux1~56_combout  
// & ( (!\data_out_sel[5]~input_o  & (((\Mux1~51_combout  & \data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\Mux1~61_combout ))) ) ) ) # ( \Mux1~46_combout  & ( !\Mux1~56_combout  & ( (!\data_out_sel[5]~input_o 
//  & (((!\data_out_sel[4]~input_o ) # (\Mux1~51_combout )))) # (\data_out_sel[5]~input_o  & (\Mux1~61_combout  & ((\data_out_sel[4]~input_o )))) ) ) ) # ( !\Mux1~46_combout  & ( !\Mux1~56_combout  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o 
//  & ((\Mux1~51_combout ))) # (\data_out_sel[5]~input_o  & (\Mux1~61_combout )))) ) ) )

	.dataa(!\Mux1~61_combout ),
	.datab(!\Mux1~51_combout ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\Mux1~46_combout ),
	.dataf(!\Mux1~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~62 .extended_lut = "off";
defparam \Mux1~62 .lut_mask = 64'h0035F0350F35FF35;
defparam \Mux1~62 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \MEM2|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[63]~input_o ,\data_in[62]~input_o ,\data_in[61]~input_o ,\data_in[59]~input_o ,\data_in[58]~input_o ,\data_in[57]~input_o ,\data_in[55]~input_o ,\data_in[53]~input_o ,\data_in[51]~input_o ,\data_in[49]~input_o ,\data_in[47]~input_o ,\data_in[46]~input_o ,
\data_in[45]~input_o ,\data_in[43]~input_o ,\data_in[42]~input_o ,\data_in[41]~input_o ,\data_in[39]~input_o ,\data_in[37]~input_o ,\data_in[35]~input_o ,\data_in[33]~input_o ,\data_in[31]~input_o ,\data_in[30]~input_o ,\data_in[29]~input_o ,\data_in[27]~input_o ,
\data_in[26]~input_o ,\data_in[25]~input_o ,\data_in[23]~input_o ,\data_in[21]~input_o ,\data_in[19]~input_o ,\data_in[17]~input_o ,\data_in[15]~input_o ,\data_in[14]~input_o ,\data_in[13]~input_o ,\data_in[11]~input_o ,\data_in[10]~input_o ,\data_in[9]~input_o ,
\data_in[7]~input_o ,\data_in[5]~input_o ,\data_in[3]~input_o ,\data_in[1]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM2|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "single_clk_ram:MEM2|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 40;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 150;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 200;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 40;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 150;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 200;
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \MEM2|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N18
cyclonev_lcell_comb \Mux1~18 (
// Equation(s):
// \Mux1~18_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a47  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a39  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a55 )) # 
// (\data_out_sel[3]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a63 )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a47  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a39  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o )))) 
// # (\data_out_sel[4]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a55 )) # (\data_out_sel[3]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a63 ))))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a47  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a39  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[3]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a55 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a63 ))))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a47  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a39  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[3]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a55 )) # (\data_out_sel[3]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a63 ))))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a55 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a47 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a39 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~18 .extended_lut = "off";
defparam \Mux1~18 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N0
cyclonev_lcell_comb \Mux1~15 (
// Equation(s):
// \Mux1~15_combout  = ( \data_out_sel[3]~input_o  & ( \data_out_sel[4]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a27  ) ) ) # ( !\data_out_sel[3]~input_o  & ( \data_out_sel[4]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a19  ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\data_out_sel[4]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a11  ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\data_out_sel[4]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a3  ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~15 .extended_lut = "off";
defparam \Mux1~15 .lut_mask = 64'h55550F0F00FF3333;
defparam \Mux1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N6
cyclonev_lcell_comb \Mux1~16 (
// Equation(s):
// \Mux1~16_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a51  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a43 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a59 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a51  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o ) # 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a43 )))) # (\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a59  & (\data_out_sel[3]~input_o ))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a51  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[3]~input_o  & \MEM2|mem_rtl_0|auto_generated|ram_block1a43 )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o )) # 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a59 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a51  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a35  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a43 ))) # (\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a59 )))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a59 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a51 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a35 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~16 .extended_lut = "off";
defparam \Mux1~16 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N12
cyclonev_lcell_comb \Mux1~17 (
// Equation(s):
// \Mux1~17_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a15  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a23 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a15  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[3]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a23 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a15  & ( !\data_out_sel[4]~input_o  & ( (\data_out_sel[3]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a7 ) ) ) ) # ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a15  & ( !\data_out_sel[4]~input_o  & ( (\MEM2|mem_rtl_0|auto_generated|ram_block1a7  & !\data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a15 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~17 .extended_lut = "off";
defparam \Mux1~17 .lut_mask = 64'h50505F5F303F303F;
defparam \Mux1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N54
cyclonev_lcell_comb \Mux1~19 (
// Equation(s):
// \Mux1~19_combout  = ( \data_out_sel[5]~input_o  & ( \Mux1~17_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux1~16_combout ))) # (\data_out_sel[2]~input_o  & (\Mux1~18_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux1~17_combout  & ( 
// (\Mux1~15_combout ) # (\data_out_sel[2]~input_o ) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux1~17_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux1~16_combout ))) # (\data_out_sel[2]~input_o  & (\Mux1~18_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\Mux1~17_combout  & ( (!\data_out_sel[2]~input_o  & \Mux1~15_combout ) ) ) )

	.dataa(!\Mux1~18_combout ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\Mux1~15_combout ),
	.datad(!\Mux1~16_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux1~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~19 .extended_lut = "off";
defparam \Mux1~19 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \Mux1~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y25_N0
cyclonev_lcell_comb \Mux1~10 (
// Equation(s):
// \Mux1~10_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a49  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a33 )))) # 
// (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a17 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a49  & ( 
// (!\data_out_sel[4]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a33  & \data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a17 ))) ) ) ) # ( 
// \MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a49  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a33 )))) # (\data_out_sel[4]~input_o  
// & (\MEM2|mem_rtl_0|auto_generated|ram_block1a17  & ((!\data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a49  & ( (!\data_out_sel[4]~input_o  & 
// (((\MEM2|mem_rtl_0|auto_generated|ram_block1a33  & \data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a17  & ((!\data_out_sel[5]~input_o )))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a33 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a49 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~10 .extended_lut = "off";
defparam \Mux1~10 .lut_mask = 64'h0530F530053FF53F;
defparam \Mux1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y25_N42
cyclonev_lcell_comb \Mux1~12 (
// Equation(s):
// \Mux1~12_combout  = ( \data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a41  & ( (!\data_out_sel[4]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a57 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM2|mem_rtl_0|auto_generated|ram_block1a41  & ( (!\data_out_sel[4]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a9 ))) # (\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a25 )) ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a41  & ( (\MEM2|mem_rtl_0|auto_generated|ram_block1a57  & \data_out_sel[4]~input_o ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a41  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a9 ))) # (\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a25 )) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a57 ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a41 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~12 .extended_lut = "off";
defparam \Mux1~12 .lut_mask = 64'h03F3050503F3F5F5;
defparam \Mux1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y25_N36
cyclonev_lcell_comb \Mux1~11 (
// Equation(s):
// \Mux1~11_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a5  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a21 ))) # 
// (\data_out_sel[5]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a53 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a5  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )))) # 
// (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a21 ))) # (\data_out_sel[5]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a53 )))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a5  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a37  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a21 ))) # (\data_out_sel[5]~input_o 
//  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a53 )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a5  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a37  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a21 ))) # (\data_out_sel[5]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a53 )))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a53 ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a37 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~11 .extended_lut = "off";
defparam \Mux1~11 .lut_mask = 64'h0305F30503F5F3F5;
defparam \Mux1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y25_N18
cyclonev_lcell_comb \Mux1~13 (
// Equation(s):
// \Mux1~13_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a61  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a29  & ( ((!\data_out_sel[5]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a13 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a45 )))) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a61  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a13 ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & \MEM2|mem_rtl_0|auto_generated|ram_block1a45 )))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a61  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[5]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a13  & (!\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a45 ) # 
// (\data_out_sel[4]~input_o )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a61  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a13 )) # 
// (\data_out_sel[5]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a45 ))))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a45 ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a61 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~13 .extended_lut = "off";
defparam \Mux1~13 .lut_mask = 64'h407043734C7C4F7F;
defparam \Mux1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y25_N54
cyclonev_lcell_comb \Mux1~14 (
// Equation(s):
// \Mux1~14_combout  = ( \Mux1~11_combout  & ( \Mux1~13_combout  & ( ((!\data_out_sel[3]~input_o  & (\Mux1~10_combout )) # (\data_out_sel[3]~input_o  & ((\Mux1~12_combout )))) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\Mux1~11_combout  & ( \Mux1~13_combout  & 
// ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux1~10_combout )) # (\data_out_sel[3]~input_o  & ((\Mux1~12_combout ))))) # (\data_out_sel[2]~input_o  & (\data_out_sel[3]~input_o )) ) ) ) # ( \Mux1~11_combout  & ( !\Mux1~13_combout  & ( 
// (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux1~10_combout )) # (\data_out_sel[3]~input_o  & ((\Mux1~12_combout ))))) # (\data_out_sel[2]~input_o  & (!\data_out_sel[3]~input_o )) ) ) ) # ( !\Mux1~11_combout  & ( !\Mux1~13_combout  & ( 
// (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o  & (\Mux1~10_combout )) # (\data_out_sel[3]~input_o  & ((\Mux1~12_combout ))))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux1~10_combout ),
	.datad(!\Mux1~12_combout ),
	.datae(!\Mux1~11_combout ),
	.dataf(!\Mux1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~14 .extended_lut = "off";
defparam \Mux1~14 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \Mux1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N36
cyclonev_lcell_comb \Mux1~6 (
// Equation(s):
// \Mux1~6_combout  = ( \MEM2|mem_rtl_0|auto_generated|ram_block1a50  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a22  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a54 ))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a50  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a22  & ( (!\data_out_sel[2]~input_o  & 
// (((\MEM2|mem_rtl_0|auto_generated|ram_block1a18  & !\data_out_sel[5]~input_o )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a54 ))) ) ) ) # ( \MEM2|mem_rtl_0|auto_generated|ram_block1a50  & 
// ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a22  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a18 )))) # (\data_out_sel[2]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a54  & 
// ((\data_out_sel[5]~input_o )))) ) ) ) # ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a50  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a22  & ( (!\data_out_sel[2]~input_o  & (((\MEM2|mem_rtl_0|auto_generated|ram_block1a18  & !\data_out_sel[5]~input_o )))) 
// # (\data_out_sel[2]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a54  & ((\data_out_sel[5]~input_o )))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a54 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM2|mem_rtl_0|auto_generated|ram_block1a50 ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~6 .extended_lut = "off";
defparam \Mux1~6 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \Mux1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N48
cyclonev_lcell_comb \Mux1~8 (
// Equation(s):
// \Mux1~8_combout  = ( \data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a30  & ( (!\data_out_sel[2]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a58 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a62 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a30  & ( (\MEM2|mem_rtl_0|auto_generated|ram_block1a26 ) # (\data_out_sel[2]~input_o ) ) ) ) # ( \data_out_sel[5]~input_o  & 
// ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a30  & ( (!\data_out_sel[2]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a58 ))) # (\data_out_sel[2]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a62 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a30  & ( (!\data_out_sel[2]~input_o  & \MEM2|mem_rtl_0|auto_generated|ram_block1a26 ) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a62 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a58 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~8 .extended_lut = "off";
defparam \Mux1~8 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \Mux1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N42
cyclonev_lcell_comb \Mux1~7 (
// Equation(s):
// \Mux1~7_combout  = ( \data_out_sel[2]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\data_out_sel[5]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a46 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM2|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\data_out_sel[5]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a10 )) # (\data_out_sel[5]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a42 ))) ) ) ) # ( \data_out_sel[2]~input_o  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a14  & ( (\MEM2|mem_rtl_0|auto_generated|ram_block1a46  & \data_out_sel[5]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a10 )) # (\data_out_sel[5]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a42 ))) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a46 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a42 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~7 .extended_lut = "off";
defparam \Mux1~7 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \Mux1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N30
cyclonev_lcell_comb \Mux1~5 (
// Equation(s):
// \Mux1~5_combout  = ( \data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a34  & ( (!\data_out_sel[2]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a38 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// \MEM2|mem_rtl_0|auto_generated|ram_block1a34  & ( (!\data_out_sel[2]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a2 ))) # (\data_out_sel[2]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a6 )) ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a34  & ( (\data_out_sel[2]~input_o  & \MEM2|mem_rtl_0|auto_generated|ram_block1a38 ) ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a34  & ( (!\data_out_sel[2]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a2 ))) # (\data_out_sel[2]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a6 )) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a38 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a34 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~5 .extended_lut = "off";
defparam \Mux1~5 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \Mux1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y26_N24
cyclonev_lcell_comb \Mux1~9 (
// Equation(s):
// \Mux1~9_combout  = ( \data_out_sel[3]~input_o  & ( \Mux1~5_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux1~7_combout ))) # (\data_out_sel[4]~input_o  & (\Mux1~8_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux1~5_combout  & ( 
// (!\data_out_sel[4]~input_o ) # (\Mux1~6_combout ) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux1~5_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux1~7_combout ))) # (\data_out_sel[4]~input_o  & (\Mux1~8_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// !\Mux1~5_combout  & ( (\Mux1~6_combout  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\Mux1~6_combout ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\Mux1~8_combout ),
	.datad(!\Mux1~7_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~9 .extended_lut = "off";
defparam \Mux1~9 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Mux1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N24
cyclonev_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = ( \data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[4]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a44 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a60 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[4]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a28 ) ) ) ) # ( \data_out_sel[5]~input_o  
// & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[4]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a44 ))) # (\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a60 )) ) ) ) # ( !\data_out_sel[5]~input_o  & 
// ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a12  & ( (\data_out_sel[4]~input_o  & \MEM2|mem_rtl_0|auto_generated|ram_block1a28 ) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a60 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a44 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~3 .extended_lut = "off";
defparam \Mux1~3 .lut_mask = 64'h030311DDCFCF11DD;
defparam \Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N6
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a32 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a48 ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\data_out_sel[4]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a16 ) ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a32 )) # (\data_out_sel[4]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a48 ))) ) 
// ) ) # ( !\data_out_sel[5]~input_o  & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\MEM2|mem_rtl_0|auto_generated|ram_block1a16  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a32 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a48 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N42
cyclonev_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = ( \data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a36 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM2|mem_rtl_0|auto_generated|ram_block1a52 ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[4]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a20 ) ) ) ) # ( \data_out_sel[5]~input_o  
// & ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a36 )) # (\data_out_sel[4]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a52 ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a4  & ( (\data_out_sel[4]~input_o  & \MEM2|mem_rtl_0|auto_generated|ram_block1a20 ) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM2|mem_rtl_0|auto_generated|ram_block1a36 ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a52 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~1 .extended_lut = "off";
defparam \Mux1~1 .lut_mask = 64'h00552727AAFF2727;
defparam \Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N18
cyclonev_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = ( \data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[4]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a40 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM2|mem_rtl_0|auto_generated|ram_block1a56 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM2|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[4]~input_o ) # (\MEM2|mem_rtl_0|auto_generated|ram_block1a24 ) ) ) ) # ( \data_out_sel[5]~input_o  & 
// ( !\MEM2|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[4]~input_o  & ((\MEM2|mem_rtl_0|auto_generated|ram_block1a40 ))) # (\data_out_sel[4]~input_o  & (\MEM2|mem_rtl_0|auto_generated|ram_block1a56 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// !\MEM2|mem_rtl_0|auto_generated|ram_block1a8  & ( (\MEM2|mem_rtl_0|auto_generated|ram_block1a24  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\MEM2|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM2|mem_rtl_0|auto_generated|ram_block1a56 ),
	.datad(!\MEM2|mem_rtl_0|auto_generated|ram_block1a40 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM2|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~2 .extended_lut = "off";
defparam \Mux1~2 .lut_mask = 64'h111103CFDDDD03CF;
defparam \Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N0
cyclonev_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = ( \data_out_sel[2]~input_o  & ( \Mux1~2_combout  & ( (!\data_out_sel[3]~input_o  & ((\Mux1~1_combout ))) # (\data_out_sel[3]~input_o  & (\Mux1~3_combout )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \Mux1~2_combout  & ( 
// (\data_out_sel[3]~input_o ) # (\Mux1~0_combout ) ) ) ) # ( \data_out_sel[2]~input_o  & ( !\Mux1~2_combout  & ( (!\data_out_sel[3]~input_o  & ((\Mux1~1_combout ))) # (\data_out_sel[3]~input_o  & (\Mux1~3_combout )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// !\Mux1~2_combout  & ( (\Mux1~0_combout  & !\data_out_sel[3]~input_o ) ) ) )

	.dataa(!\Mux1~3_combout ),
	.datab(!\Mux1~0_combout ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\Mux1~1_combout ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~4 .extended_lut = "off";
defparam \Mux1~4 .lut_mask = 64'h303005F53F3F05F5;
defparam \Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N12
cyclonev_lcell_comb \Mux1~20 (
// Equation(s):
// \Mux1~20_combout  = ( \data_out_sel[0]~input_o  & ( \Mux1~4_combout  & ( (!\data_out_sel[1]~input_o  & ((\Mux1~14_combout ))) # (\data_out_sel[1]~input_o  & (\Mux1~19_combout )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux1~4_combout  & ( 
// (!\data_out_sel[1]~input_o ) # (\Mux1~9_combout ) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux1~4_combout  & ( (!\data_out_sel[1]~input_o  & ((\Mux1~14_combout ))) # (\data_out_sel[1]~input_o  & (\Mux1~19_combout )) ) ) ) # ( !\data_out_sel[0]~input_o  & 
// ( !\Mux1~4_combout  & ( (\data_out_sel[1]~input_o  & \Mux1~9_combout ) ) ) )

	.dataa(!\Mux1~19_combout ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\Mux1~14_combout ),
	.datad(!\Mux1~9_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~20 .extended_lut = "off";
defparam \Mux1~20 .lut_mask = 64'h00331D1DCCFF1D1D;
defparam \Mux1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N24
cyclonev_lcell_comb \Mux1~68 (
// Equation(s):
// \Mux1~68_combout  = ( \Mux1~62_combout  & ( \Mux1~20_combout  & ( (!\data_out_sel[6]~input_o ) # ((!\data_out_sel[7]~input_o  & ((\Mux1~41_combout ))) # (\data_out_sel[7]~input_o  & (\Mux1~67_combout ))) ) ) ) # ( !\Mux1~62_combout  & ( \Mux1~20_combout  
// & ( (!\data_out_sel[6]~input_o  & (((!\data_out_sel[7]~input_o )))) # (\data_out_sel[6]~input_o  & ((!\data_out_sel[7]~input_o  & ((\Mux1~41_combout ))) # (\data_out_sel[7]~input_o  & (\Mux1~67_combout )))) ) ) ) # ( \Mux1~62_combout  & ( 
// !\Mux1~20_combout  & ( (!\data_out_sel[6]~input_o  & (((\data_out_sel[7]~input_o )))) # (\data_out_sel[6]~input_o  & ((!\data_out_sel[7]~input_o  & ((\Mux1~41_combout ))) # (\data_out_sel[7]~input_o  & (\Mux1~67_combout )))) ) ) ) # ( !\Mux1~62_combout  & 
// ( !\Mux1~20_combout  & ( (\data_out_sel[6]~input_o  & ((!\data_out_sel[7]~input_o  & ((\Mux1~41_combout ))) # (\data_out_sel[7]~input_o  & (\Mux1~67_combout )))) ) ) )

	.dataa(!\Mux1~67_combout ),
	.datab(!\data_out_sel[6]~input_o ),
	.datac(!\data_out_sel[7]~input_o ),
	.datad(!\Mux1~41_combout ),
	.datae(!\Mux1~62_combout ),
	.dataf(!\Mux1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~68 .extended_lut = "off";
defparam \Mux1~68 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux1~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N18
cyclonev_lcell_comb \Selector0~6 (
// Equation(s):
// \Selector0~6_combout  = ( \Mux1~68_combout  & ( (!\mem_block_sel[2]~input_o  & (!\mem_block_sel[1]~input_o  & (\Selector0~1_combout  & !\mem_block_sel[3]~input_o ))) ) )

	.dataa(!\mem_block_sel[2]~input_o ),
	.datab(!\mem_block_sel[1]~input_o ),
	.datac(!\Selector0~1_combout ),
	.datad(!\mem_block_sel[3]~input_o ),
	.datae(gnd),
	.dataf(!\Mux1~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~6 .extended_lut = "off";
defparam \Selector0~6 .lut_mask = 64'h0000000008000800;
defparam \Selector0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N33
cyclonev_lcell_comb \Selector0~9 (
// Equation(s):
// \Selector0~9_combout  = ( !\Selector0~6_combout  & ( (!\Selector0~8_combout  & (!\Selector0~5_combout  & !\Selector0~7_combout )) ) )

	.dataa(!\Selector0~8_combout ),
	.datab(gnd),
	.datac(!\Selector0~5_combout ),
	.datad(!\Selector0~7_combout ),
	.datae(gnd),
	.dataf(!\Selector0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~9 .extended_lut = "off";
defparam \Selector0~9 .lut_mask = 64'hA000A00000000000;
defparam \Selector0~9 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \MEM7|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[83]~input_o ,\data_in[82]~input_o ,\data_in[81]~input_o ,\data_in[80]~input_o ,\data_in[67]~input_o ,\data_in[66]~input_o ,\data_in[65]~input_o ,\data_in[64]~input_o ,\data_in[63]~input_o ,\data_in[61]~input_o ,\data_in[59]~input_o ,\data_in[57]~input_o ,
\data_in[55]~input_o ,\data_in[53]~input_o ,\data_in[51]~input_o ,\data_in[49]~input_o ,\data_in[47]~input_o ,\data_in[45]~input_o ,\data_in[43]~input_o ,\data_in[41]~input_o ,\data_in[39]~input_o ,\data_in[37]~input_o ,\data_in[35]~input_o ,\data_in[33]~input_o ,
\data_in[31]~input_o ,\data_in[29]~input_o ,\data_in[27]~input_o ,\data_in[25]~input_o ,\data_in[23]~input_o ,\data_in[21]~input_o ,\data_in[19]~input_o ,\data_in[17]~input_o ,\data_in[15]~input_o ,\data_in[13]~input_o ,\data_in[11]~input_o ,\data_in[9]~input_o ,
\data_in[7]~input_o ,\data_in[5]~input_o ,\data_in[3]~input_o ,\data_in[1]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM7|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 40;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 150;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 200;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 40;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 150;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 200;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N48
cyclonev_lcell_comb \Mux6~13 (
// Equation(s):
// \Mux6~13_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a13  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a29 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a61 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a13  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a29 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a61 ))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a13  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a45 ) ) ) ) # ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a13  & ( !\data_out_sel[4]~input_o  & ( (\data_out_sel[5]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a45 ) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a61 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a45 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a13 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~13 .extended_lut = "off";
defparam \Mux6~13 .lut_mask = 64'h0055AAFF27272727;
defparam \Mux6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N12
cyclonev_lcell_comb \Mux6~12 (
// Equation(s):
// \Mux6~12_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a25  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a57 ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a25  & ( 
// \data_out_sel[4]~input_o  & ( (\data_out_sel[5]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a57 ) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a25  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a9 ))) # (\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a41 )) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a25  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a9 ))) # (\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a41 )) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a41 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a57 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a25 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~12 .extended_lut = "off";
defparam \Mux6~12 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \Mux6~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N6
cyclonev_lcell_comb \Mux6~10 (
// Equation(s):
// \Mux6~10_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a17  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a49 ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a17  & ( 
// \data_out_sel[4]~input_o  & ( (\MEM7|mem_rtl_0|auto_generated|ram_block1a49  & \data_out_sel[5]~input_o ) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a17  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a33 )) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a17  & ( !\data_out_sel[4]~input_o  & ( 
// (!\data_out_sel[5]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a33 )) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a33 ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a49 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a17 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~10 .extended_lut = "off";
defparam \Mux6~10 .lut_mask = 64'h33553355000FFF0F;
defparam \Mux6~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N42
cyclonev_lcell_comb \Mux6~11 (
// Equation(s):
// \Mux6~11_combout  = ( \data_out_sel[5]~input_o  & ( \data_out_sel[4]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a53  ) ) ) # ( !\data_out_sel[5]~input_o  & ( \data_out_sel[4]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a21  ) ) ) # ( 
// \data_out_sel[5]~input_o  & ( !\data_out_sel[4]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a37  ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\data_out_sel[4]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a5  ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a37 ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a53 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~11 .extended_lut = "off";
defparam \Mux6~11 .lut_mask = 64'h5555333300FF0F0F;
defparam \Mux6~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N24
cyclonev_lcell_comb \Mux6~14 (
// Equation(s):
// \Mux6~14_combout  = ( \data_out_sel[3]~input_o  & ( \Mux6~11_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux6~12_combout ))) # (\data_out_sel[2]~input_o  & (\Mux6~13_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux6~11_combout  & ( 
// (\Mux6~10_combout ) # (\data_out_sel[2]~input_o ) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux6~11_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux6~12_combout ))) # (\data_out_sel[2]~input_o  & (\Mux6~13_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  
// & ( !\Mux6~11_combout  & ( (!\data_out_sel[2]~input_o  & \Mux6~10_combout ) ) ) )

	.dataa(!\Mux6~13_combout ),
	.datab(!\Mux6~12_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux6~10_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux6~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~14 .extended_lut = "off";
defparam \Mux6~14 .lut_mask = 64'h00F035350FFF3535;
defparam \Mux6~14 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \MEM7|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[62]~input_o ,\data_in[60]~input_o ,\data_in[58]~input_o ,\data_in[56]~input_o ,\data_in[54]~input_o ,\data_in[52]~input_o ,\data_in[50]~input_o ,\data_in[48]~input_o ,\data_in[46]~input_o ,\data_in[44]~input_o ,\data_in[42]~input_o ,\data_in[40]~input_o ,
\data_in[38]~input_o ,\data_in[36]~input_o ,\data_in[34]~input_o ,\data_in[32]~input_o ,\data_in[30]~input_o ,\data_in[28]~input_o ,\data_in[26]~input_o ,\data_in[24]~input_o ,\data_in[22]~input_o ,\data_in[20]~input_o ,\data_in[18]~input_o ,\data_in[16]~input_o ,
\data_in[14]~input_o ,\data_in[12]~input_o ,\data_in[10]~input_o ,\data_in[8]~input_o ,\data_in[6]~input_o ,\data_in[4]~input_o ,\data_in[2]~input_o ,\data_in[0]~input_o ,\data_in[191]~input_o ,\data_in[189]~input_o ,\data_in[187]~input_o ,\data_in[185]~input_o ,
\data_in[183]~input_o ,\data_in[181]~input_o ,\data_in[179]~input_o ,\data_in[177]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM7|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 150;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 200;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 150;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 200;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N48
cyclonev_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a44  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a60 ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a44  & ( 
// \data_out_sel[5]~input_o  & ( (\MEM7|mem_rtl_0|auto_generated|ram_block1a60  & \data_out_sel[4]~input_o ) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a44  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a12 ))) # (\data_out_sel[4]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a28 )) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a44  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a12 ))) # (\data_out_sel[4]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a28 )) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a60 ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a44 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~3 .extended_lut = "off";
defparam \Mux6~3 .lut_mask = 64'h0F550F550033FF33;
defparam \Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N42
cyclonev_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a56  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a24  & ( ((!\data_out_sel[5]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a8 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a40 ))) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a56  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a24  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o ) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a8 )))) # (\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a40  & ((!\data_out_sel[4]~input_o )))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a56  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a24  & ( (!\data_out_sel[5]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a8  & !\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a40 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a56  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a24  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a8 ))) # (\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a40 )))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a40 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a56 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~2 .extended_lut = "off";
defparam \Mux6~2 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N30
cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a48  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a16  & ( ((!\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\data_out_sel[5]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a32 )))) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a48  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a16  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a32 )))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a48  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a16  & ( (!\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & (!\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a32 ) # 
// (\data_out_sel[4]~input_o )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a48  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a16  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (\data_out_sel[5]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a32 ))))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a32 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a48 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h407043734C7C4F7F;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N6
cyclonev_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a52  & ( \data_out_sel[5]~input_o  & ( (\MEM7|mem_rtl_0|auto_generated|ram_block1a36 ) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a52  & ( 
// \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a36 ) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a52  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a4 ))) # (\data_out_sel[4]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a20 )) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a52  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a4 ))) # (\data_out_sel[4]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a20 )) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a36 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a52 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~1 .extended_lut = "off";
defparam \Mux6~1 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y26_N54
cyclonev_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = ( \data_out_sel[3]~input_o  & ( \Mux6~1_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux6~2_combout ))) # (\data_out_sel[2]~input_o  & (\Mux6~3_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux6~1_combout  & ( (\Mux6~0_combout ) 
// # (\data_out_sel[2]~input_o ) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux6~1_combout  & ( (!\data_out_sel[2]~input_o  & ((\Mux6~2_combout ))) # (\data_out_sel[2]~input_o  & (\Mux6~3_combout )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\Mux6~1_combout  & 
// ( (!\data_out_sel[2]~input_o  & \Mux6~0_combout ) ) ) )

	.dataa(!\Mux6~3_combout ),
	.datab(!\Mux6~2_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux6~0_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~4 .extended_lut = "off";
defparam \Mux6~4 .lut_mask = 64'h00F035350FFF3535;
defparam \Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N0
cyclonev_lcell_comb \Mux6~5 (
// Equation(s):
// \Mux6~5_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a38  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[2]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a6 )))) # 
// (\data_out_sel[5]~input_o  & (((\data_out_sel[2]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a34 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a38  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[5]~input_o  & 
// (((!\data_out_sel[2]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a6 )))) # (\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a34  & (!\data_out_sel[2]~input_o ))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a38  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[2]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a6 )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[2]~input_o )) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a34 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a38  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[2]~input_o  & 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a6 )))) # (\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a34  & (!\data_out_sel[2]~input_o ))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a34 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a38 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~5 .extended_lut = "off";
defparam \Mux6~5 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \Mux6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N36
cyclonev_lcell_comb \Mux6~6 (
// Equation(s):
// \Mux6~6_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a22  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a18  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a50 ))) # 
// (\data_out_sel[2]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a54 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a22  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a18  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[2]~input_o )))) # 
// (\data_out_sel[5]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a50 ))) # (\data_out_sel[2]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a54 )))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a22  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a18  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[2]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a50 ))) # (\data_out_sel[2]~input_o  
// & (\MEM7|mem_rtl_0|auto_generated|ram_block1a54 )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a22  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a18  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a50 ))) # (\data_out_sel[2]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a54 )))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a54 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a50 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a22 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~6 .extended_lut = "off";
defparam \Mux6~6 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux6~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N0
cyclonev_lcell_comb \Mux6~8 (
// Equation(s):
// \Mux6~8_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a58  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a26  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[5]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a30 ))) # 
// (\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a62 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a58  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a26  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[2]~input_o ) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a30 )))) # (\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a62  & (\data_out_sel[2]~input_o ))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a58  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a26  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[2]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a30 )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[2]~input_o )) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a62 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a58  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a26  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a30 ))) # (\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a62 )))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a62 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a58 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~8 .extended_lut = "off";
defparam \Mux6~8 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux6~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N12
cyclonev_lcell_comb \Mux6~7 (
// Equation(s):
// \Mux6~7_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a46  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a42  & ( ((!\data_out_sel[2]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a10 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a14 ))) # (\data_out_sel[5]~input_o ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a46  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a42  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o ) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a10 )))) # (\data_out_sel[2]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a14  & ((!\data_out_sel[5]~input_o )))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a46  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a42  & ( (!\data_out_sel[2]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a10  & !\data_out_sel[5]~input_o )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[5]~input_o )) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a14 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a46  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a42  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a10 ))) # (\data_out_sel[2]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a14 )))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a46 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a42 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~7 .extended_lut = "off";
defparam \Mux6~7 .lut_mask = 64'h3500350F35F035FF;
defparam \Mux6~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y26_N48
cyclonev_lcell_comb \Mux6~9 (
// Equation(s):
// \Mux6~9_combout  = ( \data_out_sel[4]~input_o  & ( \Mux6~7_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux6~6_combout )) # (\data_out_sel[3]~input_o  & ((\Mux6~8_combout ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \Mux6~7_combout  & ( 
// (\data_out_sel[3]~input_o ) # (\Mux6~5_combout ) ) ) ) # ( \data_out_sel[4]~input_o  & ( !\Mux6~7_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux6~6_combout )) # (\data_out_sel[3]~input_o  & ((\Mux6~8_combout ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// !\Mux6~7_combout  & ( (\Mux6~5_combout  & !\data_out_sel[3]~input_o ) ) ) )

	.dataa(!\Mux6~5_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux6~6_combout ),
	.datad(!\Mux6~8_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~9 .extended_lut = "off";
defparam \Mux6~9 .lut_mask = 64'h44440C3F77770C3F;
defparam \Mux6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N0
cyclonev_lcell_comb \Mux6~15 (
// Equation(s):
// \Mux6~15_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a11  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a27  & ( ((!\data_out_sel[4]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a3 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a19 )))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a11  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a27  & ( (!\data_out_sel[4]~input_o  & (!\data_out_sel[3]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a3 ))) # (\data_out_sel[4]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a19 )) # (\data_out_sel[3]~input_o ))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a11  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a27  & ( (!\data_out_sel[4]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a3 )) # (\data_out_sel[3]~input_o ))) # (\data_out_sel[4]~input_o  & (!\data_out_sel[3]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a19 )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a11  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a27  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a3 )) # (\data_out_sel[4]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a19 ))))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a11 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~15 .extended_lut = "off";
defparam \Mux6~15 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Mux6~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y13_N33
cyclonev_lcell_comb \Mux6~16 (
// Equation(s):
// \Mux6~16_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a35  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a51  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[4]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a43 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a59 )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a35  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a51  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a43  & ((\data_out_sel[3]~input_o )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a59 )))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a35  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a51  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a43 ))) # (\data_out_sel[4]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a59  & 
// \data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a35  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a51  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a43 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a59 ))))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a59 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a35 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a51 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~16 .extended_lut = "off";
defparam \Mux6~16 .lut_mask = 64'h0027AA275527FF27;
defparam \Mux6~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N12
cyclonev_lcell_comb \Mux6~18 (
// Equation(s):
// \Mux6~18_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a47  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a63  & ( ((!\data_out_sel[4]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a39 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a55 )))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a47  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a63  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a39 )) # (\data_out_sel[4]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a55 ))))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o )))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a47  & 
// ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a63  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a39 )) # (\data_out_sel[4]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a55 ))))) # 
// (\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a47  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a63  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a39 )) # (\data_out_sel[4]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a55 ))))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a39 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a55 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a47 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~18 .extended_lut = "off";
defparam \Mux6~18 .lut_mask = 64'h404C707C434F737F;
defparam \Mux6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N36
cyclonev_lcell_comb \Mux6~17 (
// Equation(s):
// \Mux6~17_combout  = ( \data_out_sel[3]~input_o  & ( \data_out_sel[4]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a31  ) ) ) # ( !\data_out_sel[3]~input_o  & ( \data_out_sel[4]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a23  ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\data_out_sel[4]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a15  ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\data_out_sel[4]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a7  ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~17 .extended_lut = "off";
defparam \Mux6~17 .lut_mask = 64'h333300FF55550F0F;
defparam \Mux6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N48
cyclonev_lcell_comb \Mux6~19 (
// Equation(s):
// \Mux6~19_combout  = ( \Mux6~17_combout  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\Mux6~18_combout ) ) ) ) # ( !\Mux6~17_combout  & ( \data_out_sel[2]~input_o  & ( (\data_out_sel[5]~input_o  & \Mux6~18_combout ) ) ) ) # ( 
// \Mux6~17_combout  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & (\Mux6~15_combout )) # (\data_out_sel[5]~input_o  & ((\Mux6~16_combout ))) ) ) ) # ( !\Mux6~17_combout  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// (\Mux6~15_combout )) # (\data_out_sel[5]~input_o  & ((\Mux6~16_combout ))) ) ) )

	.dataa(!\Mux6~15_combout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\Mux6~16_combout ),
	.datad(!\Mux6~18_combout ),
	.datae(!\Mux6~17_combout ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~19 .extended_lut = "off";
defparam \Mux6~19 .lut_mask = 64'h474747470033CCFF;
defparam \Mux6~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N0
cyclonev_lcell_comb \Mux6~20 (
// Equation(s):
// \Mux6~20_combout  = ( \data_out_sel[0]~input_o  & ( \Mux6~19_combout  & ( (\data_out_sel[1]~input_o ) # (\Mux6~14_combout ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux6~19_combout  & ( (!\data_out_sel[1]~input_o  & (\Mux6~4_combout )) # 
// (\data_out_sel[1]~input_o  & ((\Mux6~9_combout ))) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux6~19_combout  & ( (\Mux6~14_combout  & !\data_out_sel[1]~input_o ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\Mux6~19_combout  & ( (!\data_out_sel[1]~input_o  
// & (\Mux6~4_combout )) # (\data_out_sel[1]~input_o  & ((\Mux6~9_combout ))) ) ) )

	.dataa(!\Mux6~14_combout ),
	.datab(!\Mux6~4_combout ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\Mux6~9_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux6~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~20 .extended_lut = "off";
defparam \Mux6~20 .lut_mask = 64'h303F5050303F5F5F;
defparam \Mux6~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \MEM7|mem_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[123]~input_o ,\data_in[122]~input_o ,\data_in[121]~input_o ,\data_in[120]~input_o ,\data_in[119]~input_o ,\data_in[118]~input_o ,\data_in[117]~input_o ,\data_in[116]~input_o ,\data_in[115]~input_o ,\data_in[114]~input_o ,\data_in[113]~input_o ,
\data_in[112]~input_o ,\data_in[107]~input_o ,\data_in[106]~input_o ,\data_in[105]~input_o ,\data_in[104]~input_o ,\data_in[103]~input_o ,\data_in[102]~input_o ,\data_in[101]~input_o ,\data_in[100]~input_o ,\data_in[99]~input_o ,\data_in[98]~input_o ,
\data_in[97]~input_o ,\data_in[96]~input_o ,\data_in[91]~input_o ,\data_in[90]~input_o ,\data_in[89]~input_o ,\data_in[88]~input_o ,\data_in[87]~input_o ,\data_in[86]~input_o ,\data_in[85]~input_o ,\data_in[84]~input_o ,\data_in[75]~input_o ,\data_in[74]~input_o ,
\data_in[73]~input_o ,\data_in[72]~input_o ,\data_in[71]~input_o ,\data_in[70]~input_o ,\data_in[69]~input_o ,\data_in[68]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM7|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 8;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 40;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 68;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 255;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 150;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 200;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 8;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 40;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 68;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 255;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 150;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 200;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y18_N12
cyclonev_lcell_comb \Mux6~23 (
// Equation(s):
// \Mux6~23_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a99  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a97  & ( ((!\data_out_sel[1]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a96 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a98 )))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a99  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a97  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a96 )) # (\data_out_sel[1]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a98 ))))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a99  & 
// ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a97  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a96 )) # (\data_out_sel[1]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a98 ))))) # 
// (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a99  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a97  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a96 )) # (\data_out_sel[1]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a98 ))))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a96 ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a98 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a99 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~23 .extended_lut = "off";
defparam \Mux6~23 .lut_mask = 64'h220A225F770A775F;
defparam \Mux6~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y18_N0
cyclonev_lcell_comb \Mux6~21 (
// Equation(s):
// \Mux6~21_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a65  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a66  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a64 ))) # 
// (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a67 )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a65  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a66  & ( (!\data_out_sel[1]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a64  & (!\data_out_sel[0]~input_o ))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a67 )))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a65  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a66  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a64 ))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o  & 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a67 )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a65  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a66  & ( (!\data_out_sel[1]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a64  & 
// (!\data_out_sel[0]~input_o ))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a67 )))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a64 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a65 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a66 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~21 .extended_lut = "off";
defparam \Mux6~21 .lut_mask = 64'h20252A2F70757A7F;
defparam \Mux6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y18_N36
cyclonev_lcell_comb \Mux6~22 (
// Equation(s):
// \Mux6~22_combout  = ( \data_out_sel[1]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a82  & ( (!\data_out_sel[0]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a83 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a82  & ( (!\data_out_sel[0]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a80 ))) # (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a81 )) ) ) ) # ( \data_out_sel[1]~input_o  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a82  & ( (\MEM7|mem_rtl_0|auto_generated|ram_block1a83  & \data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a82  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a80 ))) # (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a81 )) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a81 ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a83 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a80 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a82 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~22 .extended_lut = "off";
defparam \Mux6~22 .lut_mask = 64'h05F5030305F5F3F3;
defparam \Mux6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y18_N18
cyclonev_lcell_comb \Mux6~24 (
// Equation(s):
// \Mux6~24_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a114  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a113  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a112 )))) # 
// (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a115 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a114  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a113  & ( (!\data_out_sel[0]~input_o  
// & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a112  & !\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a115 ))) ) ) ) # ( 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a114  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a113  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a112 )))) # (\data_out_sel[0]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a115  & ((\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a114  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a113  & ( (!\data_out_sel[0]~input_o  & 
// (((\MEM7|mem_rtl_0|auto_generated|ram_block1a112  & !\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a115  & ((\data_out_sel[1]~input_o )))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a115 ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a112 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a114 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a113 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~24 .extended_lut = "off";
defparam \Mux6~24 .lut_mask = 64'h300530F53F053FF5;
defparam \Mux6~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y18_N54
cyclonev_lcell_comb \Mux6~25 (
// Equation(s):
// \Mux6~25_combout  = ( \Mux6~22_combout  & ( \Mux6~24_combout  & ( ((!\data_out_sel[5]~input_o  & ((\Mux6~21_combout ))) # (\data_out_sel[5]~input_o  & (\Mux6~23_combout ))) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\Mux6~22_combout  & ( \Mux6~24_combout  & 
// ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\Mux6~21_combout ))) # (\data_out_sel[5]~input_o  & (\Mux6~23_combout )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )))) ) ) ) # ( \Mux6~22_combout  & ( !\Mux6~24_combout  
// & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\Mux6~21_combout ))) # (\data_out_sel[5]~input_o  & (\Mux6~23_combout )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )))) ) ) ) # ( !\Mux6~22_combout  & ( 
// !\Mux6~24_combout  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\Mux6~21_combout ))) # (\data_out_sel[5]~input_o  & (\Mux6~23_combout )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\Mux6~23_combout ),
	.datac(!\Mux6~21_combout ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\Mux6~22_combout ),
	.dataf(!\Mux6~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~25 .extended_lut = "off";
defparam \Mux6~25 .lut_mask = 64'h0A225F220A775F77;
defparam \Mux6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N18
cyclonev_lcell_comb \Mux6~29 (
// Equation(s):
// \Mux6~29_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a118  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a117  & ( (!\data_out_sel[1]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a116 ) # (\data_out_sel[0]~input_o )))) # 
// (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a119 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a118  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a117  & ( (!\data_out_sel[1]~input_o  
// & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a116 ) # (\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a119  & (\data_out_sel[0]~input_o ))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a118  & 
// ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a117  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a116 )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a119 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a118  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a117  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o  & 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a116 )))) # (\data_out_sel[1]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a119  & (\data_out_sel[0]~input_o ))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a119 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a116 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a118 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a117 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~29 .extended_lut = "off";
defparam \Mux6~29 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Mux6~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N30
cyclonev_lcell_comb \Mux6~26 (
// Equation(s):
// \Mux6~26_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a71  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a70  & ( ((!\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a68~portbdataout )) # (\data_out_sel[0]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a69 )))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a71  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a70  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ))) # (\data_out_sel[0]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a69  & !\data_out_sel[1]~input_o )))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a71  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a70  & ( (!\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a68~portbdataout  & ((!\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o ) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a69 )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a71  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a70  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a68~portbdataout )) # (\data_out_sel[0]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a69 ))))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a69 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a71 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a70 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~26 .extended_lut = "off";
defparam \Mux6~26 .lut_mask = 64'h5300530F53F053FF;
defparam \Mux6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N42
cyclonev_lcell_comb \Mux6~28 (
// Equation(s):
// \Mux6~28_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a102  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a101  & ( (!\data_out_sel[1]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a100 ) # (\data_out_sel[0]~input_o )))) # 
// (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a103 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a102  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a101  & ( (!\data_out_sel[1]~input_o  
// & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a100 ) # (\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a103  & (\data_out_sel[0]~input_o ))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a102  & 
// ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a101  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a100 )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a103 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a102  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a101  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o  & 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a100 )))) # (\data_out_sel[1]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a103  & (\data_out_sel[0]~input_o ))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a103 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a100 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a102 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a101 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~28 .extended_lut = "off";
defparam \Mux6~28 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \Mux6~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N6
cyclonev_lcell_comb \Mux6~27 (
// Equation(s):
// \Mux6~27_combout  = ( \data_out_sel[1]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a87  & ( (\MEM7|mem_rtl_0|auto_generated|ram_block1a86 ) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a87  & ( (!\data_out_sel[0]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a84 ))) # (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a85 )) ) ) ) # ( \data_out_sel[1]~input_o  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a87  & ( (!\data_out_sel[0]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a86 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a87  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a84 ))) # (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a85 )) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a85 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a86 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a87 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~27 .extended_lut = "off";
defparam \Mux6~27 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \Mux6~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N24
cyclonev_lcell_comb \Mux6~30 (
// Equation(s):
// \Mux6~30_combout  = ( \data_out_sel[4]~input_o  & ( \Mux6~27_combout  & ( (!\data_out_sel[5]~input_o ) # (\Mux6~29_combout ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \Mux6~27_combout  & ( (!\data_out_sel[5]~input_o  & (\Mux6~26_combout )) # 
// (\data_out_sel[5]~input_o  & ((\Mux6~28_combout ))) ) ) ) # ( \data_out_sel[4]~input_o  & ( !\Mux6~27_combout  & ( (\Mux6~29_combout  & \data_out_sel[5]~input_o ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\Mux6~27_combout  & ( (!\data_out_sel[5]~input_o  
// & (\Mux6~26_combout )) # (\data_out_sel[5]~input_o  & ((\Mux6~28_combout ))) ) ) )

	.dataa(!\Mux6~29_combout ),
	.datab(!\Mux6~26_combout ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\Mux6~28_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux6~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~30 .extended_lut = "off";
defparam \Mux6~30 .lut_mask = 64'h303F0505303FF5F5;
defparam \Mux6~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N18
cyclonev_lcell_comb \Mux6~34 (
// Equation(s):
// \Mux6~34_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a120  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a121  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a122 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a123 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a120  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a121  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o  & 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a122 )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a123 ))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a120  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a121  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a122 )))) # (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a123  & 
// (\data_out_sel[1]~input_o ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a120  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a121  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a122 ))) 
// # (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a123 )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a123 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a122 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a120 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a121 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~34 .extended_lut = "off";
defparam \Mux6~34 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux6~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N6
cyclonev_lcell_comb \Mux6~32 (
// Equation(s):
// \Mux6~32_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a88  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a89  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a90 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a91 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a88  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a89  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o  & 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a90 )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a91 ))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a88  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a89  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a90 )))) # (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a91  & 
// (\data_out_sel[1]~input_o ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a88  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a89  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a90 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a91 )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a91 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a90 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a88 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a89 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~32 .extended_lut = "off";
defparam \Mux6~32 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \Mux6~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N12
cyclonev_lcell_comb \Mux6~33 (
// Equation(s):
// \Mux6~33_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a106  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a107 ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a106  & ( 
// \data_out_sel[1]~input_o  & ( (\data_out_sel[0]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a107 ) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a106  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a104 )) # (\data_out_sel[0]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a105 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a106  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a104 )) # (\data_out_sel[0]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a105 ))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a104 ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a105 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a107 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a106 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~33 .extended_lut = "off";
defparam \Mux6~33 .lut_mask = 64'h272727270055AAFF;
defparam \Mux6~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N30
cyclonev_lcell_comb \Mux6~31 (
// Equation(s):
// \Mux6~31_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a73  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a74 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a75 )) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a73  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a74 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a75 )) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a73  & ( !\data_out_sel[1]~input_o  & ( (\MEM7|mem_rtl_0|auto_generated|ram_block1a72 ) # (\data_out_sel[0]~input_o ) ) ) ) # ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a73  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a72 ) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a72 ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a74 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a73 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~31 .extended_lut = "off";
defparam \Mux6~31 .lut_mask = 64'h2222777705AF05AF;
defparam \Mux6~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N54
cyclonev_lcell_comb \Mux6~35 (
// Equation(s):
// \Mux6~35_combout  = ( \data_out_sel[4]~input_o  & ( \Mux6~31_combout  & ( (!\data_out_sel[5]~input_o  & ((\Mux6~32_combout ))) # (\data_out_sel[5]~input_o  & (\Mux6~34_combout )) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \Mux6~31_combout  & ( 
// (!\data_out_sel[5]~input_o ) # (\Mux6~33_combout ) ) ) ) # ( \data_out_sel[4]~input_o  & ( !\Mux6~31_combout  & ( (!\data_out_sel[5]~input_o  & ((\Mux6~32_combout ))) # (\data_out_sel[5]~input_o  & (\Mux6~34_combout )) ) ) ) # ( !\data_out_sel[4]~input_o  
// & ( !\Mux6~31_combout  & ( (\data_out_sel[5]~input_o  & \Mux6~33_combout ) ) ) )

	.dataa(!\Mux6~34_combout ),
	.datab(!\Mux6~32_combout ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\Mux6~33_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux6~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~35 .extended_lut = "off";
defparam \Mux6~35 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux6~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \MEM7|mem_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[158]~input_o ,\data_in[156]~input_o ,\data_in[154]~input_o ,\data_in[152]~input_o ,\data_in[150]~input_o ,\data_in[148]~input_o ,\data_in[146]~input_o ,\data_in[144]~input_o ,\data_in[143]~input_o ,\data_in[142]~input_o ,\data_in[141]~input_o ,
\data_in[140]~input_o ,\data_in[139]~input_o ,\data_in[138]~input_o ,\data_in[137]~input_o ,\data_in[136]~input_o ,\data_in[135]~input_o ,\data_in[134]~input_o ,\data_in[133]~input_o ,\data_in[132]~input_o ,\data_in[131]~input_o ,\data_in[130]~input_o ,
\data_in[129]~input_o ,\data_in[128]~input_o ,\data_in[127]~input_o ,\data_in[126]~input_o ,\data_in[125]~input_o ,\data_in[124]~input_o ,\data_in[111]~input_o ,\data_in[110]~input_o ,\data_in[109]~input_o ,\data_in[108]~input_o ,\data_in[95]~input_o ,
\data_in[94]~input_o ,\data_in[93]~input_o ,\data_in[92]~input_o ,\data_in[79]~input_o ,\data_in[78]~input_o ,\data_in[77]~input_o ,\data_in[76]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM7|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 8;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 40;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 76;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 255;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 150;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 200;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 8;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 40;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 76;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 255;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 150;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 200;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y12_N36
cyclonev_lcell_comb \Mux6~39 (
// Equation(s):
// \Mux6~39_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a127  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a95 ))) # 
// (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a111 )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a127  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[5]~input_o  & 
// (((!\data_out_sel[4]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a95 ))) # (\data_out_sel[5]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a111  & !\data_out_sel[4]~input_o )))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a127  
// & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a95  & ((\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o ) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a111 )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a127  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a95  & 
// ((\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a111  & !\data_out_sel[4]~input_o )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a95 ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a111 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a127 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~39 .extended_lut = "off";
defparam \Mux6~39 .lut_mask = 64'h05220577AF22AF77;
defparam \Mux6~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N6
cyclonev_lcell_comb \Mux6~38 (
// Equation(s):
// \Mux6~38_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a77  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a125  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a93 ))) # 
// (\data_out_sel[5]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a109 ) # (\data_out_sel[4]~input_o )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a77  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a125  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a93  & (\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a109 ) # (\data_out_sel[4]~input_o )))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a77  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a125  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a93 ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a109 )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a77  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a125  & ( (!\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a93  & 
// (\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a109 )))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a93 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a109 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a77 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a125 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~38 .extended_lut = "off";
defparam \Mux6~38 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Mux6~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y16_N0
cyclonev_lcell_comb \Mux6~36 (
// Equation(s):
// \Mux6~36_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a92  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a108 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a124 )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a92  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( (!\data_out_sel[5]~input_o  & 
// (((!\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a108 )) # (\data_out_sel[4]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a124 ))))) ) ) ) # ( 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a92  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a108 )) # (\data_out_sel[4]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a124 ))))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a92  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  
// & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a108 )) # (\data_out_sel[4]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a124 ))))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a108 ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a124 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a92 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~36 .extended_lut = "off";
defparam \Mux6~36 .lut_mask = 64'h050305F3F503F5F3;
defparam \Mux6~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y15_N0
cyclonev_lcell_comb \Mux6~37 (
// Equation(s):
// \Mux6~37_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a110  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a94  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a78 ))) # 
// (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a126 )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a110  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a94  & ( (!\data_out_sel[5]~input_o  & 
// (((\data_out_sel[4]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a78 ))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a126 )))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a110  & 
// ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a94  & ( (!\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a78  & (!\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a126 )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a110  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a94  & ( (!\data_out_sel[5]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a78  & 
// (!\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a126 )))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a126 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a110 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a94 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~37 .extended_lut = "off";
defparam \Mux6~37 .lut_mask = 64'h404370734C4F7C7F;
defparam \Mux6~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N12
cyclonev_lcell_comb \Mux6~40 (
// Equation(s):
// \Mux6~40_combout  = ( \Mux6~36_combout  & ( \Mux6~37_combout  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\Mux6~38_combout ))) # (\data_out_sel[1]~input_o  & (\Mux6~39_combout ))) ) ) ) # ( !\Mux6~36_combout  & ( \Mux6~37_combout  
// & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\Mux6~38_combout ))) # (\data_out_sel[1]~input_o  & (\Mux6~39_combout )))) ) ) ) # ( \Mux6~36_combout  & ( !\Mux6~37_combout 
//  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\Mux6~38_combout ))) # (\data_out_sel[1]~input_o  & (\Mux6~39_combout )))) ) ) ) # ( !\Mux6~36_combout  & ( 
// !\Mux6~37_combout  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\Mux6~38_combout ))) # (\data_out_sel[1]~input_o  & (\Mux6~39_combout )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\Mux6~39_combout ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\Mux6~38_combout ),
	.datae(!\Mux6~36_combout ),
	.dataf(!\Mux6~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~40 .extended_lut = "off";
defparam \Mux6~40 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \Mux6~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y21_N0
cyclonev_lcell_comb \Mux6~41 (
// Equation(s):
// \Mux6~41_combout  = ( \data_out_sel[3]~input_o  & ( \Mux6~40_combout  & ( (\Mux6~35_combout ) # (\data_out_sel[2]~input_o ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux6~40_combout  & ( (!\data_out_sel[2]~input_o  & (\Mux6~25_combout )) # 
// (\data_out_sel[2]~input_o  & ((\Mux6~30_combout ))) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux6~40_combout  & ( (!\data_out_sel[2]~input_o  & \Mux6~35_combout ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\Mux6~40_combout  & ( (!\data_out_sel[2]~input_o  
// & (\Mux6~25_combout )) # (\data_out_sel[2]~input_o  & ((\Mux6~30_combout ))) ) ) )

	.dataa(!\Mux6~25_combout ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\Mux6~30_combout ),
	.datad(!\Mux6~35_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux6~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~41 .extended_lut = "off";
defparam \Mux6~41 .lut_mask = 64'h474700CC474733FF;
defparam \Mux6~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N36
cyclonev_lcell_comb \Mux6~47 (
// Equation(s):
// \Mux6~47_combout  = ( \data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a156  ) ) ) # ( !\data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a148  ) ) ) # 
// ( \data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a152  ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a144  ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a144 ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a148 ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a152 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a156 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~47 .extended_lut = "off";
defparam \Mux6~47 .lut_mask = 64'h55550F0F333300FF;
defparam \Mux6~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N12
cyclonev_lcell_comb \Mux6~48 (
// Equation(s):
// \Mux6~48_combout  = ( \data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a158  ) ) ) # ( !\data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a150  ) ) ) # 
// ( \data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a154  ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a146  ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a150 ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a146 ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a158 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a154 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~48 .extended_lut = "off";
defparam \Mux6~48 .lut_mask = 64'h333300FF55550F0F;
defparam \Mux6~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \MEM7|mem_rtl_0|auto_generated|ram_block1a145 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[191]~input_o ,\data_in[190]~input_o ,\data_in[189]~input_o ,\data_in[188]~input_o ,\data_in[187]~input_o ,\data_in[186]~input_o ,\data_in[185]~input_o ,\data_in[184]~input_o ,\data_in[183]~input_o ,\data_in[182]~input_o ,\data_in[181]~input_o ,
\data_in[180]~input_o ,\data_in[179]~input_o ,\data_in[178]~input_o ,\data_in[177]~input_o ,\data_in[176]~input_o ,\data_in[175]~input_o ,\data_in[174]~input_o ,\data_in[173]~input_o ,\data_in[172]~input_o ,\data_in[171]~input_o ,\data_in[170]~input_o ,
\data_in[169]~input_o ,\data_in[168]~input_o ,\data_in[167]~input_o ,\data_in[166]~input_o ,\data_in[165]~input_o ,\data_in[164]~input_o ,\data_in[163]~input_o ,\data_in[162]~input_o ,\data_in[161]~input_o ,\data_in[160]~input_o ,\data_in[159]~input_o ,
\data_in[157]~input_o ,\data_in[155]~input_o ,\data_in[153]~input_o ,\data_in[151]~input_o ,\data_in[149]~input_o ,\data_in[147]~input_o ,\data_in[145]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM7|mem_rtl_0|auto_generated|ram_block1a145_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .logical_ram_name = "single_clk_ram:MEM7|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "old";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .operation_mode = "dual_port";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_a_address_width = 8;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_a_data_width = 40;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_a_first_bit_number = 145;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_a_last_address = 255;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 150;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_a_logical_ram_width = 200;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_b_address_clock = "clock0";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_b_address_width = 8;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_b_data_out_clock = "none";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_b_data_width = 40;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_b_first_bit_number = 145;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_b_last_address = 255;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 150;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_b_logical_ram_width = 200;
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock0";
defparam \MEM7|mem_rtl_0|auto_generated|ram_block1a145 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N18
cyclonev_lcell_comb \Mux6~49 (
// Equation(s):
// \Mux6~49_combout  = ( \data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a157  ) ) ) # ( !\data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a149  ) ) ) # 
// ( \data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a153  ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a145~portbdataout  ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a149 ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a153 ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a145~portbdataout ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a157 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~49 .extended_lut = "off";
defparam \Mux6~49 .lut_mask = 64'h0F0F3333555500FF;
defparam \Mux6~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N24
cyclonev_lcell_comb \Mux6~50 (
// Equation(s):
// \Mux6~50_combout  = ( \data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a159  ) ) ) # ( !\data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a151  ) ) ) # 
// ( \data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a155  ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a147  ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a159 ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a151 ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a147 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a155 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~50 .extended_lut = "off";
defparam \Mux6~50 .lut_mask = 64'h0F0F00FF33335555;
defparam \Mux6~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N30
cyclonev_lcell_comb \Mux6~51 (
// Equation(s):
// \Mux6~51_combout  = ( \data_out_sel[0]~input_o  & ( \Mux6~50_combout  & ( (\data_out_sel[1]~input_o ) # (\Mux6~49_combout ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux6~50_combout  & ( (!\data_out_sel[1]~input_o  & (\Mux6~47_combout )) # 
// (\data_out_sel[1]~input_o  & ((\Mux6~48_combout ))) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux6~50_combout  & ( (\Mux6~49_combout  & !\data_out_sel[1]~input_o ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\Mux6~50_combout  & ( (!\data_out_sel[1]~input_o  
// & (\Mux6~47_combout )) # (\data_out_sel[1]~input_o  & ((\Mux6~48_combout ))) ) ) )

	.dataa(!\Mux6~47_combout ),
	.datab(!\Mux6~48_combout ),
	.datac(!\Mux6~49_combout ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux6~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~51 .extended_lut = "off";
defparam \Mux6~51 .lut_mask = 64'h55330F0055330FFF;
defparam \Mux6~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N36
cyclonev_lcell_comb \Mux6~53 (
// Equation(s):
// \Mux6~53_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a163  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a161  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a165 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a167 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a163  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a161  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o 
// )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a165 ))) # (\data_out_sel[1]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a167 )))) ) ) ) # ( 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a163  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a161  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a165 ))) # (\data_out_sel[1]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a167 )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a163  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a161  & ( 
// (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a165 ))) # (\data_out_sel[1]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a167 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a167 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a165 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a163 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a161 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~53 .extended_lut = "off";
defparam \Mux6~53 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux6~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N42
cyclonev_lcell_comb \Mux6~55 (
// Equation(s):
// \Mux6~55_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a175  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a171 ))) # 
// (\data_out_sel[2]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a173 ) # (\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a175  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[2]~input_o  & 
// (((!\data_out_sel[1]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a171 ))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a173 )))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a175  
// & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[2]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a171  & (\data_out_sel[1]~input_o ))) # (\data_out_sel[2]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a173 ) # 
// (\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a175  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[2]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a171  & (\data_out_sel[1]~input_o ))) 
// # (\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a173 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a171 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a173 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a175 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a169 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~55 .extended_lut = "off";
defparam \Mux6~55 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux6~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N0
cyclonev_lcell_comb \Mux6~52 (
// Equation(s):
// \Mux6~52_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a160  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a166  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a162 )))) # 
// (\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a164 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a160  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a166  & ( (!\data_out_sel[2]~input_o  & 
// (((\data_out_sel[1]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a162 )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a164 ))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a160  & 
// ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a166  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a162 )))) # (\data_out_sel[2]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a164  & 
// (!\data_out_sel[1]~input_o ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a160  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a166  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a162 
// )))) # (\data_out_sel[2]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a164  & (!\data_out_sel[1]~input_o ))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a164 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a162 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a160 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a166 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~52 .extended_lut = "off";
defparam \Mux6~52 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \Mux6~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y22_N30
cyclonev_lcell_comb \Mux6~54 (
// Equation(s):
// \Mux6~54_combout  = ( \data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a174  & ( (\MEM7|mem_rtl_0|auto_generated|ram_block1a172 ) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[1]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a168 ))) # (\data_out_sel[1]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a170 )) ) ) ) # ( \data_out_sel[2]~input_o  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[1]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a172 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[1]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a168 ))) # (\data_out_sel[1]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a170 )) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a170 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a172 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a168 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a174 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~54 .extended_lut = "off";
defparam \Mux6~54 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \Mux6~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y21_N48
cyclonev_lcell_comb \Mux6~56 (
// Equation(s):
// \Mux6~56_combout  = ( \Mux6~52_combout  & ( \Mux6~54_combout  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[3]~input_o  & (\Mux6~53_combout )) # (\data_out_sel[3]~input_o  & ((\Mux6~55_combout )))) ) ) ) # ( !\Mux6~52_combout  & ( \Mux6~54_combout  
// & ( (!\data_out_sel[3]~input_o  & (\Mux6~53_combout  & (\data_out_sel[0]~input_o ))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o ) # (\Mux6~55_combout )))) ) ) ) # ( \Mux6~52_combout  & ( !\Mux6~54_combout  & ( (!\data_out_sel[3]~input_o  
// & (((!\data_out_sel[0]~input_o )) # (\Mux6~53_combout ))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o  & \Mux6~55_combout )))) ) ) ) # ( !\Mux6~52_combout  & ( !\Mux6~54_combout  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  
// & (\Mux6~53_combout )) # (\data_out_sel[3]~input_o  & ((\Mux6~55_combout ))))) ) ) )

	.dataa(!\Mux6~53_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux6~55_combout ),
	.datae(!\Mux6~52_combout ),
	.dataf(!\Mux6~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~56 .extended_lut = "off";
defparam \Mux6~56 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux6~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N42
cyclonev_lcell_comb \Mux6~60 (
// Equation(s):
// \Mux6~60_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a183  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a190 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a191 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a183  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o ) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a190 )))) # (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a191  & ((\data_out_sel[3]~input_o )))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a183  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[0]~input_o  & (((\MEM7|mem_rtl_0|auto_generated|ram_block1a190  & \data_out_sel[3]~input_o )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )) # 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a191 ))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a183  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a182  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a190 ))) # (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a191 )))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a191 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a190 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a183 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a182 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~60 .extended_lut = "off";
defparam \Mux6~60 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \Mux6~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N6
cyclonev_lcell_comb \Mux6~59 (
// Equation(s):
// \Mux6~59_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a179  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a187  & ( ((!\data_out_sel[3]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a178 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a186 )))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a179  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a187  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  
// & (\MEM7|mem_rtl_0|auto_generated|ram_block1a178 )) # (\data_out_sel[3]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a186 ))))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )))) ) ) ) # ( 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a179  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a187  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a178 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a186 ))))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a179  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a187  & ( 
// (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a178 )) # (\data_out_sel[3]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a186 ))))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a178 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a186 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a179 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a187 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~59 .extended_lut = "off";
defparam \Mux6~59 .lut_mask = 64'h440C770C443F773F;
defparam \Mux6~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y20_N3
cyclonev_lcell_comb \Mux6~58 (
// Equation(s):
// \Mux6~58_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a189  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a188  & ( ((!\data_out_sel[0]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a180 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a181 ))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a189  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a188  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a180 ))) # (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a181 )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[0]~input_o )))) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a189 
//  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a188  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a180 ))) # (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a181 )))) # 
// (\data_out_sel[3]~input_o  & (((\data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a189  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a188  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a180 ))) # (\data_out_sel[0]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a181 )))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a181 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a180 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a189 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a188 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~58 .extended_lut = "off";
defparam \Mux6~58 .lut_mask = 64'h0C440C773F443F77;
defparam \Mux6~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N30
cyclonev_lcell_comb \Mux6~57 (
// Equation(s):
// \Mux6~57_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a185  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a177  & ( ((!\data_out_sel[3]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a176 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a184 )))) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a185  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a177  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  
// & (\MEM7|mem_rtl_0|auto_generated|ram_block1a176 )) # (\data_out_sel[3]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a184 ))))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o )))) ) ) ) # ( 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a185  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a177  & ( (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a176 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a184 ))))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a185  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a177  & ( 
// (!\data_out_sel[0]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a176 )) # (\data_out_sel[3]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a184 ))))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a176 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a184 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a185 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a177 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~57 .extended_lut = "off";
defparam \Mux6~57 .lut_mask = 64'h440C443F770C773F;
defparam \Mux6~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y16_N18
cyclonev_lcell_comb \Mux6~61 (
// Equation(s):
// \Mux6~61_combout  = ( \Mux6~58_combout  & ( \Mux6~57_combout  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\Mux6~59_combout ))) # (\data_out_sel[2]~input_o  & (\Mux6~60_combout ))) ) ) ) # ( !\Mux6~58_combout  & ( \Mux6~57_combout  
// & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o ) # (\Mux6~59_combout )))) # (\data_out_sel[2]~input_o  & (\Mux6~60_combout  & (\data_out_sel[1]~input_o ))) ) ) ) # ( \Mux6~58_combout  & ( !\Mux6~57_combout  & ( (!\data_out_sel[2]~input_o  
// & (((\data_out_sel[1]~input_o  & \Mux6~59_combout )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o )) # (\Mux6~60_combout ))) ) ) ) # ( !\Mux6~58_combout  & ( !\Mux6~57_combout  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  
// & ((\Mux6~59_combout ))) # (\data_out_sel[2]~input_o  & (\Mux6~60_combout )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\Mux6~60_combout ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\Mux6~59_combout ),
	.datae(!\Mux6~58_combout ),
	.dataf(!\Mux6~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~61 .extended_lut = "off";
defparam \Mux6~61 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \Mux6~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N0
cyclonev_lcell_comb \Mux6~43 (
// Equation(s):
// \Mux6~43_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a130  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a134 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a142 )) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a130  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a134 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a142 )) ) ) ) # ( \MEM7|mem_rtl_0|auto_generated|ram_block1a130  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a138 ) ) ) ) # ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a130  & ( !\data_out_sel[2]~input_o  & ( (\MEM7|mem_rtl_0|auto_generated|ram_block1a138  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a138 ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a142 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a130 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~43 .extended_lut = "off";
defparam \Mux6~43 .lut_mask = 64'h0505F5F503F303F3;
defparam \Mux6~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N42
cyclonev_lcell_comb \Mux6~45 (
// Equation(s):
// \Mux6~45_combout  = ( \MEM7|mem_rtl_0|auto_generated|ram_block1a139  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a143  & ( ((!\data_out_sel[2]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a131 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a135 )))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a139  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a143  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  
// & (\MEM7|mem_rtl_0|auto_generated|ram_block1a131 )) # (\data_out_sel[2]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a135 ))))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )))) ) ) ) # ( 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a139  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a143  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a131 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a135 ))))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )))) ) ) ) # ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a139  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a143  & ( 
// (!\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a131 )) # (\data_out_sel[2]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a135 ))))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a131 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a135 ),
	.datae(!\MEM7|mem_rtl_0|auto_generated|ram_block1a139 ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a143 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~45 .extended_lut = "off";
defparam \Mux6~45 .lut_mask = 64'h202A707A252F757F;
defparam \Mux6~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N36
cyclonev_lcell_comb \Mux6~44 (
// Equation(s):
// \Mux6~44_combout  = ( \data_out_sel[3]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a137  & ( (!\data_out_sel[2]~input_o ) # (\MEM7|mem_rtl_0|auto_generated|ram_block1a141 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( 
// \MEM7|mem_rtl_0|auto_generated|ram_block1a137  & ( (!\data_out_sel[2]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a129 )) # (\data_out_sel[2]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a133 ))) ) ) ) # ( \data_out_sel[3]~input_o  & ( 
// !\MEM7|mem_rtl_0|auto_generated|ram_block1a137  & ( (\data_out_sel[2]~input_o  & \MEM7|mem_rtl_0|auto_generated|ram_block1a141 ) ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\MEM7|mem_rtl_0|auto_generated|ram_block1a137  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM7|mem_rtl_0|auto_generated|ram_block1a129 )) # (\data_out_sel[2]~input_o  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a133 ))) ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a129 ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a141 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a137 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~44 .extended_lut = "off";
defparam \Mux6~44 .lut_mask = 64'h5353000F5353F0FF;
defparam \Mux6~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N24
cyclonev_lcell_comb \Mux6~42 (
// Equation(s):
// \Mux6~42_combout  = ( \data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a140  ) ) ) # ( !\data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a132  ) ) ) # 
// ( \data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a136  ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM7|mem_rtl_0|auto_generated|ram_block1a128  ) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a140 ),
	.datab(!\MEM7|mem_rtl_0|auto_generated|ram_block1a136 ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a128 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a132 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~42 .extended_lut = "off";
defparam \Mux6~42 .lut_mask = 64'h0F0F333300FF5555;
defparam \Mux6~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N48
cyclonev_lcell_comb \Mux6~46 (
// Equation(s):
// \Mux6~46_combout  = ( \Mux6~44_combout  & ( \Mux6~42_combout  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & (\Mux6~43_combout )) # (\data_out_sel[0]~input_o  & ((\Mux6~45_combout )))) ) ) ) # ( !\Mux6~44_combout  & ( \Mux6~42_combout  
// & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\Mux6~43_combout ))) # (\data_out_sel[0]~input_o  & (((\Mux6~45_combout  & \data_out_sel[1]~input_o )))) ) ) ) # ( \Mux6~44_combout  & ( !\Mux6~42_combout  & ( (!\data_out_sel[0]~input_o 
//  & (\Mux6~43_combout  & ((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\Mux6~45_combout )))) ) ) ) # ( !\Mux6~44_combout  & ( !\Mux6~42_combout  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o 
//  & (\Mux6~43_combout )) # (\data_out_sel[0]~input_o  & ((\Mux6~45_combout ))))) ) ) )

	.dataa(!\Mux6~43_combout ),
	.datab(!\Mux6~45_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\Mux6~44_combout ),
	.dataf(!\Mux6~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~46 .extended_lut = "off";
defparam \Mux6~46 .lut_mask = 64'h00530F53F053FF53;
defparam \Mux6~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N6
cyclonev_lcell_comb \Mux6~62 (
// Equation(s):
// \Mux6~62_combout  = ( \Mux6~61_combout  & ( \Mux6~46_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\Mux6~51_combout ))) # (\data_out_sel[5]~input_o  & (((\Mux6~56_combout ) # (\data_out_sel[4]~input_o )))) ) ) ) # ( 
// !\Mux6~61_combout  & ( \Mux6~46_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\Mux6~51_combout ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & \Mux6~56_combout )))) ) ) ) # ( \Mux6~61_combout  & ( 
// !\Mux6~46_combout  & ( (!\data_out_sel[5]~input_o  & (\Mux6~51_combout  & (\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((\Mux6~56_combout ) # (\data_out_sel[4]~input_o )))) ) ) ) # ( !\Mux6~61_combout  & ( !\Mux6~46_combout  & ( 
// (!\data_out_sel[5]~input_o  & (\Mux6~51_combout  & (\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & \Mux6~56_combout )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\Mux6~51_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux6~56_combout ),
	.datae(!\Mux6~61_combout ),
	.dataf(!\Mux6~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~62 .extended_lut = "off";
defparam \Mux6~62 .lut_mask = 64'h02520757A2F2A7F7;
defparam \Mux6~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N24
cyclonev_lcell_comb \Mux6~69 (
// Equation(s):
// \Mux6~69_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & (!\data_out_sel[2]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a192 ))) # (\data_out_sel[0]~input_o  & ((((\MEM7|mem_rtl_0|auto_generated|ram_block1a193 ))) # 
// (\data_out_sel[2]~input_o ))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & (!\data_out_sel[2]~input_o  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a194 ))) # (\data_out_sel[0]~input_o  & 
// ((((\MEM7|mem_rtl_0|auto_generated|ram_block1a195 ))) # (\data_out_sel[2]~input_o ))) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a193 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM7|mem_rtl_0|auto_generated|ram_block1a195 ),
	.datag(!\MEM7|mem_rtl_0|auto_generated|ram_block1a192 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~69 .extended_lut = "on";
defparam \Mux6~69 .lut_mask = 64'h195D1919195D5D5D;
defparam \Mux6~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N36
cyclonev_lcell_comb \Mux6~63 (
// Equation(s):
// \Mux6~63_combout  = ( !\data_out_sel[1]~input_o  & ( ((!\data_out_sel[2]~input_o  & (((\Mux6~69_combout )))) # (\data_out_sel[2]~input_o  & ((!\Mux6~69_combout  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a196 )) # (\Mux6~69_combout  & 
// ((\MEM7|mem_rtl_0|auto_generated|ram_block1a197 )))))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((((\Mux6~69_combout ))))) # (\data_out_sel[2]~input_o  & (((!\Mux6~69_combout  & ((\MEM7|mem_rtl_0|auto_generated|ram_block1a198 
// ))) # (\Mux6~69_combout  & (\MEM7|mem_rtl_0|auto_generated|ram_block1a199 ))))) ) )

	.dataa(!\MEM7|mem_rtl_0|auto_generated|ram_block1a199 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM7|mem_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\MEM7|mem_rtl_0|auto_generated|ram_block1a197 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux6~69_combout ),
	.datag(!\MEM7|mem_rtl_0|auto_generated|ram_block1a196 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~63 .extended_lut = "on";
defparam \Mux6~63 .lut_mask = 64'h03030303CCFFDDDD;
defparam \Mux6~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N51
cyclonev_lcell_comb \Mux6~67 (
// Equation(s):
// \Mux6~67_combout  = ( \Mux6~63_combout  & ( (!\data_out_sel[4]~input_o  & (!\data_out_sel[5]~input_o  & !\data_out_sel[3]~input_o )) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(gnd),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\Mux6~63_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~67 .extended_lut = "off";
defparam \Mux6~67 .lut_mask = 64'h0000A0000000A000;
defparam \Mux6~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N42
cyclonev_lcell_comb \Mux6~68 (
// Equation(s):
// \Mux6~68_combout  = ( \data_out_sel[7]~input_o  & ( \Mux6~67_combout  & ( (\Mux6~62_combout ) # (\data_out_sel[6]~input_o ) ) ) ) # ( !\data_out_sel[7]~input_o  & ( \Mux6~67_combout  & ( (!\data_out_sel[6]~input_o  & (\Mux6~20_combout )) # 
// (\data_out_sel[6]~input_o  & ((\Mux6~41_combout ))) ) ) ) # ( \data_out_sel[7]~input_o  & ( !\Mux6~67_combout  & ( (!\data_out_sel[6]~input_o  & \Mux6~62_combout ) ) ) ) # ( !\data_out_sel[7]~input_o  & ( !\Mux6~67_combout  & ( (!\data_out_sel[6]~input_o  
// & (\Mux6~20_combout )) # (\data_out_sel[6]~input_o  & ((\Mux6~41_combout ))) ) ) )

	.dataa(!\Mux6~20_combout ),
	.datab(!\data_out_sel[6]~input_o ),
	.datac(!\Mux6~41_combout ),
	.datad(!\Mux6~62_combout ),
	.datae(!\data_out_sel[7]~input_o ),
	.dataf(!\Mux6~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~68 .extended_lut = "off";
defparam \Mux6~68 .lut_mask = 64'h474700CC474733FF;
defparam \Mux6~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N0
cyclonev_lcell_comb \Mux10~5 (
// Equation(s):
// \Mux10~5_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a18  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a34  & ( (!\data_out_sel[5]~input_o  & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a2 ) # (\data_out_sel[4]~input_o )))) # 
// (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a50 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a18  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a34  & ( (!\data_out_sel[5]~input_o  
// & (((!\data_out_sel[4]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a2 )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a50 ))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a18 
//  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a34  & ( (!\data_out_sel[5]~input_o  & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a2 ) # (\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a50  & 
// (\data_out_sel[4]~input_o ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a18  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a34  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a2 )))) 
// # (\data_out_sel[5]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a50  & (\data_out_sel[4]~input_o ))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a50 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a18 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a34 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~5 .extended_lut = "off";
defparam \Mux10~5 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N0
cyclonev_lcell_comb \Mux10~6 (
// Equation(s):
// \Mux10~6_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a6  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a22  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a38 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a54 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a6  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a22  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o 
// )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a38 )) # (\data_out_sel[4]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a54 ))))) ) ) ) # ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a6  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a22  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a38 )) # (\data_out_sel[4]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a54 ))))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a6  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a22  & ( 
// (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a38 )) # (\data_out_sel[4]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a54 ))))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a38 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a54 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a6 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~6 .extended_lut = "off";
defparam \Mux10~6 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux10~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \MEM11|mem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[63]~input_o ,\data_in[62]~input_o ,\data_in[61]~input_o ,\data_in[59]~input_o ,\data_in[58]~input_o ,\data_in[57]~input_o ,\data_in[55]~input_o ,\data_in[53]~input_o ,\data_in[51]~input_o ,\data_in[49]~input_o ,\data_in[47]~input_o ,\data_in[46]~input_o ,
\data_in[45]~input_o ,\data_in[43]~input_o ,\data_in[42]~input_o ,\data_in[41]~input_o ,\data_in[39]~input_o ,\data_in[37]~input_o ,\data_in[35]~input_o ,\data_in[33]~input_o ,\data_in[31]~input_o ,\data_in[30]~input_o ,\data_in[29]~input_o ,\data_in[27]~input_o ,
\data_in[26]~input_o ,\data_in[25]~input_o ,\data_in[23]~input_o ,\data_in[21]~input_o ,\data_in[19]~input_o ,\data_in[17]~input_o ,\data_in[15]~input_o ,\data_in[14]~input_o ,\data_in[13]~input_o ,\data_in[11]~input_o ,\data_in[10]~input_o ,\data_in[9]~input_o ,
\data_in[7]~input_o ,\data_in[5]~input_o ,\data_in[3]~input_o ,\data_in[1]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM11|mem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 8;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 40;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 255;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 150;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 200;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 8;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 40;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 255;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 150;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 200;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N0
cyclonev_lcell_comb \Mux10~8 (
// Equation(s):
// \Mux10~8_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a46  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a30 ))) # 
// (\data_out_sel[5]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a62 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a46  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\data_out_sel[4]~input_o  & (!\data_out_sel[5]~input_o )) # 
// (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a30 ))) # (\data_out_sel[5]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a62 )))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a46  & ( 
// !\MEM11|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\data_out_sel[4]~input_o  & (\data_out_sel[5]~input_o )) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a30 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a62 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a46  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a14  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a30 ))) # (\data_out_sel[5]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a62 )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a62 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a30 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a46 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~8 .extended_lut = "off";
defparam \Mux10~8 .lut_mask = 64'h0145236789CDABEF;
defparam \Mux10~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N24
cyclonev_lcell_comb \Mux10~7 (
// Equation(s):
// \Mux10~7_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a42  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a26 )) # 
// (\data_out_sel[5]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a58 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a42  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o 
// )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a26 )) # (\data_out_sel[5]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a58 ))))) ) ) ) # ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a42  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a26 )) # (\data_out_sel[5]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a58 ))))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a42  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a10  & ( 
// (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a26 )) # (\data_out_sel[5]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a58 ))))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a58 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a42 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~7 .extended_lut = "off";
defparam \Mux10~7 .lut_mask = 64'h050305F3F503F5F3;
defparam \Mux10~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y10_N36
cyclonev_lcell_comb \Mux10~9 (
// Equation(s):
// \Mux10~9_combout  = ( \Mux10~8_combout  & ( \Mux10~7_combout  & ( ((!\data_out_sel[2]~input_o  & (\Mux10~5_combout )) # (\data_out_sel[2]~input_o  & ((\Mux10~6_combout )))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\Mux10~8_combout  & ( \Mux10~7_combout  & 
// ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & (\Mux10~5_combout )) # (\data_out_sel[2]~input_o  & ((\Mux10~6_combout ))))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )))) ) ) ) # ( \Mux10~8_combout  & ( !\Mux10~7_combout  
// & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & (\Mux10~5_combout )) # (\data_out_sel[2]~input_o  & ((\Mux10~6_combout ))))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )))) ) ) ) # ( !\Mux10~8_combout  & ( 
// !\Mux10~7_combout  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & (\Mux10~5_combout )) # (\data_out_sel[2]~input_o  & ((\Mux10~6_combout ))))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\Mux10~5_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux10~6_combout ),
	.datae(!\Mux10~8_combout ),
	.dataf(!\Mux10~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~9 .extended_lut = "off";
defparam \Mux10~9 .lut_mask = 64'h202A252F707A757F;
defparam \Mux10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N18
cyclonev_lcell_comb \Mux10~18 (
// Equation(s):
// \Mux10~18_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a55  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a59  & ( (!\data_out_sel[3]~input_o  & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a51 ) # (\data_out_sel[2]~input_o )))) # 
// (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a63 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a55  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a59  & ( (!\data_out_sel[3]~input_o  
// & (((!\data_out_sel[2]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a51 )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a63 ))) ) ) ) # ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a55  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a59  & ( (!\data_out_sel[3]~input_o  & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a51 ) # (\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a63  & (\data_out_sel[2]~input_o ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a55  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a59  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o  & 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a51 )))) # (\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a63  & (\data_out_sel[2]~input_o ))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a51 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a55 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a59 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~18 .extended_lut = "off";
defparam \Mux10~18 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \Mux10~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N42
cyclonev_lcell_comb \Mux10~17 (
// Equation(s):
// \Mux10~17_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a39  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a43 ))) # 
// (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a47 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a39  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o ) # 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a43 )))) # (\data_out_sel[2]~input_o  & (\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a47 ))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a39  & ( 
// !\MEM11|mem_rtl_0|auto_generated|ram_block1a35  & ( (!\data_out_sel[2]~input_o  & (\data_out_sel[3]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a43 )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[3]~input_o ) # 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a47 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a39  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a35  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a43 ))) # (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a47 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a47 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a39 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a35 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~17 .extended_lut = "off";
defparam \Mux10~17 .lut_mask = 64'h0123456789ABCDEF;
defparam \Mux10~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N6
cyclonev_lcell_comb \Mux10~16 (
// Equation(s):
// \Mux10~16_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a27  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a23 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a27  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a23 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a31 ))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a27  & ( !\data_out_sel[2]~input_o  & ( (\MEM11|mem_rtl_0|auto_generated|ram_block1a19 ) # (\data_out_sel[3]~input_o ) ) ) ) # ( 
// !\MEM11|mem_rtl_0|auto_generated|ram_block1a27  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a19 ) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a27 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~16 .extended_lut = "off";
defparam \Mux10~16 .lut_mask = 64'h00CC33FF47474747;
defparam \Mux10~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N30
cyclonev_lcell_comb \Mux10~15 (
// Equation(s):
// \Mux10~15_combout  = ( \data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a15  ) ) ) # ( !\data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a7  ) ) ) # 
// ( \data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a11  ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a3  ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~15 .extended_lut = "off";
defparam \Mux10~15 .lut_mask = 64'h333300FF55550F0F;
defparam \Mux10~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y14_N54
cyclonev_lcell_comb \Mux10~19 (
// Equation(s):
// \Mux10~19_combout  = ( \data_out_sel[5]~input_o  & ( \Mux10~15_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux10~17_combout ))) # (\data_out_sel[4]~input_o  & (\Mux10~18_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux10~15_combout  & ( 
// (!\data_out_sel[4]~input_o ) # (\Mux10~16_combout ) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux10~15_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux10~17_combout ))) # (\data_out_sel[4]~input_o  & (\Mux10~18_combout )) ) ) ) # ( 
// !\data_out_sel[5]~input_o  & ( !\Mux10~15_combout  & ( (\data_out_sel[4]~input_o  & \Mux10~16_combout ) ) ) )

	.dataa(!\Mux10~18_combout ),
	.datab(!\Mux10~17_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux10~16_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux10~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~19 .extended_lut = "off";
defparam \Mux10~19 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux10~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N18
cyclonev_lcell_comb \Mux10~3 (
// Equation(s):
// \Mux10~3_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a28  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a44 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a60 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a28  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o 
// )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a44 ))) # (\data_out_sel[4]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a60 )))) ) ) ) # ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a28  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a44 ))) # (\data_out_sel[4]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a60 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a28  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a12  & ( 
// (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a44 ))) # (\data_out_sel[4]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a60 )))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a60 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a44 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a28 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~3 .extended_lut = "off";
defparam \Mux10~3 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \Mux10~2 (
// Equation(s):
// \Mux10~2_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a8  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a24 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a56 )) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a8  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a24 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a56 )) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a8  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a40 ) ) ) ) # ( 
// !\MEM11|mem_rtl_0|auto_generated|ram_block1a8  & ( !\data_out_sel[4]~input_o  & ( (\MEM11|mem_rtl_0|auto_generated|ram_block1a40  & \data_out_sel[5]~input_o ) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a56 ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a40 ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a8 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~2 .extended_lut = "off";
defparam \Mux10~2 .lut_mask = 64'h0033FF330F550F55;
defparam \Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N36
cyclonev_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a36  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a20 ))) # 
// (\data_out_sel[5]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a52 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a36  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a20 )))) # (\data_out_sel[5]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a52  & (\data_out_sel[4]~input_o ))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a36  & ( 
// !\MEM11|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a20 )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a52 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a36  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a4  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a20 ))) # (\data_out_sel[5]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a52 )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a52 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a36 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~1 .extended_lut = "off";
defparam \Mux10~1 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N30
cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a16  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a32 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a48 )) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a16  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a32 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a48 )) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a16  & ( !\data_out_sel[5]~input_o  & ( (\MEM11|mem_rtl_0|auto_generated|ram_block1a0 ) # (\data_out_sel[4]~input_o ) ) ) ) # ( 
// !\MEM11|mem_rtl_0|auto_generated|ram_block1a16  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a0 ) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a48 ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a32 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a0 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h00F00FFF35353535;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \Mux10~4 (
// Equation(s):
// \Mux10~4_combout  = ( \Mux10~1_combout  & ( \Mux10~0_combout  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\Mux10~2_combout ))) # (\data_out_sel[2]~input_o  & (\Mux10~3_combout ))) ) ) ) # ( !\Mux10~1_combout  & ( \Mux10~0_combout  
// & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o ) # (\Mux10~2_combout )))) # (\data_out_sel[2]~input_o  & (\Mux10~3_combout  & ((\data_out_sel[3]~input_o )))) ) ) ) # ( \Mux10~1_combout  & ( !\Mux10~0_combout  & ( (!\data_out_sel[2]~input_o 
//  & (((\Mux10~2_combout  & \data_out_sel[3]~input_o )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )) # (\Mux10~3_combout ))) ) ) ) # ( !\Mux10~1_combout  & ( !\Mux10~0_combout  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o 
//  & ((\Mux10~2_combout ))) # (\data_out_sel[2]~input_o  & (\Mux10~3_combout )))) ) ) )

	.dataa(!\Mux10~3_combout ),
	.datab(!\Mux10~2_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\Mux10~1_combout ),
	.dataf(!\Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~4 .extended_lut = "off";
defparam \Mux10~4 .lut_mask = 64'h00350F35F035FF35;
defparam \Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N36
cyclonev_lcell_comb \Mux10~11 (
// Equation(s):
// \Mux10~11_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a17  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a21 ))) # 
// (\data_out_sel[3]~input_o  & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a25 ) # (\data_out_sel[2]~input_o )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a17  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[3]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a21  & (\data_out_sel[2]~input_o ))) # (\data_out_sel[3]~input_o  & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a25 ) # (\data_out_sel[2]~input_o )))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a17  & ( 
// !\MEM11|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a21 ))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o  & 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a25 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a17  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a29  & ( (!\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a21  & 
// (\data_out_sel[2]~input_o ))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a25 )))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a21 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a17 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~11 .extended_lut = "off";
defparam \Mux10~11 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Mux10~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N0
cyclonev_lcell_comb \Mux10~10 (
// Equation(s):
// \Mux10~10_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a5 )) # 
// (\data_out_sel[3]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a13 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\data_out_sel[3]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a5  & (\data_out_sel[2]~input_o ))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a13 )))) ) ) ) # ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a5 ))) # (\data_out_sel[3]~input_o 
//  & (((\data_out_sel[2]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a13 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a9  & ( (\data_out_sel[2]~input_o  & 
// ((!\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a5 )) # (\data_out_sel[3]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a13 ))))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~10 .extended_lut = "off";
defparam \Mux10~10 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux10~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N45
cyclonev_lcell_comb \Mux10~12 (
// Equation(s):
// \Mux10~12_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a45  & ( \data_out_sel[2]~input_o  & ( (\data_out_sel[3]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a37 ) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a45  & ( 
// \data_out_sel[2]~input_o  & ( (\MEM11|mem_rtl_0|auto_generated|ram_block1a37  & !\data_out_sel[3]~input_o ) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a45  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a33 ))) # (\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a41 )) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a45  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a33 ))) # (\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a41 )) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a41 ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a37 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a33 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a45 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~12 .extended_lut = "off";
defparam \Mux10~12 .lut_mask = 64'h05F505F530303F3F;
defparam \Mux10~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N18
cyclonev_lcell_comb \Mux10~13 (
// Equation(s):
// \Mux10~13_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a49  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a53 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a61 )) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a49  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a53 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a61 )) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a49  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a57 ) ) ) ) # ( 
// !\MEM11|mem_rtl_0|auto_generated|ram_block1a49  & ( !\data_out_sel[2]~input_o  & ( (\MEM11|mem_rtl_0|auto_generated|ram_block1a57  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a57 ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a61 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a53 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a49 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~13 .extended_lut = "off";
defparam \Mux10~13 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \Mux10~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N24
cyclonev_lcell_comb \Mux10~14 (
// Equation(s):
// \Mux10~14_combout  = ( \data_out_sel[4]~input_o  & ( \Mux10~13_combout  & ( (\data_out_sel[5]~input_o ) # (\Mux10~11_combout ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \Mux10~13_combout  & ( (!\data_out_sel[5]~input_o  & (\Mux10~10_combout )) # 
// (\data_out_sel[5]~input_o  & ((\Mux10~12_combout ))) ) ) ) # ( \data_out_sel[4]~input_o  & ( !\Mux10~13_combout  & ( (\Mux10~11_combout  & !\data_out_sel[5]~input_o ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\Mux10~13_combout  & ( 
// (!\data_out_sel[5]~input_o  & (\Mux10~10_combout )) # (\data_out_sel[5]~input_o  & ((\Mux10~12_combout ))) ) ) )

	.dataa(!\Mux10~11_combout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\Mux10~10_combout ),
	.datad(!\Mux10~12_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux10~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~14 .extended_lut = "off";
defparam \Mux10~14 .lut_mask = 64'h0C3F44440C3F7777;
defparam \Mux10~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y14_N30
cyclonev_lcell_comb \Mux10~20 (
// Equation(s):
// \Mux10~20_combout  = ( \Mux10~4_combout  & ( \Mux10~14_combout  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & (\Mux10~9_combout )) # (\data_out_sel[0]~input_o  & ((\Mux10~19_combout )))) ) ) ) # ( !\Mux10~4_combout  & ( 
// \Mux10~14_combout  & ( (!\data_out_sel[0]~input_o  & (\Mux10~9_combout  & (\data_out_sel[1]~input_o ))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\Mux10~19_combout )))) ) ) ) # ( \Mux10~4_combout  & ( !\Mux10~14_combout  & ( 
// (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\Mux10~9_combout ))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o  & \Mux10~19_combout )))) ) ) ) # ( !\Mux10~4_combout  & ( !\Mux10~14_combout  & ( (\data_out_sel[1]~input_o  
// & ((!\data_out_sel[0]~input_o  & (\Mux10~9_combout )) # (\data_out_sel[0]~input_o  & ((\Mux10~19_combout ))))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\Mux10~9_combout ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\Mux10~19_combout ),
	.datae(!\Mux10~4_combout ),
	.dataf(!\Mux10~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~20 .extended_lut = "off";
defparam \Mux10~20 .lut_mask = 64'h0207A2A75257F2F7;
defparam \Mux10~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N18
cyclonev_lcell_comb \Mux10~69 (
// Equation(s):
// \Mux10~69_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & (!\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a192 ))) # (\data_out_sel[0]~input_o  & ((((\MEM11|mem_rtl_0|auto_generated|ram_block1a193 ))) # 
// (\data_out_sel[2]~input_o ))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & (!\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a194 ))) # (\data_out_sel[0]~input_o  & 
// ((((\MEM11|mem_rtl_0|auto_generated|ram_block1a195 ))) # (\data_out_sel[2]~input_o ))) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a195 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a193 ),
	.datag(!\MEM11|mem_rtl_0|auto_generated|ram_block1a192 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~69 .extended_lut = "on";
defparam \Mux10~69 .lut_mask = 64'h1919195D5D5D195D;
defparam \Mux10~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N30
cyclonev_lcell_comb \Mux10~63 (
// Equation(s):
// \Mux10~63_combout  = ( !\data_out_sel[1]~input_o  & ( (!\Mux10~69_combout  & (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a196 ))) # (\Mux10~69_combout  & ((!\data_out_sel[2]~input_o ) # 
// (((\MEM11|mem_rtl_0|auto_generated|ram_block1a197 ))))) ) ) # ( \data_out_sel[1]~input_o  & ( (!\Mux10~69_combout  & (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a198 ))) # (\Mux10~69_combout  & ((!\data_out_sel[2]~input_o ) # 
// (((\MEM11|mem_rtl_0|auto_generated|ram_block1a199 ))))) ) )

	.dataa(!\Mux10~69_combout ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a197 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a199 ),
	.datag(!\MEM11|mem_rtl_0|auto_generated|ram_block1a196 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~63 .extended_lut = "on";
defparam \Mux10~63 .lut_mask = 64'h4657464646575757;
defparam \Mux10~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N12
cyclonev_lcell_comb \Mux10~67 (
// Equation(s):
// \Mux10~67_combout  = ( !\data_out_sel[5]~input_o  & ( \Mux10~63_combout  & ( (!\data_out_sel[3]~input_o  & !\data_out_sel[4]~input_o ) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(gnd),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(gnd),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux10~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~67 .extended_lut = "off";
defparam \Mux10~67 .lut_mask = 64'h00000000A0A00000;
defparam \Mux10~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \MEM11|mem_rtl_0|auto_generated|ram_block1a144 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[190]~input_o ,\data_in[188]~input_o ,\data_in[186]~input_o ,\data_in[184]~input_o ,\data_in[182]~input_o ,\data_in[180]~input_o ,\data_in[178]~input_o ,\data_in[176]~input_o ,\data_in[175]~input_o ,\data_in[174]~input_o ,\data_in[173]~input_o ,
\data_in[172]~input_o ,\data_in[171]~input_o ,\data_in[170]~input_o ,\data_in[169]~input_o ,\data_in[168]~input_o ,\data_in[167]~input_o ,\data_in[166]~input_o ,\data_in[165]~input_o ,\data_in[164]~input_o ,\data_in[163]~input_o ,\data_in[162]~input_o ,
\data_in[161]~input_o ,\data_in[160]~input_o ,\data_in[159]~input_o ,\data_in[158]~input_o ,\data_in[157]~input_o ,\data_in[156]~input_o ,\data_in[155]~input_o ,\data_in[154]~input_o ,\data_in[153]~input_o ,\data_in[152]~input_o ,\data_in[151]~input_o ,
\data_in[150]~input_o ,\data_in[149]~input_o ,\data_in[148]~input_o ,\data_in[147]~input_o ,\data_in[146]~input_o ,\data_in[145]~input_o ,\data_in[144]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM11|mem_rtl_0|auto_generated|ram_block1a144_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .logical_ram_name = "single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "old";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .operation_mode = "dual_port";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_a_address_width = 8;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_a_data_width = 40;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_a_first_bit_number = 144;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_a_last_address = 255;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 150;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_a_logical_ram_width = 200;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_b_address_clock = "clock0";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_b_address_width = 8;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_b_data_width = 40;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_b_first_bit_number = 144;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_b_last_address = 255;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 150;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_b_logical_ram_width = 200;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock0";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a144 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N18
cyclonev_lcell_comb \Mux10~49 (
// Equation(s):
// \Mux10~49_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a168  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a170  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a169 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a171 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a168  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a170  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o  
// & \MEM11|mem_rtl_0|auto_generated|ram_block1a169 )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a171 ))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a168  & ( 
// !\MEM11|mem_rtl_0|auto_generated|ram_block1a170  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a169 )))) # (\data_out_sel[1]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a171  & 
// (\data_out_sel[0]~input_o ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a168  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a170  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a169 
// ))) # (\data_out_sel[1]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a171 )))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a171 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a169 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a168 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a170 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~49 .extended_lut = "off";
defparam \Mux10~49 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux10~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N24
cyclonev_lcell_comb \Mux10~50 (
// Equation(s):
// \Mux10~50_combout  = ( \data_out_sel[1]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[0]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a175 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a172 ))) # (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a173 )) ) ) ) # ( \data_out_sel[1]~input_o  & 
// ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a174  & ( (\data_out_sel[0]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a175 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a174  & ( (!\data_out_sel[0]~input_o  
// & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a172 ))) # (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a173 )) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a173 ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a172 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a175 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a174 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~50 .extended_lut = "off";
defparam \Mux10~50 .lut_mask = 64'h3535000F3535F0FF;
defparam \Mux10~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N42
cyclonev_lcell_comb \Mux10~48 (
// Equation(s):
// \Mux10~48_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a166  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a167  & ( ((!\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a164 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a165 ))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a166  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a167  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  
// & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a164 ))) # (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a165 )))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o )))) ) ) ) # ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a166  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a167  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a164 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a165 )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a166  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a167  & ( 
// (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a164 ))) # (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a165 )))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a165 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a164 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a166 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a167 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~48 .extended_lut = "off";
defparam \Mux10~48 .lut_mask = 64'h02A252F207A757F7;
defparam \Mux10~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N6
cyclonev_lcell_comb \Mux10~47 (
// Equation(s):
// \Mux10~47_combout  = ( \data_out_sel[1]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a162  & ( (!\data_out_sel[0]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a163 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a162  & ( (!\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a160 ))) # (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a161 )) ) ) ) # ( \data_out_sel[1]~input_o  & 
// ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a162  & ( (\MEM11|mem_rtl_0|auto_generated|ram_block1a163  & \data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a162  & ( (!\data_out_sel[0]~input_o  
// & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a160 ))) # (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a161 )) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a161 ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a163 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a160 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a162 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~47 .extended_lut = "off";
defparam \Mux10~47 .lut_mask = 64'h05F5030305F5F3F3;
defparam \Mux10~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y19_N30
cyclonev_lcell_comb \Mux10~51 (
// Equation(s):
// \Mux10~51_combout  = ( \data_out_sel[3]~input_o  & ( \Mux10~47_combout  & ( (!\data_out_sel[2]~input_o  & (\Mux10~49_combout )) # (\data_out_sel[2]~input_o  & ((\Mux10~50_combout ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \Mux10~47_combout  & ( 
// (!\data_out_sel[2]~input_o ) # (\Mux10~48_combout ) ) ) ) # ( \data_out_sel[3]~input_o  & ( !\Mux10~47_combout  & ( (!\data_out_sel[2]~input_o  & (\Mux10~49_combout )) # (\data_out_sel[2]~input_o  & ((\Mux10~50_combout ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\Mux10~47_combout  & ( (\data_out_sel[2]~input_o  & \Mux10~48_combout ) ) ) )

	.dataa(!\Mux10~49_combout ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\Mux10~50_combout ),
	.datad(!\Mux10~48_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux10~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~51 .extended_lut = "off";
defparam \Mux10~51 .lut_mask = 64'h00334747CCFF4747;
defparam \Mux10~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y18_N36
cyclonev_lcell_comb \Mux10~52 (
// Equation(s):
// \Mux10~52_combout  = ( \data_out_sel[2]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a148  & ( (!\data_out_sel[3]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a156 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a148  & ( (!\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a144~portbdataout )) # (\data_out_sel[3]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a152 ))) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a148  & ( (\MEM11|mem_rtl_0|auto_generated|ram_block1a156  & \data_out_sel[3]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a148  & ( 
// (!\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a144~portbdataout )) # (\data_out_sel[3]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a152 ))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a144~portbdataout ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a156 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a152 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a148 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~52 .extended_lut = "off";
defparam \Mux10~52 .lut_mask = 64'h505F0303505FF3F3;
defparam \Mux10~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y18_N42
cyclonev_lcell_comb \Mux10~53 (
// Equation(s):
// \Mux10~53_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a150  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a146  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a154 ))) # 
// (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a158 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a150  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a146  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o 
// )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a154 ))) # (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a158 )))) ) ) ) # ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a150  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a146  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )))) # (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a154 ))) # (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a158 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a150  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a146  & ( 
// (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a154 ))) # (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a158 )))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a158 ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a154 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a150 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a146 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~53 .extended_lut = "off";
defparam \Mux10~53 .lut_mask = 64'h030503F5F305F3F5;
defparam \Mux10~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y18_N48
cyclonev_lcell_comb \Mux10~55 (
// Equation(s):
// \Mux10~55_combout  = ( \data_out_sel[2]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a155  & ( (!\data_out_sel[3]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a151 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a159 )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a155  & ( (\MEM11|mem_rtl_0|auto_generated|ram_block1a147 ) # (\data_out_sel[3]~input_o ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a155  & ( (!\data_out_sel[3]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a151 ))) # (\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a159 )) ) ) ) # 
// ( !\data_out_sel[2]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a155  & ( (!\data_out_sel[3]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a147 ) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a159 ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a151 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a147 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a155 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~55 .extended_lut = "off";
defparam \Mux10~55 .lut_mask = 64'h00F035350FFF3535;
defparam \Mux10~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y19_N42
cyclonev_lcell_comb \Mux10~54 (
// Equation(s):
// \Mux10~54_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a145  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a149  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a153 ))) # 
// (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a157 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a145  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a149  & ( (!\data_out_sel[2]~input_o  & 
// (((\MEM11|mem_rtl_0|auto_generated|ram_block1a153  & \data_out_sel[3]~input_o )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a157 ))) ) ) ) # ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a145  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a149  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a153 )))) # (\data_out_sel[2]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a157  & ((\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a145  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a149  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o 
//  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a153 ))) # (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a157 )))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a157 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a153 ),
	.datad(!\data_out_sel[3]~input_o ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a145 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a149 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~54 .extended_lut = "off";
defparam \Mux10~54 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \Mux10~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y18_N54
cyclonev_lcell_comb \Mux10~56 (
// Equation(s):
// \Mux10~56_combout  = ( \data_out_sel[0]~input_o  & ( \Mux10~54_combout  & ( (!\data_out_sel[1]~input_o ) # (\Mux10~55_combout ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux10~54_combout  & ( (!\data_out_sel[1]~input_o  & (\Mux10~52_combout )) # 
// (\data_out_sel[1]~input_o  & ((\Mux10~53_combout ))) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux10~54_combout  & ( (\Mux10~55_combout  & \data_out_sel[1]~input_o ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\Mux10~54_combout  & ( 
// (!\data_out_sel[1]~input_o  & (\Mux10~52_combout )) # (\data_out_sel[1]~input_o  & ((\Mux10~53_combout ))) ) ) )

	.dataa(!\Mux10~52_combout ),
	.datab(!\Mux10~53_combout ),
	.datac(!\Mux10~55_combout ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux10~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~56 .extended_lut = "off";
defparam \Mux10~56 .lut_mask = 64'h5533000F5533FF0F;
defparam \Mux10~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N30
cyclonev_lcell_comb \Mux10~59 (
// Equation(s):
// \Mux10~59_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a177  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a189  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a185 ))) # 
// (\data_out_sel[2]~input_o  & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a181 ) # (\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a177  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a189  & ( (!\data_out_sel[2]~input_o 
//  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a185  & (\data_out_sel[3]~input_o ))) # (\data_out_sel[2]~input_o  & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a181 ) # (\data_out_sel[3]~input_o )))) ) ) ) # ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a177  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a189  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a185 ))) # (\data_out_sel[2]~input_o  & 
// (((!\data_out_sel[3]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a181 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a177  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a189  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a185  & (\data_out_sel[3]~input_o ))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a181 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a185 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a181 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a177 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a189 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~59 .extended_lut = "off";
defparam \Mux10~59 .lut_mask = 64'h0252A2F20757A7F7;
defparam \Mux10~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N30
cyclonev_lcell_comb \Mux10~57 (
// Equation(s):
// \Mux10~57_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a188  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a184  & ( ((!\data_out_sel[2]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a176 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a180 ))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a188  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a184  & ( (!\data_out_sel[2]~input_o  & 
// (((\MEM11|mem_rtl_0|auto_generated|ram_block1a176 ) # (\data_out_sel[3]~input_o )))) # (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a180  & (!\data_out_sel[3]~input_o ))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a188  
// & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a184  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a176 )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o )) # 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a180 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a188  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a184  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a176 ))) # (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a180 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a180 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a176 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a188 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a184 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~57 .extended_lut = "off";
defparam \Mux10~57 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \Mux10~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N6
cyclonev_lcell_comb \Mux10~58 (
// Equation(s):
// \Mux10~58_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a182  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a178  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a186 ))) # 
// (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a190 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a182  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a178  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o 
// ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a186 )))) # (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a190  & (\data_out_sel[3]~input_o ))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a182  & ( 
// !\MEM11|mem_rtl_0|auto_generated|ram_block1a178  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a186 )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )) # 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a190 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a182  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a178  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a186 ))) # (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a190 )))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a190 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a186 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a182 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a178 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~58 .extended_lut = "off";
defparam \Mux10~58 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \Mux10~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N12
cyclonev_lcell_comb \Mux10~60 (
// Equation(s):
// \Mux10~60_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a187  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a183 )) # (\data_out_sel[3]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a191 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a187  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a183 )) # (\data_out_sel[3]~input_o  
// & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a191 ))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a187  & ( !\data_out_sel[2]~input_o  & ( (\MEM11|mem_rtl_0|auto_generated|ram_block1a179 ) # (\data_out_sel[3]~input_o ) ) ) ) # ( 
// !\MEM11|mem_rtl_0|auto_generated|ram_block1a187  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a179 ) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a179 ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a183 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a191 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a187 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~60 .extended_lut = "off";
defparam \Mux10~60 .lut_mask = 64'h222277770A5F0A5F;
defparam \Mux10~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y19_N18
cyclonev_lcell_comb \Mux10~61 (
// Equation(s):
// \Mux10~61_combout  = ( \data_out_sel[0]~input_o  & ( \Mux10~60_combout  & ( (\data_out_sel[1]~input_o ) # (\Mux10~59_combout ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux10~60_combout  & ( (!\data_out_sel[1]~input_o  & (\Mux10~57_combout )) # 
// (\data_out_sel[1]~input_o  & ((\Mux10~58_combout ))) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux10~60_combout  & ( (\Mux10~59_combout  & !\data_out_sel[1]~input_o ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\Mux10~60_combout  & ( 
// (!\data_out_sel[1]~input_o  & (\Mux10~57_combout )) # (\data_out_sel[1]~input_o  & ((\Mux10~58_combout ))) ) ) )

	.dataa(!\Mux10~59_combout ),
	.datab(!\Mux10~57_combout ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\Mux10~58_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux10~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~61 .extended_lut = "off";
defparam \Mux10~61 .lut_mask = 64'h303F5050303F5F5F;
defparam \Mux10~61 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \MEM11|mem_rtl_0|auto_generated|ram_block1a76 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[143]~input_o ,\data_in[142]~input_o ,\data_in[141]~input_o ,\data_in[140]~input_o ,\data_in[139]~input_o ,\data_in[138]~input_o ,\data_in[137]~input_o ,\data_in[136]~input_o ,\data_in[135]~input_o ,\data_in[134]~input_o ,\data_in[133]~input_o ,
\data_in[132]~input_o ,\data_in[131]~input_o ,\data_in[130]~input_o ,\data_in[129]~input_o ,\data_in[128]~input_o ,\data_in[127]~input_o ,\data_in[126]~input_o ,\data_in[125]~input_o ,\data_in[124]~input_o ,\data_in[119]~input_o ,\data_in[118]~input_o ,
\data_in[117]~input_o ,\data_in[116]~input_o ,\data_in[111]~input_o ,\data_in[110]~input_o ,\data_in[109]~input_o ,\data_in[108]~input_o ,\data_in[103]~input_o ,\data_in[102]~input_o ,\data_in[101]~input_o ,\data_in[100]~input_o ,\data_in[95]~input_o ,
\data_in[94]~input_o ,\data_in[93]~input_o ,\data_in[92]~input_o ,\data_in[79]~input_o ,\data_in[78]~input_o ,\data_in[77]~input_o ,\data_in[76]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM11|mem_rtl_0|auto_generated|ram_block1a76_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .operation_mode = "dual_port";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 8;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 40;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 76;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 255;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 150;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 200;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 8;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 40;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_b_first_bit_number = 76;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_b_last_address = 255;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 150;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_b_logical_ram_width = 200;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y18_N18
cyclonev_lcell_comb \Mux10~44 (
// Equation(s):
// \Mux10~44_combout  = ( \data_out_sel[3]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a137 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a141 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a133  & ( (\data_out_sel[2]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a129 ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a137 )) # (\data_out_sel[2]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a141 ))) ) ) ) # 
// ( !\data_out_sel[3]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a133  & ( (\MEM11|mem_rtl_0|auto_generated|ram_block1a129  & !\data_out_sel[2]~input_o ) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a129 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a137 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a141 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~44 .extended_lut = "off";
defparam \Mux10~44 .lut_mask = 64'h44440C3F77770C3F;
defparam \Mux10~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y18_N6
cyclonev_lcell_comb \Mux10~42 (
// Equation(s):
// \Mux10~42_combout  = ( \data_out_sel[3]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a132  & ( (!\data_out_sel[2]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a136 ))) # (\data_out_sel[2]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a140 )) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a132  & ( (\data_out_sel[2]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a128 ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a132  & ( (!\data_out_sel[2]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a136 ))) # (\data_out_sel[2]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a140 )) ) ) ) # 
// ( !\data_out_sel[3]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a132  & ( (\MEM11|mem_rtl_0|auto_generated|ram_block1a128  & !\data_out_sel[2]~input_o ) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a140 ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a128 ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a136 ),
	.datad(!\data_out_sel[2]~input_o ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a132 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~42 .extended_lut = "off";
defparam \Mux10~42 .lut_mask = 64'h33000F5533FF0F55;
defparam \Mux10~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y18_N12
cyclonev_lcell_comb \Mux10~43 (
// Equation(s):
// \Mux10~43_combout  = ( \data_out_sel[2]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a138  & ( (!\data_out_sel[3]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a134 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a142 )) ) ) ) # ( !\data_out_sel[2]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a138  & ( (\data_out_sel[3]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a130 ) ) ) ) # ( 
// \data_out_sel[2]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a138  & ( (!\data_out_sel[3]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a134 ))) # (\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a142 )) ) ) ) # 
// ( !\data_out_sel[2]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a138  & ( (\MEM11|mem_rtl_0|auto_generated|ram_block1a130  & !\data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a130 ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a142 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a138 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~43 .extended_lut = "off";
defparam \Mux10~43 .lut_mask = 64'h505003F35F5F03F3;
defparam \Mux10~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y18_N24
cyclonev_lcell_comb \Mux10~45 (
// Equation(s):
// \Mux10~45_combout  = ( \data_out_sel[2]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a135  & ( (!\data_out_sel[3]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a143 ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a135  & ( (!\data_out_sel[3]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a131 )) # (\data_out_sel[3]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a139 ))) ) ) ) # ( \data_out_sel[2]~input_o  & 
// ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a135  & ( (\MEM11|mem_rtl_0|auto_generated|ram_block1a143  & \data_out_sel[3]~input_o ) ) ) ) # ( !\data_out_sel[2]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a135  & ( (!\data_out_sel[3]~input_o  
// & (\MEM11|mem_rtl_0|auto_generated|ram_block1a131 )) # (\data_out_sel[3]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a139 ))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a131 ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a143 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a139 ),
	.datae(!\data_out_sel[2]~input_o ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a135 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~45 .extended_lut = "off";
defparam \Mux10~45 .lut_mask = 64'h505F0303505FF3F3;
defparam \Mux10~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y18_N0
cyclonev_lcell_comb \Mux10~46 (
// Equation(s):
// \Mux10~46_combout  = ( \data_out_sel[1]~input_o  & ( \Mux10~45_combout  & ( (\Mux10~43_combout ) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux10~45_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux10~42_combout ))) # 
// (\data_out_sel[0]~input_o  & (\Mux10~44_combout )) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux10~45_combout  & ( (!\data_out_sel[0]~input_o  & \Mux10~43_combout ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\Mux10~45_combout  & ( 
// (!\data_out_sel[0]~input_o  & ((\Mux10~42_combout ))) # (\data_out_sel[0]~input_o  & (\Mux10~44_combout )) ) ) )

	.dataa(!\Mux10~44_combout ),
	.datab(!\Mux10~42_combout ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\Mux10~43_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux10~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~46 .extended_lut = "off";
defparam \Mux10~46 .lut_mask = 64'h353500F035350FFF;
defparam \Mux10~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y17_N6
cyclonev_lcell_comb \Mux10~62 (
// Equation(s):
// \Mux10~62_combout  = ( \data_out_sel[5]~input_o  & ( \Mux10~46_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux10~51_combout )) # (\data_out_sel[4]~input_o  & ((\Mux10~61_combout ))) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux10~46_combout  & ( 
// (!\data_out_sel[4]~input_o ) # (\Mux10~56_combout ) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux10~46_combout  & ( (!\data_out_sel[4]~input_o  & (\Mux10~51_combout )) # (\data_out_sel[4]~input_o  & ((\Mux10~61_combout ))) ) ) ) # ( 
// !\data_out_sel[5]~input_o  & ( !\Mux10~46_combout  & ( (\Mux10~56_combout  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\Mux10~51_combout ),
	.datab(!\Mux10~56_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux10~61_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux10~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~62 .extended_lut = "off";
defparam \Mux10~62 .lut_mask = 64'h0303505FF3F3505F;
defparam \Mux10~62 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \MEM11|mem_rtl_0|auto_generated|ram_block1a64 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[123]~input_o ,\data_in[122]~input_o ,\data_in[121]~input_o ,\data_in[120]~input_o ,\data_in[115]~input_o ,\data_in[114]~input_o ,\data_in[113]~input_o ,\data_in[112]~input_o ,\data_in[107]~input_o ,\data_in[106]~input_o ,\data_in[105]~input_o ,
\data_in[104]~input_o ,\data_in[99]~input_o ,\data_in[98]~input_o ,\data_in[97]~input_o ,\data_in[96]~input_o ,\data_in[91]~input_o ,\data_in[90]~input_o ,\data_in[89]~input_o ,\data_in[88]~input_o ,\data_in[87]~input_o ,\data_in[86]~input_o ,\data_in[85]~input_o ,
\data_in[84]~input_o ,\data_in[83]~input_o ,\data_in[82]~input_o ,\data_in[81]~input_o ,\data_in[80]~input_o ,\data_in[75]~input_o ,\data_in[74]~input_o ,\data_in[73]~input_o ,\data_in[72]~input_o ,\data_in[71]~input_o ,\data_in[70]~input_o ,\data_in[69]~input_o ,
\data_in[68]~input_o ,\data_in[67]~input_o ,\data_in[66]~input_o ,\data_in[65]~input_o ,\data_in[64]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM11|mem_rtl_0|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "single_clk_ram:MEM11|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 8;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 40;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 64;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 255;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 150;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 200;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 8;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 40;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_b_first_bit_number = 64;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_b_last_address = 255;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 150;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_b_logical_ram_width = 200;
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \MEM11|mem_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N48
cyclonev_lcell_comb \Mux10~29 (
// Equation(s):
// \Mux10~29_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a121  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a120 ))) # 
// (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a123 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a121  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a122  & ( 
// (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a120 ))) # (\data_out_sel[0]~input_o  & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a123  & \data_out_sel[1]~input_o )))) ) ) ) # ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a121  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a120  & ((!\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & 
// (((!\data_out_sel[1]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a123 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a121  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a122  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a120  & ((!\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a123  & \data_out_sel[1]~input_o )))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a120 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a123 ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a121 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a122 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~29 .extended_lut = "off";
defparam \Mux10~29 .lut_mask = 64'h4403770344CF77CF;
defparam \Mux10~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N12
cyclonev_lcell_comb \Mux10~28 (
// Equation(s):
// \Mux10~28_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a105  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a106 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a107 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a105  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[1]~input_o  & (!\data_out_sel[0]~input_o 
// )) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a106 )) # (\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a107 ))))) ) ) ) # ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a105  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a104  & ( (!\data_out_sel[1]~input_o  & (\data_out_sel[0]~input_o )) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a106 )) # (\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a107 ))))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a105  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a104  & ( 
// (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a106 )) # (\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a107 ))))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a106 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a107 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a105 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a104 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~28 .extended_lut = "off";
defparam \Mux10~28 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux10~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N0
cyclonev_lcell_comb \Mux10~26 (
// Equation(s):
// \Mux10~26_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a75  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a72  & ( (!\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o ) # ((\MEM11|mem_rtl_0|auto_generated|ram_block1a73 )))) # 
// (\data_out_sel[1]~input_o  & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a74 )) # (\data_out_sel[0]~input_o ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a75  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a72  & ( (!\data_out_sel[1]~input_o  & 
// ((!\data_out_sel[0]~input_o ) # ((\MEM11|mem_rtl_0|auto_generated|ram_block1a73 )))) # (\data_out_sel[1]~input_o  & (!\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a74 ))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a75  & 
// ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a72  & ( (!\data_out_sel[1]~input_o  & (\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a73 )))) # (\data_out_sel[1]~input_o  & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a74 )) # 
// (\data_out_sel[0]~input_o ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a75  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a72  & ( (!\data_out_sel[1]~input_o  & (\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a73 )))) 
// # (\data_out_sel[1]~input_o  & (!\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a74 ))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a74 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a73 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a75 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a72 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~26 .extended_lut = "off";
defparam \Mux10~26 .lut_mask = 64'h042615378CAE9DBF;
defparam \Mux10~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N36
cyclonev_lcell_comb \Mux10~27 (
// Equation(s):
// \Mux10~27_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a89  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a90 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a91 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a89  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[1]~input_o  & (!\data_out_sel[0]~input_o )) 
// # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a90 )) # (\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a91 ))))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a89  & 
// ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[1]~input_o  & (\data_out_sel[0]~input_o )) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a90 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a91 ))))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a89  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a88  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a90 )) # (\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a91 ))))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a90 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a91 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a89 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a88 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~27 .extended_lut = "off";
defparam \Mux10~27 .lut_mask = 64'h041526378C9DAEBF;
defparam \Mux10~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N54
cyclonev_lcell_comb \Mux10~30 (
// Equation(s):
// \Mux10~30_combout  = ( \data_out_sel[5]~input_o  & ( \data_out_sel[4]~input_o  & ( \Mux10~29_combout  ) ) ) # ( !\data_out_sel[5]~input_o  & ( \data_out_sel[4]~input_o  & ( \Mux10~27_combout  ) ) ) # ( \data_out_sel[5]~input_o  & ( 
// !\data_out_sel[4]~input_o  & ( \Mux10~28_combout  ) ) ) # ( !\data_out_sel[5]~input_o  & ( !\data_out_sel[4]~input_o  & ( \Mux10~26_combout  ) ) )

	.dataa(!\Mux10~29_combout ),
	.datab(!\Mux10~28_combout ),
	.datac(!\Mux10~26_combout ),
	.datad(!\Mux10~27_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~30 .extended_lut = "off";
defparam \Mux10~30 .lut_mask = 64'h0F0F333300FF5555;
defparam \Mux10~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N12
cyclonev_lcell_comb \Mux10~33 (
// Equation(s):
// \Mux10~33_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a100  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a101  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a102 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a103 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a100  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a101  & ( (!\data_out_sel[1]~input_o  & (\data_out_sel[0]~input_o )) 
// # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a102 ))) # (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a103 )))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a100 
//  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a101  & ( (!\data_out_sel[1]~input_o  & (!\data_out_sel[0]~input_o )) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a102 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a103 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a100  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a101  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  
// & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a102 ))) # (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a103 )))) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a103 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a102 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a100 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a101 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~33 .extended_lut = "off";
defparam \Mux10~33 .lut_mask = 64'h014589CD2367ABEF;
defparam \Mux10~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N0
cyclonev_lcell_comb \Mux10~31 (
// Equation(s):
// \Mux10~31_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a69  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a70  & ( (!\data_out_sel[0]~input_o  & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a68 ) # (\data_out_sel[1]~input_o )))) # 
// (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a71 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a69  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a70  & ( (!\data_out_sel[0]~input_o  
// & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a68 ) # (\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a71  & (\data_out_sel[1]~input_o ))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a69  & 
// ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a70  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a68 )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a71 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a69  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a70  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o  & 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a68 )))) # (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a71  & (\data_out_sel[1]~input_o ))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a71 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a68 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a69 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a70 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~31 .extended_lut = "off";
defparam \Mux10~31 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \Mux10~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N36
cyclonev_lcell_comb \Mux10~32 (
// Equation(s):
// \Mux10~32_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a86  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a85 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a87 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a86  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o 
// )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a85 ))) # (\data_out_sel[1]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a87 )))) ) ) ) # ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a86  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a85 ))) # (\data_out_sel[1]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a87 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a86  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a84  & ( 
// (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a85 ))) # (\data_out_sel[1]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a87 )))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a87 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a85 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a86 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~32 .extended_lut = "off";
defparam \Mux10~32 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \Mux10~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N48
cyclonev_lcell_comb \Mux10~34 (
// Equation(s):
// \Mux10~34_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a118  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a119 ) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a118  & ( 
// \data_out_sel[1]~input_o  & ( (\data_out_sel[0]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a119 ) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a118  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a116 ))) # (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a117 )) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a118  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o 
//  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a116 ))) # (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a117 )) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a117 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a116 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a119 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a118 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~34 .extended_lut = "off";
defparam \Mux10~34 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \Mux10~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N54
cyclonev_lcell_comb \Mux10~35 (
// Equation(s):
// \Mux10~35_combout  = ( \Mux10~32_combout  & ( \Mux10~34_combout  & ( ((!\data_out_sel[5]~input_o  & ((\Mux10~31_combout ))) # (\data_out_sel[5]~input_o  & (\Mux10~33_combout ))) # (\data_out_sel[4]~input_o ) ) ) ) # ( !\Mux10~32_combout  & ( 
// \Mux10~34_combout  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\Mux10~31_combout ))) # (\data_out_sel[5]~input_o  & (\Mux10~33_combout )))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )))) ) ) ) # ( \Mux10~32_combout  
// & ( !\Mux10~34_combout  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\Mux10~31_combout ))) # (\data_out_sel[5]~input_o  & (\Mux10~33_combout )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )))) ) ) ) # ( 
// !\Mux10~32_combout  & ( !\Mux10~34_combout  & ( (!\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\Mux10~31_combout ))) # (\data_out_sel[5]~input_o  & (\Mux10~33_combout )))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\Mux10~33_combout ),
	.datac(!\Mux10~31_combout ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\Mux10~32_combout ),
	.dataf(!\Mux10~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~35 .extended_lut = "off";
defparam \Mux10~35 .lut_mask = 64'h0A225F220A775F77;
defparam \Mux10~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N18
cyclonev_lcell_comb \Mux10~24 (
// Equation(s):
// \Mux10~24_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a112  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a115  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a114 )))) # 
// (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a113 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a112  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a115  & ( (!\data_out_sel[0]~input_o 
//  & (((\data_out_sel[1]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a114 )))) # (\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a113 ))) ) ) ) # ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a112  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a115  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a114 )))) # (\data_out_sel[0]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a113  & (!\data_out_sel[1]~input_o ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a112  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a115  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o 
//  & \MEM11|mem_rtl_0|auto_generated|ram_block1a114 )))) # (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a113  & (!\data_out_sel[1]~input_o ))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a113 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a114 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a112 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a115 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~24 .extended_lut = "off";
defparam \Mux10~24 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux10~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N42
cyclonev_lcell_comb \Mux10~23 (
// Equation(s):
// \Mux10~23_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a96  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a98  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a97 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a99 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a96  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a98  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o )))) 
// # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a97 ))) # (\data_out_sel[1]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a99 )))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a96  & 
// ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a98  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )))) # (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a97 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a99 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a96  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a98  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a97 ))) # (\data_out_sel[1]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a99 )))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a99 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a96 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a98 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~23 .extended_lut = "off";
defparam \Mux10~23 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \Mux10~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N6
cyclonev_lcell_comb \Mux10~22 (
// Equation(s):
// \Mux10~22_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a80  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a81 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a83 ))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a80  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a81 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a83 ))) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a80  & ( !\data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a82 ) ) ) ) # ( 
// !\MEM11|mem_rtl_0|auto_generated|ram_block1a80  & ( !\data_out_sel[0]~input_o  & ( (\data_out_sel[1]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a82 ) ) ) )

	.dataa(!\data_out_sel[1]~input_o ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a82 ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a81 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a83 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a80 ),
	.dataf(!\data_out_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~22 .extended_lut = "off";
defparam \Mux10~22 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \Mux10~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N30
cyclonev_lcell_comb \Mux10~21 (
// Equation(s):
// \Mux10~21_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a66 ))) # (\data_out_sel[0]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a67 )) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a66 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a67 )) ) ) ) # ( \MEM11|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o ) # 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a65 ) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a64~portbdataout  & ( !\data_out_sel[1]~input_o  & ( (\MEM11|mem_rtl_0|auto_generated|ram_block1a65  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a65 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a66 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a64~portbdataout ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~21 .extended_lut = "off";
defparam \Mux10~21 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \Mux10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y7_N24
cyclonev_lcell_comb \Mux10~25 (
// Equation(s):
// \Mux10~25_combout  = ( \data_out_sel[5]~input_o  & ( \Mux10~21_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux10~23_combout ))) # (\data_out_sel[4]~input_o  & (\Mux10~24_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux10~21_combout  & ( 
// (!\data_out_sel[4]~input_o ) # (\Mux10~22_combout ) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux10~21_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux10~23_combout ))) # (\data_out_sel[4]~input_o  & (\Mux10~24_combout )) ) ) ) # ( 
// !\data_out_sel[5]~input_o  & ( !\Mux10~21_combout  & ( (\data_out_sel[4]~input_o  & \Mux10~22_combout ) ) ) )

	.dataa(!\Mux10~24_combout ),
	.datab(!\Mux10~23_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux10~22_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux10~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~25 .extended_lut = "off";
defparam \Mux10~25 .lut_mask = 64'h000F3535F0FF3535;
defparam \Mux10~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y18_N6
cyclonev_lcell_comb \Mux10~37 (
// Equation(s):
// \Mux10~37_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a126  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a110  & ( ((!\data_out_sel[4]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a108 )) # (\data_out_sel[4]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a124 )))) # (\data_out_sel[1]~input_o ) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a126  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a110  & ( (!\data_out_sel[4]~input_o  & 
// (((\data_out_sel[1]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a108 ))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[1]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a124 )))) ) ) ) # ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a126  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a110  & ( (!\data_out_sel[4]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a108  & (!\data_out_sel[1]~input_o ))) # (\data_out_sel[4]~input_o  & 
// (((\MEM11|mem_rtl_0|auto_generated|ram_block1a124 ) # (\data_out_sel[1]~input_o )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a126  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a110  & ( (!\data_out_sel[1]~input_o  & 
// ((!\data_out_sel[4]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a108 )) # (\data_out_sel[4]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a124 ))))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a108 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a124 ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a126 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a110 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~37 .extended_lut = "off";
defparam \Mux10~37 .lut_mask = 64'h207025752A7A2F7F;
defparam \Mux10~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y18_N48
cyclonev_lcell_comb \Mux10~39 (
// Equation(s):
// \Mux10~39_combout  = ( \MEM11|mem_rtl_0|auto_generated|ram_block1a127  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a109  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[1]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a111 ))) # 
// (\data_out_sel[4]~input_o  & (((\data_out_sel[1]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a125 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a127  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a109  & ( (!\data_out_sel[4]~input_o 
//  & (((!\data_out_sel[1]~input_o )) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a111 ))) # (\data_out_sel[4]~input_o  & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a125  & !\data_out_sel[1]~input_o )))) ) ) ) # ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a127  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a109  & ( (!\data_out_sel[4]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a111  & ((\data_out_sel[1]~input_o )))) # (\data_out_sel[4]~input_o  & 
// (((\data_out_sel[1]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a125 )))) ) ) ) # ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a127  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a109  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a111  & ((\data_out_sel[1]~input_o )))) # (\data_out_sel[4]~input_o  & (((\MEM11|mem_rtl_0|auto_generated|ram_block1a125  & !\data_out_sel[1]~input_o )))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a111 ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a125 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\MEM11|mem_rtl_0|auto_generated|ram_block1a127 ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a109 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~39 .extended_lut = "off";
defparam \Mux10~39 .lut_mask = 64'h0350035FF350F35F;
defparam \Mux10~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y18_N42
cyclonev_lcell_comb \Mux10~38 (
// Equation(s):
// \Mux10~38_combout  = ( \data_out_sel[1]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[4]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a95 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM11|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[4]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a77 )) # (\data_out_sel[4]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a93 ))) ) ) ) # ( \data_out_sel[1]~input_o  & ( 
// !\MEM11|mem_rtl_0|auto_generated|ram_block1a79  & ( (\data_out_sel[4]~input_o  & \MEM11|mem_rtl_0|auto_generated|ram_block1a95 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a79  & ( (!\data_out_sel[4]~input_o  & 
// (\MEM11|mem_rtl_0|auto_generated|ram_block1a77 )) # (\data_out_sel[4]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a93 ))) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a77 ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a93 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM11|mem_rtl_0|auto_generated|ram_block1a95 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a79 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~38 .extended_lut = "off";
defparam \Mux10~38 .lut_mask = 64'h5353000F5353F0FF;
defparam \Mux10~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y18_N30
cyclonev_lcell_comb \Mux10~36 (
// Equation(s):
// \Mux10~36_combout  = ( \data_out_sel[4]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[1]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a92 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM11|mem_rtl_0|auto_generated|ram_block1a94 ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \MEM11|mem_rtl_0|auto_generated|ram_block1a78  & ( (\data_out_sel[1]~input_o ) # (\MEM11|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ) ) ) ) # ( 
// \data_out_sel[4]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[1]~input_o  & (\MEM11|mem_rtl_0|auto_generated|ram_block1a92 )) # (\data_out_sel[1]~input_o  & ((\MEM11|mem_rtl_0|auto_generated|ram_block1a94 ))) ) ) ) # ( 
// !\data_out_sel[4]~input_o  & ( !\MEM11|mem_rtl_0|auto_generated|ram_block1a78  & ( (\MEM11|mem_rtl_0|auto_generated|ram_block1a76~portbdataout  & !\data_out_sel[1]~input_o ) ) ) )

	.dataa(!\MEM11|mem_rtl_0|auto_generated|ram_block1a92 ),
	.datab(!\MEM11|mem_rtl_0|auto_generated|ram_block1a94 ),
	.datac(!\MEM11|mem_rtl_0|auto_generated|ram_block1a76~portbdataout ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM11|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~36 .extended_lut = "off";
defparam \Mux10~36 .lut_mask = 64'h0F0055330FFF5533;
defparam \Mux10~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y18_N24
cyclonev_lcell_comb \Mux10~40 (
// Equation(s):
// \Mux10~40_combout  = ( \data_out_sel[0]~input_o  & ( \Mux10~36_combout  & ( (!\data_out_sel[5]~input_o  & ((\Mux10~38_combout ))) # (\data_out_sel[5]~input_o  & (\Mux10~39_combout )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux10~36_combout  & ( 
// (!\data_out_sel[5]~input_o ) # (\Mux10~37_combout ) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux10~36_combout  & ( (!\data_out_sel[5]~input_o  & ((\Mux10~38_combout ))) # (\data_out_sel[5]~input_o  & (\Mux10~39_combout )) ) ) ) # ( 
// !\data_out_sel[0]~input_o  & ( !\Mux10~36_combout  & ( (\data_out_sel[5]~input_o  & \Mux10~37_combout ) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\Mux10~37_combout ),
	.datac(!\Mux10~39_combout ),
	.datad(!\Mux10~38_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux10~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~40 .extended_lut = "off";
defparam \Mux10~40 .lut_mask = 64'h111105AFBBBB05AF;
defparam \Mux10~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N48
cyclonev_lcell_comb \Mux10~41 (
// Equation(s):
// \Mux10~41_combout  = ( \Mux10~25_combout  & ( \Mux10~40_combout  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o ) # (\Mux10~35_combout )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )) # (\Mux10~30_combout ))) ) ) ) # ( 
// !\Mux10~25_combout  & ( \Mux10~40_combout  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o  & \Mux10~35_combout )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )) # (\Mux10~30_combout ))) ) ) ) # ( \Mux10~25_combout  & ( 
// !\Mux10~40_combout  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o ) # (\Mux10~35_combout )))) # (\data_out_sel[3]~input_o  & (\Mux10~30_combout  & (!\data_out_sel[2]~input_o ))) ) ) ) # ( !\Mux10~25_combout  & ( !\Mux10~40_combout  & ( 
// (!\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o  & \Mux10~35_combout )))) # (\data_out_sel[3]~input_o  & (\Mux10~30_combout  & (!\data_out_sel[2]~input_o ))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\Mux10~30_combout ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux10~35_combout ),
	.datae(!\Mux10~25_combout ),
	.dataf(!\Mux10~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~41 .extended_lut = "off";
defparam \Mux10~41 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \Mux10~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y17_N24
cyclonev_lcell_comb \Mux10~68 (
// Equation(s):
// \Mux10~68_combout  = ( \Mux10~62_combout  & ( \Mux10~41_combout  & ( (!\data_out_sel[6]~input_o  & (((\data_out_sel[7]~input_o )) # (\Mux10~20_combout ))) # (\data_out_sel[6]~input_o  & (((!\data_out_sel[7]~input_o ) # (\Mux10~67_combout )))) ) ) ) # ( 
// !\Mux10~62_combout  & ( \Mux10~41_combout  & ( (!\data_out_sel[6]~input_o  & (\Mux10~20_combout  & ((!\data_out_sel[7]~input_o )))) # (\data_out_sel[6]~input_o  & (((!\data_out_sel[7]~input_o ) # (\Mux10~67_combout )))) ) ) ) # ( \Mux10~62_combout  & ( 
// !\Mux10~41_combout  & ( (!\data_out_sel[6]~input_o  & (((\data_out_sel[7]~input_o )) # (\Mux10~20_combout ))) # (\data_out_sel[6]~input_o  & (((\Mux10~67_combout  & \data_out_sel[7]~input_o )))) ) ) ) # ( !\Mux10~62_combout  & ( !\Mux10~41_combout  & ( 
// (!\data_out_sel[6]~input_o  & (\Mux10~20_combout  & ((!\data_out_sel[7]~input_o )))) # (\data_out_sel[6]~input_o  & (((\Mux10~67_combout  & \data_out_sel[7]~input_o )))) ) ) )

	.dataa(!\data_out_sel[6]~input_o ),
	.datab(!\Mux10~20_combout ),
	.datac(!\Mux10~67_combout ),
	.datad(!\data_out_sel[7]~input_o ),
	.datae(!\Mux10~62_combout ),
	.dataf(!\Mux10~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~68 .extended_lut = "off";
defparam \Mux10~68 .lut_mask = 64'h220522AF770577AF;
defparam \Mux10~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N54
cyclonev_lcell_comb \Selector0~15 (
// Equation(s):
// \Selector0~15_combout  = ( \mem_block_sel[2]~input_o  & ( \Mux10~68_combout  & ( (\mem_block_sel[1]~input_o  & (\Selector0~3_combout  & (\Mux6~68_combout  & !\mem_block_sel[3]~input_o ))) ) ) ) # ( !\mem_block_sel[2]~input_o  & ( \Mux10~68_combout  & ( 
// (\mem_block_sel[1]~input_o  & (\Selector0~3_combout  & \mem_block_sel[3]~input_o )) ) ) ) # ( \mem_block_sel[2]~input_o  & ( !\Mux10~68_combout  & ( (\mem_block_sel[1]~input_o  & (\Selector0~3_combout  & (\Mux6~68_combout  & !\mem_block_sel[3]~input_o ))) 
// ) ) )

	.dataa(!\mem_block_sel[1]~input_o ),
	.datab(!\Selector0~3_combout ),
	.datac(!\Mux6~68_combout ),
	.datad(!\mem_block_sel[3]~input_o ),
	.datae(!\mem_block_sel[2]~input_o ),
	.dataf(!\Mux10~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~15 .extended_lut = "off";
defparam \Selector0~15 .lut_mask = 64'h0000010000110100;
defparam \Selector0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N18
cyclonev_lcell_comb \Mux7~69 (
// Equation(s):
// \Mux7~69_combout  = ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a192 )) # (\data_out_sel[0]~input_o  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a193 )))))) # 
// (\data_out_sel[2]~input_o  & (\data_out_sel[0]~input_o )) ) ) # ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a194 )) # (\data_out_sel[0]~input_o  & 
// (((\MEM8|mem_rtl_0|auto_generated|ram_block1a195 )))))) # (\data_out_sel[2]~input_o  & (\data_out_sel[0]~input_o )) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a194 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a193 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a195 ),
	.datag(!\MEM8|mem_rtl_0|auto_generated|ram_block1a192 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~69 .extended_lut = "on";
defparam \Mux7~69 .lut_mask = 64'h193B1919193B3B3B;
defparam \Mux7~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y17_N0
cyclonev_lcell_comb \Mux7~63 (
// Equation(s):
// \Mux7~63_combout  = ( !\data_out_sel[1]~input_o  & ( ((!\Mux7~69_combout  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a196  & \data_out_sel[2]~input_o )))) # (\Mux7~69_combout  & (((!\data_out_sel[2]~input_o )) # 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a197 )))) ) ) # ( \data_out_sel[1]~input_o  & ( ((!\Mux7~69_combout  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a198  & \data_out_sel[2]~input_o )))) # (\Mux7~69_combout  & (((!\data_out_sel[2]~input_o )) # 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a199 )))) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a199 ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a197 ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a198 ),
	.datad(!\Mux7~69_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(!\MEM8|mem_rtl_0|auto_generated|ram_block1a196 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~63 .extended_lut = "on";
defparam \Mux7~63 .lut_mask = 64'h00FF00FF0F330F55;
defparam \Mux7~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N54
cyclonev_lcell_comb \Mux7~67 (
// Equation(s):
// \Mux7~67_combout  = ( !\data_out_sel[3]~input_o  & ( \Mux7~63_combout  & ( (!\data_out_sel[5]~input_o  & !\data_out_sel[4]~input_o ) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(gnd),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(gnd),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\Mux7~63_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~67 .extended_lut = "off";
defparam \Mux7~67 .lut_mask = 64'h00000000A0A00000;
defparam \Mux7~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \MEM8|mem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[115]~input_o ,\data_in[114]~input_o ,\data_in[113]~input_o ,\data_in[112]~input_o ,\data_in[99]~input_o ,\data_in[98]~input_o ,\data_in[97]~input_o ,\data_in[96]~input_o ,\data_in[83]~input_o ,\data_in[82]~input_o ,\data_in[81]~input_o ,\data_in[80]~input_o ,
\data_in[67]~input_o ,\data_in[66]~input_o ,\data_in[65]~input_o ,\data_in[64]~input_o ,\data_in[63]~input_o ,\data_in[61]~input_o ,\data_in[59]~input_o ,\data_in[57]~input_o ,\data_in[55]~input_o ,\data_in[51]~input_o ,\data_in[47]~input_o ,\data_in[45]~input_o ,
\data_in[43]~input_o ,\data_in[41]~input_o ,\data_in[39]~input_o ,\data_in[35]~input_o ,\data_in[31]~input_o ,\data_in[29]~input_o ,\data_in[27]~input_o ,\data_in[25]~input_o ,\data_in[23]~input_o ,\data_in[19]~input_o ,\data_in[15]~input_o ,\data_in[13]~input_o ,
\data_in[11]~input_o ,\data_in[9]~input_o ,\data_in[7]~input_o ,\data_in[3]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM8|mem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 40;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 150;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 200;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 40;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 255;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 150;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 200;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N36
cyclonev_lcell_comb \Mux7~16 (
// Equation(s):
// \Mux7~16_combout  = ( \data_out_sel[4]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a59  & ( (\data_out_sel[3]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a51 ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// \MEM8|mem_rtl_0|auto_generated|ram_block1a59  & ( (!\data_out_sel[3]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a35 ))) # (\data_out_sel[3]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a43 )) ) ) ) # ( \data_out_sel[4]~input_o  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a59  & ( (\MEM8|mem_rtl_0|auto_generated|ram_block1a51  & !\data_out_sel[3]~input_o ) ) ) ) # ( !\data_out_sel[4]~input_o  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a59  & ( (!\data_out_sel[3]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a35 ))) # (\data_out_sel[3]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a43 )) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a43 ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a51 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a35 ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a59 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~16 .extended_lut = "off";
defparam \Mux7~16 .lut_mask = 64'h05F5303005F53F3F;
defparam \Mux7~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N48
cyclonev_lcell_comb \Mux7~18 (
// Equation(s):
// \Mux7~18_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a39  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a47  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[3]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a55 )) # 
// (\data_out_sel[3]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a63 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a39  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a47  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[3]~input_o )))) 
// # (\data_out_sel[4]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a55 )) # (\data_out_sel[3]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a63 ))))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a39  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a47  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[3]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[3]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a55 )) # (\data_out_sel[3]~input_o  
// & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a63 ))))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a39  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a47  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[3]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a55 )) # (\data_out_sel[3]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a63 ))))) ) ) )

	.dataa(!\data_out_sel[4]~input_o ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a55 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a63 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a39 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a47 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~18 .extended_lut = "off";
defparam \Mux7~18 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Mux7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N0
cyclonev_lcell_comb \Mux7~15 (
// Equation(s):
// \Mux7~15_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a11  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[3]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a19 )) # 
// (\data_out_sel[3]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a27 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a11  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\data_out_sel[3]~input_o  & 
// (((!\data_out_sel[4]~input_o )) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a19 ))) # (\data_out_sel[3]~input_o  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a27  & \data_out_sel[4]~input_o )))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a11  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\data_out_sel[3]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a19  & ((\data_out_sel[4]~input_o )))) # (\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o ) # 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a27 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a11  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[3]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a19 )) # (\data_out_sel[3]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a27 ))))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a11 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~15 .extended_lut = "off";
defparam \Mux7~15 .lut_mask = 64'h00275527AA27FF27;
defparam \Mux7~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N12
cyclonev_lcell_comb \Mux7~17 (
// Equation(s):
// \Mux7~17_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a15  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a31  & ( ((!\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a7 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a23 ))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a15  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a31  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a7 ))) # (\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a23 )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[4]~input_o )))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a15  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a31  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a7 ))) # (\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a23 )))) # 
// (\data_out_sel[3]~input_o  & (((!\data_out_sel[4]~input_o )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a15  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a31  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[4]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a7 ))) # (\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a23 )))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a23 ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\data_out_sel[4]~input_o ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a15 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a31 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~17 .extended_lut = "off";
defparam \Mux7~17 .lut_mask = 64'h30503F50305F3F5F;
defparam \Mux7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N54
cyclonev_lcell_comb \Mux7~19 (
// Equation(s):
// \Mux7~19_combout  = ( \Mux7~15_combout  & ( \Mux7~17_combout  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[2]~input_o  & (\Mux7~16_combout )) # (\data_out_sel[2]~input_o  & ((\Mux7~18_combout )))) ) ) ) # ( !\Mux7~15_combout  & ( \Mux7~17_combout  
// & ( (!\data_out_sel[2]~input_o  & (\Mux7~16_combout  & ((\data_out_sel[5]~input_o )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[5]~input_o ) # (\Mux7~18_combout )))) ) ) ) # ( \Mux7~15_combout  & ( !\Mux7~17_combout  & ( (!\data_out_sel[2]~input_o 
//  & (((!\data_out_sel[5]~input_o )) # (\Mux7~16_combout ))) # (\data_out_sel[2]~input_o  & (((\Mux7~18_combout  & \data_out_sel[5]~input_o )))) ) ) ) # ( !\Mux7~15_combout  & ( !\Mux7~17_combout  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[2]~input_o 
//  & (\Mux7~16_combout )) # (\data_out_sel[2]~input_o  & ((\Mux7~18_combout ))))) ) ) )

	.dataa(!\data_out_sel[2]~input_o ),
	.datab(!\Mux7~16_combout ),
	.datac(!\Mux7~18_combout ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\Mux7~15_combout ),
	.dataf(!\Mux7~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~19 .extended_lut = "off";
defparam \Mux7~19 .lut_mask = 64'h0027AA275527FF27;
defparam \Mux7~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \MEM8|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[62]~input_o ,\data_in[60]~input_o ,\data_in[58]~input_o ,\data_in[56]~input_o ,\data_in[54]~input_o ,\data_in[53]~input_o ,\data_in[52]~input_o ,\data_in[50]~input_o ,\data_in[49]~input_o ,\data_in[48]~input_o ,\data_in[46]~input_o ,\data_in[44]~input_o ,
\data_in[42]~input_o ,\data_in[40]~input_o ,\data_in[38]~input_o ,\data_in[37]~input_o ,\data_in[36]~input_o ,\data_in[34]~input_o ,\data_in[33]~input_o ,\data_in[32]~input_o ,\data_in[30]~input_o ,\data_in[28]~input_o ,\data_in[26]~input_o ,\data_in[24]~input_o ,
\data_in[22]~input_o ,\data_in[21]~input_o ,\data_in[20]~input_o ,\data_in[18]~input_o ,\data_in[17]~input_o ,\data_in[16]~input_o ,\data_in[14]~input_o ,\data_in[12]~input_o ,\data_in[10]~input_o ,\data_in[8]~input_o ,\data_in[6]~input_o ,\data_in[5]~input_o ,
\data_in[4]~input_o ,\data_in[2]~input_o ,\data_in[1]~input_o ,\data_in[0]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM8|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 150;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 200;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 150;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 200;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N6
cyclonev_lcell_comb \Mux7~6 (
// Equation(s):
// \Mux7~6_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a18  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a22 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a54 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a18  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a22 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a54 ))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a18  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a50 ) ) ) ) # ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a18  & ( !\data_out_sel[2]~input_o  & ( (\data_out_sel[5]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a50 ) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a22 ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a54 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a50 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a18 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~6 .extended_lut = "off";
defparam \Mux7~6 .lut_mask = 64'h000FF0FF53535353;
defparam \Mux7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N18
cyclonev_lcell_comb \Mux7~8 (
// Equation(s):
// \Mux7~8_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a30  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a62 ) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a30  & ( 
// \data_out_sel[2]~input_o  & ( (\data_out_sel[5]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a62 ) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a30  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a26 )) # (\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a58 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a30  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a26 )) # (\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a58 ))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a62 ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a26 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a58 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a30 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~8 .extended_lut = "off";
defparam \Mux7~8 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \Mux7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N42
cyclonev_lcell_comb \Mux7~7 (
// Equation(s):
// \Mux7~7_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a14  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a46 ) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a14  & ( 
// \data_out_sel[2]~input_o  & ( (\data_out_sel[5]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a46 ) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a14  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a10 )) # (\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a42 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a14  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a10 )) # (\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a42 ))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a46 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a42 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~7 .extended_lut = "off";
defparam \Mux7~7 .lut_mask = 64'h227722770505AFAF;
defparam \Mux7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N30
cyclonev_lcell_comb \Mux7~5 (
// Equation(s):
// \Mux7~5_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a34  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a6 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a38 )) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a34  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a6 ))) # (\data_out_sel[5]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a38 )) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a34  & ( !\data_out_sel[2]~input_o  & ( (\data_out_sel[5]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a2 ) ) ) ) # ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a34  & ( !\data_out_sel[2]~input_o  & ( (\MEM8|mem_rtl_0|auto_generated|ram_block1a2  & !\data_out_sel[5]~input_o ) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a38 ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a34 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~5 .extended_lut = "off";
defparam \Mux7~5 .lut_mask = 64'h50505F5F03F303F3;
defparam \Mux7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y20_N54
cyclonev_lcell_comb \Mux7~9 (
// Equation(s):
// \Mux7~9_combout  = ( \data_out_sel[4]~input_o  & ( \Mux7~5_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux7~6_combout )) # (\data_out_sel[3]~input_o  & ((\Mux7~8_combout ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( \Mux7~5_combout  & ( 
// (!\data_out_sel[3]~input_o ) # (\Mux7~7_combout ) ) ) ) # ( \data_out_sel[4]~input_o  & ( !\Mux7~5_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux7~6_combout )) # (\data_out_sel[3]~input_o  & ((\Mux7~8_combout ))) ) ) ) # ( !\data_out_sel[4]~input_o  & ( 
// !\Mux7~5_combout  & ( (\data_out_sel[3]~input_o  & \Mux7~7_combout ) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\Mux7~6_combout ),
	.datac(!\Mux7~8_combout ),
	.datad(!\Mux7~7_combout ),
	.datae(!\data_out_sel[4]~input_o ),
	.dataf(!\Mux7~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~9 .extended_lut = "off";
defparam \Mux7~9 .lut_mask = 64'h00552727AAFF2727;
defparam \Mux7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N36
cyclonev_lcell_comb \Mux7~12 (
// Equation(s):
// \Mux7~12_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a9  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a25  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a41 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a57 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a9  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a25  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )))) # 
// (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a41 ))) # (\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a57 )))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a9  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a25  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a41 ))) # (\data_out_sel[4]~input_o 
//  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a57 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a9  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a25  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a41 ))) # (\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a57 )))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a57 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a41 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a9 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a25 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~12 .extended_lut = "off";
defparam \Mux7~12 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \Mux7~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y18_N42
cyclonev_lcell_comb \Mux7~11 (
// Equation(s):
// \Mux7~11_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a21  & ( \data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a53 ) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a21  & ( 
// \data_out_sel[4]~input_o  & ( (\data_out_sel[5]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a53 ) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a21  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a5 )) # (\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a37 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a21  & ( !\data_out_sel[4]~input_o  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a5 )) # (\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a37 ))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a37 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a53 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a21 ),
	.dataf(!\data_out_sel[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~11 .extended_lut = "off";
defparam \Mux7~11 .lut_mask = 64'h474747470033CCFF;
defparam \Mux7~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N12
cyclonev_lcell_comb \Mux7~13 (
// Equation(s):
// \Mux7~13_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a13  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a45  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a29 ))) # 
// (\data_out_sel[5]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a61 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a13  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a45  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o  & 
// \MEM8|mem_rtl_0|auto_generated|ram_block1a29 )))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a61 ))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a13  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a45  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a29 )))) # (\data_out_sel[5]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a61  & 
// (\data_out_sel[4]~input_o ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a13  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a45  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a29 ))) # 
// (\data_out_sel[5]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a61 )))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a61 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a29 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a13 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a45 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~13 .extended_lut = "off";
defparam \Mux7~13 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N0
cyclonev_lcell_comb \Mux7~10 (
// Equation(s):
// \Mux7~10_combout  = ( \data_out_sel[5]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a17  & ( (!\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a33 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a49 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a17  & ( (\MEM8|mem_rtl_0|auto_generated|ram_block1a1 ) # (\data_out_sel[4]~input_o ) ) ) ) # ( \data_out_sel[5]~input_o  & 
// ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a17  & ( (!\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a33 ))) # (\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a49 )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a17  & ( (!\data_out_sel[4]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a1 ) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a49 ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a33 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a17 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~10 .extended_lut = "off";
defparam \Mux7~10 .lut_mask = 64'h00F035350FFF3535;
defparam \Mux7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N48
cyclonev_lcell_comb \Mux7~14 (
// Equation(s):
// \Mux7~14_combout  = ( \Mux7~10_combout  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o  & (\Mux7~11_combout )) # (\data_out_sel[3]~input_o  & ((\Mux7~13_combout ))) ) ) ) # ( !\Mux7~10_combout  & ( \data_out_sel[2]~input_o  & ( 
// (!\data_out_sel[3]~input_o  & (\Mux7~11_combout )) # (\data_out_sel[3]~input_o  & ((\Mux7~13_combout ))) ) ) ) # ( \Mux7~10_combout  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[3]~input_o ) # (\Mux7~12_combout ) ) ) ) # ( !\Mux7~10_combout  & ( 
// !\data_out_sel[2]~input_o  & ( (\Mux7~12_combout  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\Mux7~12_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\Mux7~11_combout ),
	.datad(!\Mux7~13_combout ),
	.datae(!\Mux7~10_combout ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~14 .extended_lut = "off";
defparam \Mux7~14 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \Mux7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N42
cyclonev_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a40  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a24 )) # 
// (\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a56 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a40  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )))) 
// # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a24 )) # (\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a56 ))))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a40  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o )))) # (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a24 )) # (\data_out_sel[5]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a56 ))))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a40  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a8  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a24 )) # (\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a56 ))))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a24 ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a56 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\data_out_sel[5]~input_o ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a40 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~2 .extended_lut = "off";
defparam \Mux7~2 .lut_mask = 64'h050305F3F503F5F3;
defparam \Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N30
cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a32  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a16 )) # 
// (\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a48 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a32  & ( (!\data_out_sel[5]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a16  & (\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a48 )))) ) ) ) # ( 
// \MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a32  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a16 ))) # (\data_out_sel[5]~input_o  
// & (((\data_out_sel[4]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a48 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a32  & ( (\data_out_sel[4]~input_o  & 
// ((!\data_out_sel[5]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a16 )) # (\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a48 ))))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a48 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a32 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h0407C4C73437F4F7;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N18
cyclonev_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a12  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a44 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a60 )) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a12  & ( \data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a44 ))) # (\data_out_sel[4]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a60 )) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a12  & ( !\data_out_sel[5]~input_o  & ( (!\data_out_sel[4]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a28 ) ) ) ) # ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a12  & ( !\data_out_sel[5]~input_o  & ( (\MEM8|mem_rtl_0|auto_generated|ram_block1a28  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a60 ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a28 ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a44 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a12 ),
	.dataf(!\data_out_sel[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~3 .extended_lut = "off";
defparam \Mux7~3 .lut_mask = 64'h0303F3F305F505F5;
defparam \Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N6
cyclonev_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a4  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a20  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a36 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a52 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a4  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a20  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )))) # 
// (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a36 )) # (\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a52 ))))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a4  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a20  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a36 )) # (\data_out_sel[4]~input_o  
// & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a52 ))))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a4  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a20  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a36 )) # (\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a52 ))))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a36 ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a52 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a4 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~1 .extended_lut = "off";
defparam \Mux7~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N24
cyclonev_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = ( \data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \Mux7~3_combout  ) ) ) # ( !\data_out_sel[3]~input_o  & ( \data_out_sel[2]~input_o  & ( \Mux7~1_combout  ) ) ) # ( \data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & 
// ( \Mux7~2_combout  ) ) ) # ( !\data_out_sel[3]~input_o  & ( !\data_out_sel[2]~input_o  & ( \Mux7~0_combout  ) ) )

	.dataa(!\Mux7~2_combout ),
	.datab(!\Mux7~0_combout ),
	.datac(!\Mux7~3_combout ),
	.datad(!\Mux7~1_combout ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~4 .extended_lut = "off";
defparam \Mux7~4 .lut_mask = 64'h3333555500FF0F0F;
defparam \Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y20_N54
cyclonev_lcell_comb \Mux7~20 (
// Equation(s):
// \Mux7~20_combout  = ( \data_out_sel[0]~input_o  & ( \Mux7~4_combout  & ( (!\data_out_sel[1]~input_o  & ((\Mux7~14_combout ))) # (\data_out_sel[1]~input_o  & (\Mux7~19_combout )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux7~4_combout  & ( 
// (!\data_out_sel[1]~input_o ) # (\Mux7~9_combout ) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux7~4_combout  & ( (!\data_out_sel[1]~input_o  & ((\Mux7~14_combout ))) # (\data_out_sel[1]~input_o  & (\Mux7~19_combout )) ) ) ) # ( !\data_out_sel[0]~input_o  & 
// ( !\Mux7~4_combout  & ( (\Mux7~9_combout  & \data_out_sel[1]~input_o ) ) ) )

	.dataa(!\Mux7~19_combout ),
	.datab(!\Mux7~9_combout ),
	.datac(!\Mux7~14_combout ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~20 .extended_lut = "off";
defparam \Mux7~20 .lut_mask = 64'h00330F55FF330F55;
defparam \Mux7~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \MEM8|mem_rtl_0|auto_generated|ram_block1a68 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[126]~input_o ,\data_in[124]~input_o ,\data_in[123]~input_o ,\data_in[122]~input_o ,\data_in[121]~input_o ,\data_in[120]~input_o ,\data_in[119]~input_o ,\data_in[118]~input_o ,\data_in[117]~input_o ,\data_in[116]~input_o ,\data_in[110]~input_o ,
\data_in[108]~input_o ,\data_in[107]~input_o ,\data_in[106]~input_o ,\data_in[105]~input_o ,\data_in[104]~input_o ,\data_in[103]~input_o ,\data_in[102]~input_o ,\data_in[101]~input_o ,\data_in[100]~input_o ,\data_in[94]~input_o ,\data_in[92]~input_o ,
\data_in[91]~input_o ,\data_in[90]~input_o ,\data_in[89]~input_o ,\data_in[88]~input_o ,\data_in[87]~input_o ,\data_in[86]~input_o ,\data_in[85]~input_o ,\data_in[84]~input_o ,\data_in[78]~input_o ,\data_in[76]~input_o ,\data_in[75]~input_o ,\data_in[74]~input_o ,
\data_in[73]~input_o ,\data_in[72]~input_o ,\data_in[71]~input_o ,\data_in[70]~input_o ,\data_in[69]~input_o ,\data_in[68]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM8|mem_rtl_0|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 8;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 40;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 68;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 255;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 150;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 200;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 8;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 40;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_b_first_bit_number = 68;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_b_last_address = 255;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 150;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_b_logical_ram_width = 200;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N0
cyclonev_lcell_comb \Mux7~32 (
// Equation(s):
// \Mux7~32_combout  = ( \data_out_sel[1]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a90 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a91 ))) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[0]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a89 ) ) ) ) # ( \data_out_sel[1]~input_o 
//  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a88  & ( (!\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a90 )) # (\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a91 ))) ) ) ) # ( !\data_out_sel[1]~input_o  & 
// ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a88  & ( (\MEM8|mem_rtl_0|auto_generated|ram_block1a89  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a89 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a90 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a91 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a88 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~32 .extended_lut = "off";
defparam \Mux7~32 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \Mux7~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N6
cyclonev_lcell_comb \Mux7~33 (
// Equation(s):
// \Mux7~33_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a104  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a106 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a107 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a104  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o )))) 
// # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a106 ))) # (\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a107 )))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a104  & 
// ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a105  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a106 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a107 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a104  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a105  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a106 ))) # (\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a107 )))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a107 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a106 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a104 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a105 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~33 .extended_lut = "off";
defparam \Mux7~33 .lut_mask = 64'h0311CF1103DDCFDD;
defparam \Mux7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y22_N3
cyclonev_lcell_comb \Mux7~31 (
// Equation(s):
// \Mux7~31_combout  = ( \data_out_sel[1]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a74  & ( (!\data_out_sel[0]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a75 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM8|mem_rtl_0|auto_generated|ram_block1a74  & ( (!\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a72 ))) # (\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a73 )) ) ) ) # ( \data_out_sel[1]~input_o  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a74  & ( (\data_out_sel[0]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a75 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a74  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a72 ))) # (\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a73 )) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a73 ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a75 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a72 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a74 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~31 .extended_lut = "off";
defparam \Mux7~31 .lut_mask = 64'h11BB050511BBAFAF;
defparam \Mux7~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N12
cyclonev_lcell_comb \Mux7~34 (
// Equation(s):
// \Mux7~34_combout  = ( \data_out_sel[1]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a123  & ( (\MEM8|mem_rtl_0|auto_generated|ram_block1a122 ) # (\data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM8|mem_rtl_0|auto_generated|ram_block1a123  & ( (!\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a120 )) # (\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a121 ))) ) ) ) # ( \data_out_sel[1]~input_o  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a123  & ( (!\data_out_sel[0]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a122 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a123  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a120 )) # (\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a121 ))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a120 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a121 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a122 ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a123 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~34 .extended_lut = "off";
defparam \Mux7~34 .lut_mask = 64'h474700CC474733FF;
defparam \Mux7~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N18
cyclonev_lcell_comb \Mux7~35 (
// Equation(s):
// \Mux7~35_combout  = ( \Mux7~31_combout  & ( \Mux7~34_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\Mux7~32_combout ))) # (\data_out_sel[5]~input_o  & (((\Mux7~33_combout ) # (\data_out_sel[4]~input_o )))) ) ) ) # ( 
// !\Mux7~31_combout  & ( \Mux7~34_combout  & ( (!\data_out_sel[5]~input_o  & (\Mux7~32_combout  & (\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((\Mux7~33_combout ) # (\data_out_sel[4]~input_o )))) ) ) ) # ( \Mux7~31_combout  & ( 
// !\Mux7~34_combout  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )) # (\Mux7~32_combout ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & \Mux7~33_combout )))) ) ) ) # ( !\Mux7~31_combout  & ( !\Mux7~34_combout  & ( 
// (!\data_out_sel[5]~input_o  & (\Mux7~32_combout  & (\data_out_sel[4]~input_o ))) # (\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o  & \Mux7~33_combout )))) ) ) )

	.dataa(!\Mux7~32_combout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux7~33_combout ),
	.datae(!\Mux7~31_combout ),
	.dataf(!\Mux7~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~35 .extended_lut = "off";
defparam \Mux7~35 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Mux7~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N39
cyclonev_lcell_comb \Mux7~28 (
// Equation(s):
// \Mux7~28_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a102  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a103 ) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a102  & ( 
// \data_out_sel[1]~input_o  & ( (\MEM8|mem_rtl_0|auto_generated|ram_block1a103  & \data_out_sel[0]~input_o ) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a102  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a100 )) # (\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a101 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a102  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a100 )) # (\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a101 ))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a103 ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a100 ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a101 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a102 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~28 .extended_lut = "off";
defparam \Mux7~28 .lut_mask = 64'h303F303F0505F5F5;
defparam \Mux7~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N42
cyclonev_lcell_comb \Mux7~29 (
// Equation(s):
// \Mux7~29_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a116  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a118 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a119 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a116  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a118 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a119 ))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a116  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[0]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a117 ) ) ) ) # ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a116  & ( !\data_out_sel[1]~input_o  & ( (\data_out_sel[0]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a117 ) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a118 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a119 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a117 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a116 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~29 .extended_lut = "off";
defparam \Mux7~29 .lut_mask = 64'h0033CCFF47474747;
defparam \Mux7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N33
cyclonev_lcell_comb \Mux7~26 (
// Equation(s):
// \Mux7~26_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a68~portbdataout  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a69  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a70 )) # 
// (\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a71 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a68~portbdataout  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a69  & ( (!\data_out_sel[1]~input_o  & 
// (((\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a70 )) # (\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a71 ))))) ) ) ) # ( 
// \MEM8|mem_rtl_0|auto_generated|ram_block1a68~portbdataout  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a69  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a70 )) # (\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a71 ))))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a68~portbdataout  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a69  & 
// ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a70 )) # (\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a71 ))))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a70 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\data_out_sel[0]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a71 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a68~portbdataout ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a69 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~26 .extended_lut = "off";
defparam \Mux7~26 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N30
cyclonev_lcell_comb \Mux7~27 (
// Equation(s):
// \Mux7~27_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a85  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a86 ))) # 
// (\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a87 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a85  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o ) # 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a86 )))) # (\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a87  & (\data_out_sel[1]~input_o ))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a85  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a84  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[1]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a86 )))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[1]~input_o )) # 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a87 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a85  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a84  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[0]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a86 ))) # (\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a87 )))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a87 ),
	.datab(!\data_out_sel[0]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a86 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a85 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a84 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~27 .extended_lut = "off";
defparam \Mux7~27 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \Mux7~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N18
cyclonev_lcell_comb \Mux7~30 (
// Equation(s):
// \Mux7~30_combout  = ( \Mux7~26_combout  & ( \Mux7~27_combout  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & (\Mux7~28_combout )) # (\data_out_sel[4]~input_o  & ((\Mux7~29_combout )))) ) ) ) # ( !\Mux7~26_combout  & ( \Mux7~27_combout  
// & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\Mux7~28_combout )) # (\data_out_sel[4]~input_o  & ((\Mux7~29_combout ))))) ) ) ) # ( \Mux7~26_combout  & ( !\Mux7~27_combout 
//  & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\Mux7~28_combout )) # (\data_out_sel[4]~input_o  & ((\Mux7~29_combout ))))) ) ) ) # ( !\Mux7~26_combout  & ( 
// !\Mux7~27_combout  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & (\Mux7~28_combout )) # (\data_out_sel[4]~input_o  & ((\Mux7~29_combout ))))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\Mux7~28_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux7~29_combout ),
	.datae(!\Mux7~26_combout ),
	.dataf(!\Mux7~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~30 .extended_lut = "off";
defparam \Mux7~30 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Mux7~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N48
cyclonev_lcell_comb \Mux7~24 (
// Equation(s):
// \Mux7~24_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a114  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[0]~input_o ) # ((!\data_out_sel[1]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a113 ))) # 
// (\data_out_sel[1]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a115 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a114  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o ) # 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a113 )))) # (\data_out_sel[1]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a115  & ((\data_out_sel[0]~input_o )))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a114  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a112  & ( (!\data_out_sel[1]~input_o  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a113  & \data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a115 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a114  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a112  & ( (\data_out_sel[0]~input_o  & ((!\data_out_sel[1]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a113 ))) # (\data_out_sel[1]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a115 )))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a115 ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a113 ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a114 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a112 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~24 .extended_lut = "off";
defparam \Mux7~24 .lut_mask = 64'h00350F35F035FF35;
defparam \Mux7~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N42
cyclonev_lcell_comb \Mux7~23 (
// Equation(s):
// \Mux7~23_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a96  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a97 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a99 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a96  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a97 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a99 ))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a96  & ( !\data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a98 ) ) ) ) # ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a96  & ( !\data_out_sel[0]~input_o  & ( (\data_out_sel[1]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a98 ) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a97 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a99 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a98 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a96 ),
	.dataf(!\data_out_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~23 .extended_lut = "off";
defparam \Mux7~23 .lut_mask = 64'h0033CCFF47474747;
defparam \Mux7~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N36
cyclonev_lcell_comb \Mux7~22 (
// Equation(s):
// \Mux7~22_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a83  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[1]~input_o  & (((!\data_out_sel[0]~input_o )) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a81 ))) # 
// (\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a82 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a83  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[1]~input_o  & 
// (((!\data_out_sel[0]~input_o )) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a81 ))) # (\data_out_sel[1]~input_o  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a82  & !\data_out_sel[0]~input_o )))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a83  & 
// ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[1]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a81  & ((\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((\data_out_sel[0]~input_o ) # 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a82 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a83  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a80  & ( (!\data_out_sel[1]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a81  & 
// ((\data_out_sel[0]~input_o )))) # (\data_out_sel[1]~input_o  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a82  & !\data_out_sel[0]~input_o )))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a81 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a82 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a83 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a80 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~22 .extended_lut = "off";
defparam \Mux7~22 .lut_mask = 64'h03440377CF44CF77;
defparam \Mux7~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N30
cyclonev_lcell_comb \Mux7~21 (
// Equation(s):
// \Mux7~21_combout  = ( \data_out_sel[1]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a66  & ( (!\data_out_sel[0]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a67 ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( 
// \MEM8|mem_rtl_0|auto_generated|ram_block1a66  & ( (!\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a64 ))) # (\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a65 )) ) ) ) # ( \data_out_sel[1]~input_o  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a66  & ( (\MEM8|mem_rtl_0|auto_generated|ram_block1a67  & \data_out_sel[0]~input_o ) ) ) ) # ( !\data_out_sel[1]~input_o  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a66  & ( (!\data_out_sel[0]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a64 ))) # (\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a65 )) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a67 ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a65 ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a64 ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a66 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~21 .extended_lut = "off";
defparam \Mux7~21 .lut_mask = 64'h0F3300550F33FF55;
defparam \Mux7~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N54
cyclonev_lcell_comb \Mux7~25 (
// Equation(s):
// \Mux7~25_combout  = ( \Mux7~22_combout  & ( \Mux7~21_combout  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\Mux7~23_combout ))) # (\data_out_sel[4]~input_o  & (\Mux7~24_combout ))) ) ) ) # ( !\Mux7~22_combout  & ( \Mux7~21_combout  
// & ( (!\data_out_sel[5]~input_o  & (((!\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\Mux7~23_combout ))) # (\data_out_sel[4]~input_o  & (\Mux7~24_combout )))) ) ) ) # ( \Mux7~22_combout  & ( 
// !\Mux7~21_combout  & ( (!\data_out_sel[5]~input_o  & (((\data_out_sel[4]~input_o )))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\Mux7~23_combout ))) # (\data_out_sel[4]~input_o  & (\Mux7~24_combout )))) ) ) ) # ( !\Mux7~22_combout  & 
// ( !\Mux7~21_combout  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\Mux7~23_combout ))) # (\data_out_sel[4]~input_o  & (\Mux7~24_combout )))) ) ) )

	.dataa(!\Mux7~24_combout ),
	.datab(!\data_out_sel[5]~input_o ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux7~23_combout ),
	.datae(!\Mux7~22_combout ),
	.dataf(!\Mux7~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~25 .extended_lut = "off";
defparam \Mux7~25 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \Mux7~25 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \MEM8|mem_rtl_0|auto_generated|ram_block1a77 (
	.portawe(\we~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_in[159]~input_o ,\data_in[158]~input_o ,\data_in[157]~input_o ,\data_in[156]~input_o ,\data_in[155]~input_o ,\data_in[154]~input_o ,\data_in[153]~input_o ,\data_in[152]~input_o ,\data_in[151]~input_o ,\data_in[150]~input_o ,\data_in[149]~input_o ,
\data_in[148]~input_o ,\data_in[147]~input_o ,\data_in[146]~input_o ,\data_in[145]~input_o ,\data_in[144]~input_o ,\data_in[143]~input_o ,\data_in[142]~input_o ,\data_in[141]~input_o ,\data_in[140]~input_o ,\data_in[139]~input_o ,\data_in[138]~input_o ,
\data_in[137]~input_o ,\data_in[136]~input_o ,\data_in[135]~input_o ,\data_in[134]~input_o ,\data_in[133]~input_o ,\data_in[132]~input_o ,\data_in[131]~input_o ,\data_in[130]~input_o ,\data_in[129]~input_o ,\data_in[128]~input_o ,\data_in[127]~input_o ,
\data_in[125]~input_o ,\data_in[111]~input_o ,\data_in[109]~input_o ,\data_in[95]~input_o ,\data_in[93]~input_o ,\data_in[79]~input_o ,\data_in[77]~input_o }),
	.portaaddr({\x[7]~input_o ,\x[6]~input_o ,\x[5]~input_o ,\x[4]~input_o ,\x[3]~input_o ,\x[2]~input_o ,\x[1]~input_o ,\x[0]~input_o }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\y[7]~input_o ,\y[6]~input_o ,\y[5]~input_o ,\y[4]~input_o ,\y[3]~input_o ,\y[2]~input_o ,\y[1]~input_o ,\y[0]~input_o }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM8|mem_rtl_0|auto_generated|ram_block1a77_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "single_clk_ram:MEM8|altsyncram:mem_rtl_0|altsyncram_56p1:auto_generated|ALTSYNCRAM";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .operation_mode = "dual_port";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 8;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 40;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 77;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 255;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 150;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 200;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 8;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 40;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_b_first_bit_number = 77;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_b_last_address = 255;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 150;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_b_logical_ram_width = 200;
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \MEM8|mem_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N18
cyclonev_lcell_comb \Mux7~39 (
// Equation(s):
// \Mux7~39_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a79  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a95  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a111 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a127 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a79  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a95  & ( (!\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o  & 
// \MEM8|mem_rtl_0|auto_generated|ram_block1a111 )))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a127 ))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a79  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a95  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a111 )))) # (\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a127  & 
// (\data_out_sel[5]~input_o ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a79  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a95  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a111 ))) # 
// (\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a127 )))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a127 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a111 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a79 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a95 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~39 .extended_lut = "off";
defparam \Mux7~39 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux7~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N42
cyclonev_lcell_comb \Mux7~38 (
// Equation(s):
// \Mux7~38_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a77~portbdataout  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a125  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o ) # ((\MEM8|mem_rtl_0|auto_generated|ram_block1a93 )))) # 
// (\data_out_sel[5]~input_o  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a109 )) # (\data_out_sel[4]~input_o ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a77~portbdataout  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a125  & ( 
// (!\data_out_sel[5]~input_o  & (\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a93 ))) # (\data_out_sel[5]~input_o  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a109 )) # (\data_out_sel[4]~input_o ))) ) ) ) # ( 
// \MEM8|mem_rtl_0|auto_generated|ram_block1a77~portbdataout  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a125  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o ) # ((\MEM8|mem_rtl_0|auto_generated|ram_block1a93 )))) # 
// (\data_out_sel[5]~input_o  & (!\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a109 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a77~portbdataout  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a125  & ( 
// (!\data_out_sel[5]~input_o  & (\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a93 ))) # (\data_out_sel[5]~input_o  & (!\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a109 )))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a93 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a109 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a77~portbdataout ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a125 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~38 .extended_lut = "off";
defparam \Mux7~38 .lut_mask = 64'h02468ACE13579BDF;
defparam \Mux7~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N6
cyclonev_lcell_comb \Mux7~37 (
// Equation(s):
// \Mux7~37_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a110  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[4]~input_o ) # ((!\data_out_sel[5]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a94 )) # 
// (\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a126 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a110  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o ) # 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a94 )))) # (\data_out_sel[5]~input_o  & (\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a126 )))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a110  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a78  & ( (!\data_out_sel[5]~input_o  & (\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a94 ))) # (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o ) # 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a126 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a110  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a78  & ( (\data_out_sel[4]~input_o  & ((!\data_out_sel[5]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a94 )) # (\data_out_sel[5]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a126 ))))) ) ) )

	.dataa(!\data_out_sel[5]~input_o ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a94 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a126 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a110 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a78 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~37 .extended_lut = "off";
defparam \Mux7~37 .lut_mask = 64'h021346578A9BCEDF;
defparam \Mux7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N30
cyclonev_lcell_comb \Mux7~36 (
// Equation(s):
// \Mux7~36_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a92  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a76  & ( (!\data_out_sel[5]~input_o ) # ((!\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a108 )) # 
// (\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a124 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a92  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a76  & ( (!\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o )) 
// # (\MEM8|mem_rtl_0|auto_generated|ram_block1a108 ))) # (\data_out_sel[4]~input_o  & (((\data_out_sel[5]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a124 )))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a92  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a76  & ( (!\data_out_sel[4]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a108  & (\data_out_sel[5]~input_o ))) # (\data_out_sel[4]~input_o  & (((!\data_out_sel[5]~input_o ) # 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a124 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a92  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a76  & ( (\data_out_sel[5]~input_o  & ((!\data_out_sel[4]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a108 )) # (\data_out_sel[4]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a124 ))))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a108 ),
	.datab(!\data_out_sel[4]~input_o ),
	.datac(!\data_out_sel[5]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a124 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a92 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a76 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~36 .extended_lut = "off";
defparam \Mux7~36 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux7~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y22_N24
cyclonev_lcell_comb \Mux7~40 (
// Equation(s):
// \Mux7~40_combout  = ( \data_out_sel[1]~input_o  & ( \Mux7~36_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux7~37_combout ))) # (\data_out_sel[0]~input_o  & (\Mux7~39_combout )) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux7~36_combout  & ( 
// (!\data_out_sel[0]~input_o ) # (\Mux7~38_combout ) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux7~36_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux7~37_combout ))) # (\data_out_sel[0]~input_o  & (\Mux7~39_combout )) ) ) ) # ( !\data_out_sel[1]~input_o  
// & ( !\Mux7~36_combout  & ( (\Mux7~38_combout  & \data_out_sel[0]~input_o ) ) ) )

	.dataa(!\Mux7~39_combout ),
	.datab(!\Mux7~38_combout ),
	.datac(!\Mux7~37_combout ),
	.datad(!\data_out_sel[0]~input_o ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux7~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~40 .extended_lut = "off";
defparam \Mux7~40 .lut_mask = 64'h00330F55FF330F55;
defparam \Mux7~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y21_N24
cyclonev_lcell_comb \Mux7~41 (
// Equation(s):
// \Mux7~41_combout  = ( \Mux7~25_combout  & ( \Mux7~40_combout  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o ) # (\Mux7~30_combout )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )) # (\Mux7~35_combout ))) ) ) ) # ( 
// !\Mux7~25_combout  & ( \Mux7~40_combout  & ( (!\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o  & \Mux7~30_combout )))) # (\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o )) # (\Mux7~35_combout ))) ) ) ) # ( \Mux7~25_combout  & ( 
// !\Mux7~40_combout  & ( (!\data_out_sel[3]~input_o  & (((!\data_out_sel[2]~input_o ) # (\Mux7~30_combout )))) # (\data_out_sel[3]~input_o  & (\Mux7~35_combout  & (!\data_out_sel[2]~input_o ))) ) ) ) # ( !\Mux7~25_combout  & ( !\Mux7~40_combout  & ( 
// (!\data_out_sel[3]~input_o  & (((\data_out_sel[2]~input_o  & \Mux7~30_combout )))) # (\data_out_sel[3]~input_o  & (\Mux7~35_combout  & (!\data_out_sel[2]~input_o ))) ) ) )

	.dataa(!\Mux7~35_combout ),
	.datab(!\data_out_sel[3]~input_o ),
	.datac(!\data_out_sel[2]~input_o ),
	.datad(!\Mux7~30_combout ),
	.datae(!\Mux7~25_combout ),
	.dataf(!\Mux7~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~41 .extended_lut = "off";
defparam \Mux7~41 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N0
cyclonev_lcell_comb \Mux7~58 (
// Equation(s):
// \Mux7~58_combout  = ( \data_out_sel[0]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[3]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a181 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a189 )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[3]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a188 ) ) ) ) # ( 
// \data_out_sel[0]~input_o  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a180  & ( (!\data_out_sel[3]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a181 ))) # (\data_out_sel[3]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a189 )) ) ) ) # ( 
// !\data_out_sel[0]~input_o  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a180  & ( (\MEM8|mem_rtl_0|auto_generated|ram_block1a188  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a188 ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a189 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a181 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a180 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~58 .extended_lut = "off";
defparam \Mux7~58 .lut_mask = 64'h050503F3F5F503F3;
defparam \Mux7~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N12
cyclonev_lcell_comb \Mux7~60 (
// Equation(s):
// \Mux7~60_combout  = ( \data_out_sel[0]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[3]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a183 ))) # (\data_out_sel[3]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a191 )) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[3]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a190 ) ) ) ) # ( 
// \data_out_sel[0]~input_o  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a182  & ( (!\data_out_sel[3]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a183 ))) # (\data_out_sel[3]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a191 )) ) ) ) # ( 
// !\data_out_sel[0]~input_o  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a182  & ( (\MEM8|mem_rtl_0|auto_generated|ram_block1a190  & \data_out_sel[3]~input_o ) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a190 ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a191 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a183 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a182 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~60 .extended_lut = "off";
defparam \Mux7~60 .lut_mask = 64'h050503F3F5F503F3;
defparam \Mux7~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N36
cyclonev_lcell_comb \Mux7~59 (
// Equation(s):
// \Mux7~59_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a186  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a187  & ( ((!\data_out_sel[0]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a178 )) # (\data_out_sel[0]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a179 )))) # (\data_out_sel[3]~input_o ) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a186  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a187  & ( (!\data_out_sel[0]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a178  & (!\data_out_sel[3]~input_o ))) # (\data_out_sel[0]~input_o  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a179 ) # (\data_out_sel[3]~input_o )))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a186  & 
// ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a187  & ( (!\data_out_sel[0]~input_o  & (((\data_out_sel[3]~input_o )) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a178 ))) # (\data_out_sel[0]~input_o  & (((!\data_out_sel[3]~input_o  & 
// \MEM8|mem_rtl_0|auto_generated|ram_block1a179 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a186  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a187  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[0]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a178 )) # (\data_out_sel[0]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a179 ))))) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a178 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a179 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a186 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a187 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~59 .extended_lut = "off";
defparam \Mux7~59 .lut_mask = 64'h20702A7A25752F7F;
defparam \Mux7~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N24
cyclonev_lcell_comb \Mux7~57 (
// Equation(s):
// \Mux7~57_combout  = ( \data_out_sel[0]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a185  & ( (\data_out_sel[3]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a177 ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( 
// \MEM8|mem_rtl_0|auto_generated|ram_block1a185  & ( (!\data_out_sel[3]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a176 ))) # (\data_out_sel[3]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a184 )) ) ) ) # ( \data_out_sel[0]~input_o  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a185  & ( (\MEM8|mem_rtl_0|auto_generated|ram_block1a177  & !\data_out_sel[3]~input_o ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a185  & ( (!\data_out_sel[3]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a176 ))) # (\data_out_sel[3]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a184 )) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a177 ),
	.datab(!\MEM8|mem_rtl_0|auto_generated|ram_block1a184 ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a176 ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a185 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~57 .extended_lut = "off";
defparam \Mux7~57 .lut_mask = 64'h03F3505003F35F5F;
defparam \Mux7~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N48
cyclonev_lcell_comb \Mux7~61 (
// Equation(s):
// \Mux7~61_combout  = ( \Mux7~59_combout  & ( \Mux7~57_combout  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[1]~input_o  & (\Mux7~58_combout )) # (\data_out_sel[1]~input_o  & ((\Mux7~60_combout )))) ) ) ) # ( !\Mux7~59_combout  & ( \Mux7~57_combout  
// & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & (\Mux7~58_combout )) # (\data_out_sel[1]~input_o  & ((\Mux7~60_combout ))))) ) ) ) # ( \Mux7~59_combout  & ( 
// !\Mux7~57_combout  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & (\Mux7~58_combout )) # (\data_out_sel[1]~input_o  & ((\Mux7~60_combout ))))) ) ) ) # ( !\Mux7~59_combout  & 
// ( !\Mux7~57_combout  & ( (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & (\Mux7~58_combout )) # (\data_out_sel[1]~input_o  & ((\Mux7~60_combout ))))) ) ) )

	.dataa(!\Mux7~58_combout ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\Mux7~60_combout ),
	.datae(!\Mux7~59_combout ),
	.dataf(!\Mux7~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~61 .extended_lut = "off";
defparam \Mux7~61 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Mux7~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N36
cyclonev_lcell_comb \Mux7~48 (
// Equation(s):
// \Mux7~48_combout  = ( \data_out_sel[3]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a146  & ( (!\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a154 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a158 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a146  & ( (!\data_out_sel[2]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a150 ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a146  & ( (!\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a154 )) # (\data_out_sel[2]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a158 ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a146  & ( (\data_out_sel[2]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a150 ) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a154 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a150 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a158 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a146 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~48 .extended_lut = "off";
defparam \Mux7~48 .lut_mask = 64'h03034477CFCF4477;
defparam \Mux7~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N12
cyclonev_lcell_comb \Mux7~49 (
// Equation(s):
// \Mux7~49_combout  = ( \data_out_sel[3]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a145  & ( (!\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a153 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a157 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a145  & ( (!\data_out_sel[2]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a149 ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a145  & ( (!\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a153 )) # (\data_out_sel[2]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a157 ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a145  & ( (\data_out_sel[2]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a149 ) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a153 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a157 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a149 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a145 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~49 .extended_lut = "off";
defparam \Mux7~49 .lut_mask = 64'h00334747CCFF4747;
defparam \Mux7~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N48
cyclonev_lcell_comb \Mux7~50 (
// Equation(s):
// \Mux7~50_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a159  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o ) # ((\MEM8|mem_rtl_0|auto_generated|ram_block1a151 )))) # 
// (\data_out_sel[3]~input_o  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a155 )) # (\data_out_sel[2]~input_o ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a159  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[3]~input_o  & 
// ((!\data_out_sel[2]~input_o ) # ((\MEM8|mem_rtl_0|auto_generated|ram_block1a151 )))) # (\data_out_sel[3]~input_o  & (!\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a155 ))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a159  & 
// ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[3]~input_o  & (\data_out_sel[2]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a151 )))) # (\data_out_sel[3]~input_o  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a155 )) # 
// (\data_out_sel[2]~input_o ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a159  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a147  & ( (!\data_out_sel[3]~input_o  & (\data_out_sel[2]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a151 )))) 
// # (\data_out_sel[3]~input_o  & (!\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a155 ))) ) ) )

	.dataa(!\data_out_sel[3]~input_o ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a155 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a151 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a159 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a147 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~50 .extended_lut = "off";
defparam \Mux7~50 .lut_mask = 64'h042615378CAE9DBF;
defparam \Mux7~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N0
cyclonev_lcell_comb \Mux7~47 (
// Equation(s):
// \Mux7~47_combout  = ( \data_out_sel[3]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a144  & ( (!\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a152 )) # (\data_out_sel[2]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a156 ))) ) ) ) # ( !\data_out_sel[3]~input_o  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a144  & ( (!\data_out_sel[2]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a148 ) ) ) ) # ( 
// \data_out_sel[3]~input_o  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a144  & ( (!\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a152 )) # (\data_out_sel[2]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a156 ))) ) ) ) # ( 
// !\data_out_sel[3]~input_o  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a144  & ( (\data_out_sel[2]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a148 ) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a152 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a156 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a148 ),
	.datae(!\data_out_sel[3]~input_o ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a144 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~47 .extended_lut = "off";
defparam \Mux7~47 .lut_mask = 64'h00334747CCFF4747;
defparam \Mux7~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N54
cyclonev_lcell_comb \Mux7~51 (
// Equation(s):
// \Mux7~51_combout  = ( \Mux7~47_combout  & ( \data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o  & (\Mux7~49_combout )) # (\data_out_sel[1]~input_o  & ((\Mux7~50_combout ))) ) ) ) # ( !\Mux7~47_combout  & ( \data_out_sel[0]~input_o  & ( 
// (!\data_out_sel[1]~input_o  & (\Mux7~49_combout )) # (\data_out_sel[1]~input_o  & ((\Mux7~50_combout ))) ) ) ) # ( \Mux7~47_combout  & ( !\data_out_sel[0]~input_o  & ( (!\data_out_sel[1]~input_o ) # (\Mux7~48_combout ) ) ) ) # ( !\Mux7~47_combout  & ( 
// !\data_out_sel[0]~input_o  & ( (\Mux7~48_combout  & \data_out_sel[1]~input_o ) ) ) )

	.dataa(!\Mux7~48_combout ),
	.datab(!\Mux7~49_combout ),
	.datac(!\Mux7~50_combout ),
	.datad(!\data_out_sel[1]~input_o ),
	.datae(!\Mux7~47_combout ),
	.dataf(!\data_out_sel[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~51 .extended_lut = "off";
defparam \Mux7~51 .lut_mask = 64'h0055FF55330F330F;
defparam \Mux7~51 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N0
cyclonev_lcell_comb \Mux7~52 (
// Equation(s):
// \Mux7~52_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a160  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a164 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a166 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a160  & ( \data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a164 )) # (\data_out_sel[1]~input_o  & 
// ((\MEM8|mem_rtl_0|auto_generated|ram_block1a166 ))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a160  & ( !\data_out_sel[2]~input_o  & ( (!\data_out_sel[1]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a162 ) ) ) ) # ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a160  & ( !\data_out_sel[2]~input_o  & ( (\MEM8|mem_rtl_0|auto_generated|ram_block1a162  & \data_out_sel[1]~input_o ) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a162 ),
	.datab(!\data_out_sel[1]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a164 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a166 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a160 ),
	.dataf(!\data_out_sel[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~52 .extended_lut = "off";
defparam \Mux7~52 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \Mux7~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N6
cyclonev_lcell_comb \Mux7~54 (
// Equation(s):
// \Mux7~54_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a170  & ( \data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a174 ) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a170  & ( 
// \data_out_sel[1]~input_o  & ( (\data_out_sel[2]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a174 ) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a170  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a168 )) # (\data_out_sel[2]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a172 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a170  & ( !\data_out_sel[1]~input_o  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a168 )) # (\data_out_sel[2]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a172 ))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a168 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\MEM8|mem_rtl_0|auto_generated|ram_block1a172 ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a174 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a170 ),
	.dataf(!\data_out_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~54 .extended_lut = "off";
defparam \Mux7~54 .lut_mask = 64'h474747470033CCFF;
defparam \Mux7~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N42
cyclonev_lcell_comb \Mux7~55 (
// Equation(s):
// \Mux7~55_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a173  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[1]~input_o ) # ((!\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a171 )) # 
// (\data_out_sel[2]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a175 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a173  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o 
// )) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a171 ))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a175 )))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a173  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a169  & ( (!\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a171  & (\data_out_sel[1]~input_o ))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o ) # 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a175 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a173  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a169  & ( (\data_out_sel[1]~input_o  & ((!\data_out_sel[2]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a171 )) # (\data_out_sel[2]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a175 ))))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a171 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a175 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a173 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a169 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~55 .extended_lut = "off";
defparam \Mux7~55 .lut_mask = 64'h04073437C4C7F4F7;
defparam \Mux7~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N30
cyclonev_lcell_comb \Mux7~53 (
// Equation(s):
// \Mux7~53_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a161  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a163  & ( (!\data_out_sel[2]~input_o ) # ((!\data_out_sel[1]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a165 )) # 
// (\data_out_sel[1]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a167 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a161  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a163  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[1]~input_o 
// )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a165 )) # (\data_out_sel[1]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a167 ))))) ) ) ) # ( 
// \MEM8|mem_rtl_0|auto_generated|ram_block1a161  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a163  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[1]~input_o )))) # (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a165 )) # (\data_out_sel[1]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a167 ))))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a161  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a163  & ( 
// (\data_out_sel[2]~input_o  & ((!\data_out_sel[1]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a165 )) # (\data_out_sel[1]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a167 ))))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a165 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[1]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a167 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a161 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a163 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~53 .extended_lut = "off";
defparam \Mux7~53 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \Mux7~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N18
cyclonev_lcell_comb \Mux7~56 (
// Equation(s):
// \Mux7~56_combout  = ( \data_out_sel[0]~input_o  & ( \Mux7~53_combout  & ( (!\data_out_sel[3]~input_o ) # (\Mux7~55_combout ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( \Mux7~53_combout  & ( (!\data_out_sel[3]~input_o  & (\Mux7~52_combout )) # 
// (\data_out_sel[3]~input_o  & ((\Mux7~54_combout ))) ) ) ) # ( \data_out_sel[0]~input_o  & ( !\Mux7~53_combout  & ( (\data_out_sel[3]~input_o  & \Mux7~55_combout ) ) ) ) # ( !\data_out_sel[0]~input_o  & ( !\Mux7~53_combout  & ( (!\data_out_sel[3]~input_o  
// & (\Mux7~52_combout )) # (\data_out_sel[3]~input_o  & ((\Mux7~54_combout ))) ) ) )

	.dataa(!\Mux7~52_combout ),
	.datab(!\Mux7~54_combout ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\Mux7~55_combout ),
	.datae(!\data_out_sel[0]~input_o ),
	.dataf(!\Mux7~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~56 .extended_lut = "off";
defparam \Mux7~56 .lut_mask = 64'h5353000F5353F0FF;
defparam \Mux7~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N42
cyclonev_lcell_comb \Mux7~44 (
// Equation(s):
// \Mux7~44_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a129  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[3]~input_o ) # ((!\data_out_sel[2]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a137 ))) # 
// (\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a141 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a129  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o  & 
// \MEM8|mem_rtl_0|auto_generated|ram_block1a137 )))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a141 ))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a129  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a133  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a137 )))) # (\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a141  & 
// (\data_out_sel[3]~input_o ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a129  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a133  & ( (\data_out_sel[3]~input_o  & ((!\data_out_sel[2]~input_o  & ((\MEM8|mem_rtl_0|auto_generated|ram_block1a137 ))) 
// # (\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a141 )))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a141 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a137 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a129 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a133 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~44 .extended_lut = "off";
defparam \Mux7~44 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \Mux7~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N18
cyclonev_lcell_comb \Mux7~45 (
// Equation(s):
// \Mux7~45_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a143  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a139 ))) # 
// (\data_out_sel[2]~input_o  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a135 ) # (\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a143  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[2]~input_o  & 
// (((!\data_out_sel[3]~input_o )) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a139 ))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a135 )))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a143  
// & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a139  & (\data_out_sel[3]~input_o ))) # (\data_out_sel[2]~input_o  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a135 ) # 
// (\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a143  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a131  & ( (!\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a139  & (\data_out_sel[3]~input_o ))) 
// # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a135 )))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a139 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a135 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a143 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a131 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~45 .extended_lut = "off";
defparam \Mux7~45 .lut_mask = 64'h04340737C4F4C7F7;
defparam \Mux7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N6
cyclonev_lcell_comb \Mux7~43 (
// Equation(s):
// \Mux7~43_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a130  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a142  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a138 )))) # 
// (\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o )) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a134 ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a130  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a142  & ( (!\data_out_sel[2]~input_o  & 
// (((\data_out_sel[3]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a138 )))) # (\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o )) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a134 ))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a130  & 
// ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a142  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o ) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a138 )))) # (\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a134  & 
// (!\data_out_sel[3]~input_o ))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a130  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a142  & ( (!\data_out_sel[2]~input_o  & (((\data_out_sel[3]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a138 
// )))) # (\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a134  & (!\data_out_sel[3]~input_o ))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a134 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a138 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a130 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a142 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~43 .extended_lut = "off";
defparam \Mux7~43 .lut_mask = 64'h101CD0DC131FD3DF;
defparam \Mux7~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N30
cyclonev_lcell_comb \Mux7~42 (
// Equation(s):
// \Mux7~42_combout  = ( \MEM8|mem_rtl_0|auto_generated|ram_block1a128  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a140  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a136 ))) # 
// (\data_out_sel[2]~input_o  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a132 ) # (\data_out_sel[3]~input_o )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a128  & ( \MEM8|mem_rtl_0|auto_generated|ram_block1a140  & ( (!\data_out_sel[2]~input_o  & 
// (\MEM8|mem_rtl_0|auto_generated|ram_block1a136  & (\data_out_sel[3]~input_o ))) # (\data_out_sel[2]~input_o  & (((\MEM8|mem_rtl_0|auto_generated|ram_block1a132 ) # (\data_out_sel[3]~input_o )))) ) ) ) # ( \MEM8|mem_rtl_0|auto_generated|ram_block1a128  & ( 
// !\MEM8|mem_rtl_0|auto_generated|ram_block1a140  & ( (!\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o )) # (\MEM8|mem_rtl_0|auto_generated|ram_block1a136 ))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o  & 
// \MEM8|mem_rtl_0|auto_generated|ram_block1a132 )))) ) ) ) # ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a128  & ( !\MEM8|mem_rtl_0|auto_generated|ram_block1a140  & ( (!\data_out_sel[2]~input_o  & (\MEM8|mem_rtl_0|auto_generated|ram_block1a136  & 
// (\data_out_sel[3]~input_o ))) # (\data_out_sel[2]~input_o  & (((!\data_out_sel[3]~input_o  & \MEM8|mem_rtl_0|auto_generated|ram_block1a132 )))) ) ) )

	.dataa(!\MEM8|mem_rtl_0|auto_generated|ram_block1a136 ),
	.datab(!\data_out_sel[2]~input_o ),
	.datac(!\data_out_sel[3]~input_o ),
	.datad(!\MEM8|mem_rtl_0|auto_generated|ram_block1a132 ),
	.datae(!\MEM8|mem_rtl_0|auto_generated|ram_block1a128 ),
	.dataf(!\MEM8|mem_rtl_0|auto_generated|ram_block1a140 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~42 .extended_lut = "off";
defparam \Mux7~42 .lut_mask = 64'h0434C4F40737C7F7;
defparam \Mux7~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N24
cyclonev_lcell_comb \Mux7~46 (
// Equation(s):
// \Mux7~46_combout  = ( \data_out_sel[1]~input_o  & ( \Mux7~42_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux7~43_combout ))) # (\data_out_sel[0]~input_o  & (\Mux7~45_combout )) ) ) ) # ( !\data_out_sel[1]~input_o  & ( \Mux7~42_combout  & ( 
// (!\data_out_sel[0]~input_o ) # (\Mux7~44_combout ) ) ) ) # ( \data_out_sel[1]~input_o  & ( !\Mux7~42_combout  & ( (!\data_out_sel[0]~input_o  & ((\Mux7~43_combout ))) # (\data_out_sel[0]~input_o  & (\Mux7~45_combout )) ) ) ) # ( !\data_out_sel[1]~input_o  
// & ( !\Mux7~42_combout  & ( (\data_out_sel[0]~input_o  & \Mux7~44_combout ) ) ) )

	.dataa(!\data_out_sel[0]~input_o ),
	.datab(!\Mux7~44_combout ),
	.datac(!\Mux7~45_combout ),
	.datad(!\Mux7~43_combout ),
	.datae(!\data_out_sel[1]~input_o ),
	.dataf(!\Mux7~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~46 .extended_lut = "off";
defparam \Mux7~46 .lut_mask = 64'h111105AFBBBB05AF;
defparam \Mux7~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y15_N57
cyclonev_lcell_comb \Mux7~62 (
// Equation(s):
// \Mux7~62_combout  = ( \data_out_sel[5]~input_o  & ( \Mux7~46_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux7~56_combout ))) # (\data_out_sel[4]~input_o  & (\Mux7~61_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  & ( \Mux7~46_combout  & ( 
// (!\data_out_sel[4]~input_o ) # (\Mux7~51_combout ) ) ) ) # ( \data_out_sel[5]~input_o  & ( !\Mux7~46_combout  & ( (!\data_out_sel[4]~input_o  & ((\Mux7~56_combout ))) # (\data_out_sel[4]~input_o  & (\Mux7~61_combout )) ) ) ) # ( !\data_out_sel[5]~input_o  
// & ( !\Mux7~46_combout  & ( (\Mux7~51_combout  & \data_out_sel[4]~input_o ) ) ) )

	.dataa(!\Mux7~61_combout ),
	.datab(!\Mux7~51_combout ),
	.datac(!\data_out_sel[4]~input_o ),
	.datad(!\Mux7~56_combout ),
	.datae(!\data_out_sel[5]~input_o ),
	.dataf(!\Mux7~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~62 .extended_lut = "off";
defparam \Mux7~62 .lut_mask = 64'h030305F5F3F305F5;
defparam \Mux7~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y17_N30
cyclonev_lcell_comb \Mux7~68 (
// Equation(s):
// \Mux7~68_combout  = ( \data_out_sel[7]~input_o  & ( \Mux7~62_combout  & ( (!\data_out_sel[6]~input_o ) # (\Mux7~67_combout ) ) ) ) # ( !\data_out_sel[7]~input_o  & ( \Mux7~62_combout  & ( (!\data_out_sel[6]~input_o  & (\Mux7~20_combout )) # 
// (\data_out_sel[6]~input_o  & ((\Mux7~41_combout ))) ) ) ) # ( \data_out_sel[7]~input_o  & ( !\Mux7~62_combout  & ( (\Mux7~67_combout  & \data_out_sel[6]~input_o ) ) ) ) # ( !\data_out_sel[7]~input_o  & ( !\Mux7~62_combout  & ( (!\data_out_sel[6]~input_o  
// & (\Mux7~20_combout )) # (\data_out_sel[6]~input_o  & ((\Mux7~41_combout ))) ) ) )

	.dataa(!\Mux7~67_combout ),
	.datab(!\Mux7~20_combout ),
	.datac(!\Mux7~41_combout ),
	.datad(!\data_out_sel[6]~input_o ),
	.datae(!\data_out_sel[7]~input_o ),
	.dataf(!\Mux7~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~68 .extended_lut = "off";
defparam \Mux7~68 .lut_mask = 64'h330F0055330FFF55;
defparam \Mux7~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N39
cyclonev_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = ( \mem_block_sel[1]~input_o  & ( (\mem_block_sel[2]~input_o  & (!\mem_block_sel[3]~input_o  & (\Mux7~68_combout  & \Selector0~1_combout ))) ) )

	.dataa(!\mem_block_sel[2]~input_o ),
	.datab(!\mem_block_sel[3]~input_o ),
	.datac(!\Mux7~68_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\mem_block_sel[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~2 .extended_lut = "off";
defparam \Selector0~2 .lut_mask = 64'h0000000000040004;
defparam \Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y16_N0
cyclonev_lcell_comb \Selector0~16 (
// Equation(s):
// \Selector0~16_combout  = ( \Selector0~15_combout  & ( \Selector0~2_combout  ) ) # ( !\Selector0~15_combout  & ( \Selector0~2_combout  ) ) # ( \Selector0~15_combout  & ( !\Selector0~2_combout  ) ) # ( !\Selector0~15_combout  & ( !\Selector0~2_combout  & ( 
// ((!\Selector0~14_combout ) # (!\Selector0~9_combout )) # (\Selector0~4_combout ) ) ) )

	.dataa(!\Selector0~4_combout ),
	.datab(!\Selector0~14_combout ),
	.datac(!\Selector0~9_combout ),
	.datad(gnd),
	.datae(!\Selector0~15_combout ),
	.dataf(!\Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~16 .extended_lut = "off";
defparam \Selector0~16 .lut_mask = 64'hFDFDFFFFFFFFFFFF;
defparam \Selector0~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y16_N1
dffeas \data_out_after_sel~reg0 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Selector0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_out_after_sel~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \data_out_after_sel~reg0 .is_wysiwyg = "true";
defparam \data_out_after_sel~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y81_N75
cyclonev_io_ibuf \data_out_sel[8]~input (
	.i(data_out_sel[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_out_sel[8]~input_o ));
// synopsys translate_off
defparam \data_out_sel[8]~input .bus_hold = "false";
defparam \data_out_sel[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N1
cyclonev_io_ibuf \data_out_sel[9]~input (
	.i(data_out_sel[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_out_sel[9]~input_o ));
// synopsys translate_off
defparam \data_out_sel[9]~input .bus_hold = "false";
defparam \data_out_sel[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N75
cyclonev_io_ibuf \data_out_sel[10]~input (
	.i(data_out_sel[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data_out_sel[10]~input_o ));
// synopsys translate_off
defparam \data_out_sel[10]~input .bus_hold = "false";
defparam \data_out_sel[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y81_N58
cyclonev_io_ibuf \x[8]~input (
	.i(x[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[8]~input_o ));
// synopsys translate_off
defparam \x[8]~input .bus_hold = "false";
defparam \x[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \x[9]~input (
	.i(x[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[9]~input_o ));
// synopsys translate_off
defparam \x[9]~input .bus_hold = "false";
defparam \x[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y81_N35
cyclonev_io_ibuf \x[10]~input (
	.i(x[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\x[10]~input_o ));
// synopsys translate_off
defparam \x[10]~input .bus_hold = "false";
defparam \x[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y81_N1
cyclonev_io_ibuf \y[8]~input (
	.i(y[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\y[8]~input_o ));
// synopsys translate_off
defparam \y[8]~input .bus_hold = "false";
defparam \y[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \y[9]~input (
	.i(y[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\y[9]~input_o ));
// synopsys translate_off
defparam \y[9]~input .bus_hold = "false";
defparam \y[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \y[10]~input (
	.i(y[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\y[10]~input_o ));
// synopsys translate_off
defparam \y[10]~input .bus_hold = "false";
defparam \y[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X31_Y38_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
