digraph "CFG for '_Z19non_max_supp_kernelPhS_S_ii' function" {
	label="CFG for '_Z19non_max_supp_kernelPhS_S_ii' function";

	Node0x4990a60 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %7, %11\l  %13 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %14 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %15 = bitcast i8 addrspace(4)* %14 to i16 addrspace(4)*\l  %16 = load i16, i16 addrspace(4)* %15, align 2, !range !4, !invariant.load !5\l  %17 = zext i16 %16 to i32\l  %18 = mul i32 %13, %17\l  %19 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %20 = add nuw nsw i32 %19, 1\l  %21 = add i32 %20, %18\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %23 = add i32 %12, %22\l  %24 = add nuw nsw i32 %22, 1\l  %25 = mul nsw i32 %21, %4\l  %26 = add i32 %25, %23\l  %27 = add i32 %26, 1\l  %28 = sext i32 %27 to i64\l  %29 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %28\l  %30 = load i8, i8 addrspace(1)* %29, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %31 = zext i8 %30 to i32\l  %32 = add nuw nsw i32 %11, 2\l  %33 = mul nuw nsw i32 %32, %20\l  %34 = add nuw nsw i32 %33, %24\l  %35 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @l_mem, i32\l... 0, i32 %34\l  store i32 %31, i32 addrspace(3)* %35, align 4, !tbaa !10\l  %36 = icmp eq i32 %19, 0\l  br i1 %36, label %37, label %61\l|{<s0>T|<s1>F}}"];
	Node0x4990a60:s0 -> Node0x4995000;
	Node0x4990a60:s1 -> Node0x4995090;
	Node0x4995000 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2907270",label="{%37:\l37:                                               \l  %38 = sub nsw i32 %27, %4\l  %39 = sext i32 %38 to i64\l  %40 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %39\l  %41 = load i8, i8 addrspace(1)* %40, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %42 = zext i8 %41 to i32\l  %43 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @l_mem, i32\l... 0, i32 %24\l  store i32 %42, i32 addrspace(3)* %43, align 4, !tbaa !10\l  %44 = icmp eq i32 %22, 0\l  br i1 %44, label %45, label %51\l|{<s0>T|<s1>F}}"];
	Node0x4995000:s0 -> Node0x4993590;
	Node0x4995000:s1 -> Node0x4996290;
	Node0x4993590 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8d6cc70",label="{%45:\l45:                                               \l  %46 = add nsw i32 %38, -1\l  %47 = sext i32 %46 to i64\l  %48 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %47\l  %49 = load i8, i8 addrspace(1)* %48, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %50 = zext i8 %49 to i32\l  store i32 %50, i32 addrspace(3)* getelementptr inbounds ([0 x i32], [0 x\l... i32] addrspace(3)* @l_mem, i32 0, i32 0), align 4, !tbaa !10\l  br label %91\l}"];
	Node0x4993590 -> Node0x49969e0;
	Node0x4996290 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f7b99e70",label="{%51:\l51:                                               \l  %52 = icmp eq i32 %24, %11\l  br i1 %52, label %53, label %91\l|{<s0>T|<s1>F}}"];
	Node0x4996290:s0 -> Node0x4996b70;
	Node0x4996290:s1 -> Node0x49969e0;
	Node0x4996b70 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%53:\l53:                                               \l  %54 = add nsw i32 %38, 1\l  %55 = sext i32 %54 to i64\l  %56 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %55\l  %57 = load i8, i8 addrspace(1)* %56, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %58 = zext i8 %57 to i32\l  %59 = add nuw nsw i32 %11, 1\l  %60 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @l_mem, i32\l... 0, i32 %59\l  store i32 %58, i32 addrspace(3)* %60, align 4, !tbaa !10\l  br label %91\l}"];
	Node0x4996b70 -> Node0x49969e0;
	Node0x4995090 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d8564670",label="{%61:\l61:                                               \l  %62 = icmp eq i32 %20, %11\l  br i1 %62, label %63, label %91\l|{<s0>T|<s1>F}}"];
	Node0x4995090:s0 -> Node0x49971d0;
	Node0x4995090:s1 -> Node0x49969e0;
	Node0x49971d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%63:\l63:                                               \l  %64 = add nsw i32 %27, %4\l  %65 = sext i32 %64 to i64\l  %66 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %65\l  %67 = load i8, i8 addrspace(1)* %66, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %68 = zext i8 %67 to i32\l  %69 = add nuw nsw i32 %11, 1\l  %70 = mul nuw nsw i32 %69, %32\l  %71 = add nuw nsw i32 %70, %24\l  %72 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @l_mem, i32\l... 0, i32 %71\l  store i32 %68, i32 addrspace(3)* %72, align 4, !tbaa !10\l  %73 = icmp eq i32 %22, 0\l  br i1 %73, label %74, label %81\l|{<s0>T|<s1>F}}"];
	Node0x49971d0:s0 -> Node0x4997b00;
	Node0x49971d0:s1 -> Node0x4997b90;
	Node0x4997b00 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%74:\l74:                                               \l  %75 = add i32 %26, %4\l  %76 = sext i32 %75 to i64\l  %77 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %76\l  %78 = load i8, i8 addrspace(1)* %77, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %79 = zext i8 %78 to i32\l  %80 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @l_mem, i32\l... 0, i32 %70\l  store i32 %79, i32 addrspace(3)* %80, align 4, !tbaa !10\l  br label %91\l}"];
	Node0x4997b00 -> Node0x49969e0;
	Node0x4997b90 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%81:\l81:                                               \l  %82 = icmp eq i32 %24, %11\l  br i1 %82, label %83, label %91\l|{<s0>T|<s1>F}}"];
	Node0x4997b90:s0 -> Node0x49981a0;
	Node0x4997b90:s1 -> Node0x49969e0;
	Node0x49981a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6dce470",label="{%83:\l83:                                               \l  %84 = add nsw i32 %64, 1\l  %85 = sext i32 %84 to i64\l  %86 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %85\l  %87 = load i8, i8 addrspace(1)* %86, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %88 = zext i8 %87 to i32\l  %89 = add nuw nsw i32 %70, %69\l  %90 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @l_mem, i32\l... 0, i32 %89\l  store i32 %88, i32 addrspace(3)* %90, align 4, !tbaa !10\l  br label %91\l}"];
	Node0x49981a0 -> Node0x49969e0;
	Node0x49969e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%91:\l91:                                               \l  %92 = icmp eq i32 %22, 0\l  br i1 %92, label %99, label %93\l|{<s0>T|<s1>F}}"];
	Node0x49969e0:s0 -> Node0x4998800;
	Node0x49969e0:s1 -> Node0x4998850;
	Node0x4998850 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d8564670",label="{%93:\l93:                                               \l  %94 = icmp eq i32 %24, %11\l  br i1 %94, label %95, label %107\l|{<s0>T|<s1>F}}"];
	Node0x4998850:s0 -> Node0x4998a20;
	Node0x4998850:s1 -> Node0x4998a70;
	Node0x4998a20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f5a08170",label="{%95:\l95:                                               \l  %96 = add i32 %26, 2\l  %97 = add nuw nsw i32 %11, 1\l  %98 = add nuw nsw i32 %97, %33\l  br label %99\l}"];
	Node0x4998a20 -> Node0x4998800;
	Node0x4998800 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d24b4070",label="{%99:\l99:                                               \l  %100 = phi i32 [ %98, %95 ], [ %33, %91 ]\l  %101 = phi i32 [ %96, %95 ], [ %26, %91 ]\l  %102 = sext i32 %101 to i64\l  %103 = getelementptr inbounds i8, i8 addrspace(1)* %0, i64 %102\l  %104 = load i8, i8 addrspace(1)* %103, align 1, !tbaa !7\l  %105 = zext i8 %104 to i32\l  %106 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @l_mem, i32\l... 0, i32 %100\l  store i32 %105, i32 addrspace(3)* %106, align 4, !tbaa !10\l  br label %107\l}"];
	Node0x4998800 -> Node0x4998a70;
	Node0x4998a70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%107:\l107:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %108 = load i32, i32 addrspace(3)* %35, align 4, !tbaa !10\l  %109 = trunc i32 %108 to i8\l  %110 = getelementptr inbounds i8, i8 addrspace(1)* %2, i64 %28\l  %111 = load i8, i8 addrspace(1)* %110, align 1, !tbaa !7\l  switch i8 %111, label %162 [\l    i8 0, label %112\l    i8 45, label %120\l    i8 90, label %132\l    i8 -121, label %143\l  ]\l|{<s0>def|<s1>0|<s2>45|<s3>90|<s4>-121}}"];
	Node0x4998a70:s0 -> Node0x49997b0;
	Node0x4998a70:s1 -> Node0x4999800;
	Node0x4998a70:s2 -> Node0x4999880;
	Node0x4998a70:s3 -> Node0x4999900;
	Node0x4998a70:s4 -> Node0x49999c0;
	Node0x4999800 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%112:\l112:                                              \l  %113 = and i32 %108, 255\l  %114 = add nuw nsw i32 %34, 1\l  %115 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @l_mem, i32\l... 0, i32 %114\l  %116 = load i32, i32 addrspace(3)* %115, align 4, !tbaa !10\l  %117 = icmp sgt i32 %113, %116\l  br i1 %117, label %118, label %162\l|{<s0>T|<s1>F}}"];
	Node0x4999800:s0 -> Node0x4999f30;
	Node0x4999800:s1 -> Node0x49997b0;
	Node0x4999f30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6dce470",label="{%118:\l118:                                              \l  %119 = add nuw nsw i32 %33, %22\l  br label %155\l}"];
	Node0x4999f30 -> Node0x499a0c0;
	Node0x4999880 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%120:\l120:                                              \l  %121 = and i32 %108, 255\l  %122 = mul nuw nsw i32 %32, %19\l  %123 = add nuw nsw i32 %22, 2\l  %124 = add nuw nsw i32 %123, %122\l  %125 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @l_mem, i32\l... 0, i32 %124\l  %126 = load i32, i32 addrspace(3)* %125, align 4, !tbaa !10\l  %127 = icmp sgt i32 %121, %126\l  br i1 %127, label %128, label %162\l|{<s0>T|<s1>F}}"];
	Node0x4999880:s0 -> Node0x499a580;
	Node0x4999880:s1 -> Node0x49997b0;
	Node0x499a580 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6dce470",label="{%128:\l128:                                              \l  %129 = add nuw nsw i32 %19, 2\l  %130 = mul nuw nsw i32 %32, %129\l  %131 = add nuw nsw i32 %130, %22\l  br label %155\l}"];
	Node0x499a580 -> Node0x499a0c0;
	Node0x4999900 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%132:\l132:                                              \l  %133 = and i32 %108, 255\l  %134 = mul nuw nsw i32 %32, %19\l  %135 = add nuw nsw i32 %134, %24\l  %136 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @l_mem, i32\l... 0, i32 %135\l  %137 = load i32, i32 addrspace(3)* %136, align 4, !tbaa !10\l  %138 = icmp sgt i32 %133, %137\l  br i1 %138, label %139, label %162\l|{<s0>T|<s1>F}}"];
	Node0x4999900:s0 -> Node0x499b050;
	Node0x4999900:s1 -> Node0x49997b0;
	Node0x499b050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6dce470",label="{%139:\l139:                                              \l  %140 = add nuw nsw i32 %19, 2\l  %141 = mul nuw nsw i32 %32, %140\l  %142 = add nuw nsw i32 %141, %24\l  br label %155\l}"];
	Node0x499b050 -> Node0x499a0c0;
	Node0x49999c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%143:\l143:                                              \l  %144 = and i32 %108, 255\l  %145 = mul nuw nsw i32 %32, %19\l  %146 = add nuw nsw i32 %145, %22\l  %147 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @l_mem, i32\l... 0, i32 %146\l  %148 = load i32, i32 addrspace(3)* %147, align 4, !tbaa !10\l  %149 = icmp sgt i32 %144, %148\l  br i1 %149, label %150, label %162\l|{<s0>T|<s1>F}}"];
	Node0x49999c0:s0 -> Node0x499b6e0;
	Node0x49999c0:s1 -> Node0x49997b0;
	Node0x499b6e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d6dce470",label="{%150:\l150:                                              \l  %151 = add nuw nsw i32 %19, 2\l  %152 = mul nuw nsw i32 %32, %151\l  %153 = add nuw nsw i32 %22, 2\l  %154 = add nuw nsw i32 %153, %152\l  br label %155\l}"];
	Node0x499b6e0 -> Node0x499a0c0;
	Node0x499a0c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f08b6e70",label="{%155:\l155:                                              \l  %156 = phi i32 [ %154, %150 ], [ %142, %139 ], [ %131, %128 ], [ %119, %118 ]\l  %157 = phi i32 [ %144, %150 ], [ %133, %139 ], [ %121, %128 ], [ %113, %118 ]\l  %158 = getelementptr inbounds [0 x i32], [0 x i32] addrspace(3)* @l_mem, i32\l... 0, i32 %156\l  %159 = load i32, i32 addrspace(3)* %158, align 4, !tbaa !10\l  %160 = icmp sgt i32 %157, %159\l  %161 = select i1 %160, i8 %109, i8 0\l  br label %162\l}"];
	Node0x499a0c0 -> Node0x49997b0;
	Node0x49997b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%162:\l162:                                              \l  %163 = phi i8 [ 0, %112 ], [ 0, %120 ], [ 0, %132 ], [ 0, %143 ], [ %109,\l... %107 ], [ %161, %155 ]\l  %164 = getelementptr inbounds i8, i8 addrspace(1)* %1, i64 %28\l  store i8 %163, i8 addrspace(1)* %164, align 1, !tbaa !7\l  ret void\l}"];
}
