set ::env(PROJECT_NAME) hf_risc
set ::env(DESIGN_TOP) datapath
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/hf-risc/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/hf-risc/rtl/datapath.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
