Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Apr 19 15:38:47 2016
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file exam_wrapper_timing_summary_routed.rpt -rpx exam_wrapper_timing_summary_routed.rpx
| Design       : exam_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: exam_i/clock_divider_0/U0/internal_clock_reg[26]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.543     -217.203                     32                  122        0.244        0.000                      0                  122        4.500        0.000                       0                    87  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.543     -217.203                     32                  122        0.244        0.000                      0                  122        4.500        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -7.543ns,  Total Violation     -217.203ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.543ns  (required time - arrival time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.777ns  (logic 2.260ns (19.191%)  route 9.517ns (80.809%))
  Logic Levels:           14  (LUT5=8 LUT6=6)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns = ( 10.065 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.706    10.065    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y73         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.524    10.589 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/Q
                         net (fo=7, routed)           0.719    11.307    exam_i/circuit_c_1/data_in[0]
    SLICE_X81Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.431 r  exam_i/circuit_c_1/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.484    11.916    exam_i/circuit_c_1/data_out[14]_INST_0_i_3_n_0
    SLICE_X81Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.040 r  exam_i/circuit_c_1/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           1.044    13.083    exam_i/circuit_c_1/data_out[15]_INST_0_i_8_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.207 r  exam_i/circuit_c_1/data_out[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.171    13.378    exam_i/circuit_c_1/data_out[15]_INST_0_i_3_n_0
    SLICE_X84Y71         LUT5 (Prop_lut5_I0_O)        0.124    13.502 r  exam_i/circuit_c_1/data_out[15]_INST_0_i_2/O
                         net (fo=9, routed)           0.502    14.004    exam_i/circuit_c_1/data_out[15]_INST_0_i_2_n_0
    SLICE_X82Y72         LUT5 (Prop_lut5_I3_O)        0.124    14.128 f  exam_i/circuit_c_1/data_out[10]_INST_0_i_1/O
                         net (fo=2, routed)           1.037    15.165    exam_i/circuit_c_1/data_out[10]_INST_0_i_1_n_0
    SLICE_X82Y74         LUT5 (Prop_lut5_I0_O)        0.124    15.289 f  exam_i/circuit_c_1/data_out[10]_INST_0/O
                         net (fo=3, routed)           0.825    16.114    exam_i/circuito_m_0/data_in[26]
    SLICE_X85Y74         LUT6 (Prop_lut6_I0_O)        0.124    16.238 r  exam_i/circuito_m_0/data_out[26]_INST_0_i_1/O
                         net (fo=6, routed)           0.377    16.615    exam_i/circuito_m_0/data_out[26]_INST_0_i_1_n_0
    SLICE_X84Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.740 f  exam_i/circuito_m_0/data_out[4]_INST_0/O
                         net (fo=5, routed)           0.613    17.353    exam_i/circuit_c_2/data_in[4]
    SLICE_X84Y77         LUT6 (Prop_lut6_I1_O)        0.124    17.477 r  exam_i/circuit_c_2/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.381    17.857    exam_i/circuit_c_2/data_out[14]_INST_0_i_3_n_0
    SLICE_X89Y77         LUT5 (Prop_lut5_I1_O)        0.124    17.981 r  exam_i/circuit_c_2/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.840    18.821    exam_i/circuit_c_2/data_out[15]_INST_0_i_8_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I0_O)        0.124    18.945 r  exam_i/circuit_c_2/data_out[11]_INST_0_i_14/O
                         net (fo=2, routed)           0.295    19.240    exam_i/circuit_c_2/data_out[11]_INST_0_i_14_n_0
    SLICE_X89Y78         LUT5 (Prop_lut5_I1_O)        0.124    19.364 r  exam_i/circuit_c_2/data_out[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.792    20.156    exam_i/circuit_c_2/data_out[11]_INST_0_i_6_n_0
    SLICE_X86Y78         LUT6 (Prop_lut6_I0_O)        0.124    20.280 r  exam_i/circuit_c_2/data_out[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.920    21.200    exam_i/circuit_c_2/data_out[11]_INST_0_i_2_n_0
    SLICE_X80Y78         LUT5 (Prop_lut5_I1_O)        0.124    21.324 r  exam_i/circuit_c_2/data_out[11]_INST_0/O
                         net (fo=2, routed)           0.517    21.841    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[11]
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634    14.819    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.071    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.737    14.299    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -21.841    
  -------------------------------------------------------------------
                         slack                                 -7.543    

Slack (VIOLATED) :        -7.518ns  (required time - arrival time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.743ns  (logic 2.071ns (17.636%)  route 9.672ns (82.363%))
  Logic Levels:           13  (LUT5=7 LUT6=6)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.715    10.074    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X86Y72         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.459    10.533 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[1]/Q
                         net (fo=7, routed)           0.843    11.376    exam_i/circuit_c_0/data_in[1]
    SLICE_X86Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.500 r  exam_i/circuit_c_0/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.680    12.180    exam_i/circuit_c_0/data_out[14]_INST_0_i_3_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.304 r  exam_i/circuit_c_0/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.812    13.115    exam_i/circuit_c_0/data_out[15]_INST_0_i_8_n_0
    SLICE_X89Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.239 r  exam_i/circuit_c_0/data_out[11]_INST_0_i_14/O
                         net (fo=2, routed)           0.307    13.546    exam_i/circuit_c_0/data_out[11]_INST_0_i_14_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I1_O)        0.124    13.670 r  exam_i/circuit_c_0/data_out[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.642    14.313    exam_i/circuit_c_0/data_out[11]_INST_0_i_6_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  exam_i/circuit_c_0/data_out[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.912    15.349    exam_i/circuit_c_0/data_out[11]_INST_0_i_2_n_0
    SLICE_X84Y73         LUT5 (Prop_lut5_I1_O)        0.124    15.473 f  exam_i/circuit_c_0/data_out[8]_INST_0/O
                         net (fo=3, routed)           1.000    16.473    exam_i/circuito_m_0/data_in[8]
    SLICE_X83Y74         LUT5 (Prop_lut5_I0_O)        0.124    16.597 f  exam_i/circuito_m_0/data_out[20]_INST_0/O
                         net (fo=5, routed)           0.632    17.229    exam_i/circuit_c_3/data_in[4]
    SLICE_X83Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.353 r  exam_i/circuit_c_3/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.531    17.884    exam_i/circuit_c_3/data_out[14]_INST_0_i_3_n_0
    SLICE_X84Y76         LUT5 (Prop_lut5_I1_O)        0.124    18.008 r  exam_i/circuit_c_3/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.850    18.858    exam_i/circuit_c_3/data_out[15]_INST_0_i_8_n_0
    SLICE_X88Y76         LUT6 (Prop_lut6_I0_O)        0.124    18.982 r  exam_i/circuit_c_3/data_out[11]_INST_0_i_14/O
                         net (fo=2, routed)           0.293    19.274    exam_i/circuit_c_3/data_out[11]_INST_0_i_14_n_0
    SLICE_X87Y76         LUT5 (Prop_lut5_I1_O)        0.124    19.398 r  exam_i/circuit_c_3/data_out[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.934    20.332    exam_i/circuit_c_3/data_out[11]_INST_0_i_6_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.456 r  exam_i/circuit_c_3/data_out[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.927    21.383    exam_i/circuit_c_3/data_out[11]_INST_0_i_2_n_0
    SLICE_X81Y79         LUT5 (Prop_lut5_I1_O)        0.124    21.507 r  exam_i/circuit_c_3/data_out[11]_INST_0/O
                         net (fo=2, routed)           0.309    21.816    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[27]
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634    14.819    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.071    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[27])
                                                     -0.737    14.299    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -21.816    
  -------------------------------------------------------------------
                         slack                                 -7.518    

Slack (VIOLATED) :        -7.496ns  (required time - arrival time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.730ns  (logic 2.260ns (19.267%)  route 9.470ns (80.733%))
  Logic Levels:           14  (LUT5=8 LUT6=6)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns = ( 10.065 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.706    10.065    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y73         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.524    10.589 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/Q
                         net (fo=7, routed)           0.719    11.307    exam_i/circuit_c_1/data_in[0]
    SLICE_X81Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.431 r  exam_i/circuit_c_1/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.484    11.916    exam_i/circuit_c_1/data_out[14]_INST_0_i_3_n_0
    SLICE_X81Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.040 r  exam_i/circuit_c_1/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           1.044    13.083    exam_i/circuit_c_1/data_out[15]_INST_0_i_8_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.207 r  exam_i/circuit_c_1/data_out[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.171    13.378    exam_i/circuit_c_1/data_out[15]_INST_0_i_3_n_0
    SLICE_X84Y71         LUT5 (Prop_lut5_I0_O)        0.124    13.502 r  exam_i/circuit_c_1/data_out[15]_INST_0_i_2/O
                         net (fo=9, routed)           0.502    14.004    exam_i/circuit_c_1/data_out[15]_INST_0_i_2_n_0
    SLICE_X82Y72         LUT5 (Prop_lut5_I3_O)        0.124    14.128 f  exam_i/circuit_c_1/data_out[10]_INST_0_i_1/O
                         net (fo=2, routed)           1.037    15.165    exam_i/circuit_c_1/data_out[10]_INST_0_i_1_n_0
    SLICE_X82Y74         LUT5 (Prop_lut5_I0_O)        0.124    15.289 f  exam_i/circuit_c_1/data_out[10]_INST_0/O
                         net (fo=3, routed)           0.825    16.114    exam_i/circuito_m_0/data_in[26]
    SLICE_X85Y74         LUT6 (Prop_lut6_I0_O)        0.124    16.238 r  exam_i/circuito_m_0/data_out[26]_INST_0_i_1/O
                         net (fo=6, routed)           0.377    16.615    exam_i/circuito_m_0/data_out[26]_INST_0_i_1_n_0
    SLICE_X84Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.740 f  exam_i/circuito_m_0/data_out[4]_INST_0/O
                         net (fo=5, routed)           0.613    17.353    exam_i/circuit_c_2/data_in[4]
    SLICE_X84Y77         LUT6 (Prop_lut6_I1_O)        0.124    17.477 r  exam_i/circuit_c_2/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.381    17.857    exam_i/circuit_c_2/data_out[14]_INST_0_i_3_n_0
    SLICE_X89Y77         LUT5 (Prop_lut5_I1_O)        0.124    17.981 r  exam_i/circuit_c_2/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.840    18.821    exam_i/circuit_c_2/data_out[15]_INST_0_i_8_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I0_O)        0.124    18.945 r  exam_i/circuit_c_2/data_out[11]_INST_0_i_14/O
                         net (fo=2, routed)           0.295    19.240    exam_i/circuit_c_2/data_out[11]_INST_0_i_14_n_0
    SLICE_X89Y78         LUT5 (Prop_lut5_I1_O)        0.124    19.364 r  exam_i/circuit_c_2/data_out[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.792    20.156    exam_i/circuit_c_2/data_out[11]_INST_0_i_6_n_0
    SLICE_X86Y78         LUT6 (Prop_lut6_I0_O)        0.124    20.280 r  exam_i/circuit_c_2/data_out[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.984    21.264    exam_i/circuit_c_2/data_out[11]_INST_0_i_2_n_0
    SLICE_X82Y75         LUT5 (Prop_lut5_I1_O)        0.124    21.388 r  exam_i/circuit_c_2/data_out[4]_INST_0/O
                         net (fo=2, routed)           0.407    21.795    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634    14.819    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.071    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    14.299    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -21.795    
  -------------------------------------------------------------------
                         slack                                 -7.496    

Slack (VIOLATED) :        -7.449ns  (required time - arrival time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.674ns  (logic 2.071ns (17.740%)  route 9.603ns (82.260%))
  Logic Levels:           13  (LUT5=7 LUT6=6)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.715    10.074    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X86Y72         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.459    10.533 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[1]/Q
                         net (fo=7, routed)           0.843    11.376    exam_i/circuit_c_0/data_in[1]
    SLICE_X86Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.500 r  exam_i/circuit_c_0/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.680    12.180    exam_i/circuit_c_0/data_out[14]_INST_0_i_3_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.304 r  exam_i/circuit_c_0/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.812    13.115    exam_i/circuit_c_0/data_out[15]_INST_0_i_8_n_0
    SLICE_X89Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.239 r  exam_i/circuit_c_0/data_out[11]_INST_0_i_14/O
                         net (fo=2, routed)           0.307    13.546    exam_i/circuit_c_0/data_out[11]_INST_0_i_14_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I1_O)        0.124    13.670 r  exam_i/circuit_c_0/data_out[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.642    14.313    exam_i/circuit_c_0/data_out[11]_INST_0_i_6_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  exam_i/circuit_c_0/data_out[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.912    15.349    exam_i/circuit_c_0/data_out[11]_INST_0_i_2_n_0
    SLICE_X84Y73         LUT5 (Prop_lut5_I1_O)        0.124    15.473 f  exam_i/circuit_c_0/data_out[8]_INST_0/O
                         net (fo=3, routed)           1.000    16.473    exam_i/circuito_m_0/data_in[8]
    SLICE_X83Y74         LUT5 (Prop_lut5_I0_O)        0.124    16.597 f  exam_i/circuito_m_0/data_out[20]_INST_0/O
                         net (fo=5, routed)           0.632    17.229    exam_i/circuit_c_3/data_in[4]
    SLICE_X83Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.353 r  exam_i/circuit_c_3/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.531    17.884    exam_i/circuit_c_3/data_out[14]_INST_0_i_3_n_0
    SLICE_X84Y76         LUT5 (Prop_lut5_I1_O)        0.124    18.008 r  exam_i/circuit_c_3/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.850    18.858    exam_i/circuit_c_3/data_out[15]_INST_0_i_8_n_0
    SLICE_X88Y76         LUT6 (Prop_lut6_I0_O)        0.124    18.982 r  exam_i/circuit_c_3/data_out[11]_INST_0_i_14/O
                         net (fo=2, routed)           0.293    19.274    exam_i/circuit_c_3/data_out[11]_INST_0_i_14_n_0
    SLICE_X87Y76         LUT5 (Prop_lut5_I1_O)        0.124    19.398 r  exam_i/circuit_c_3/data_out[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.934    20.332    exam_i/circuit_c_3/data_out[11]_INST_0_i_6_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.456 r  exam_i/circuit_c_3/data_out[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.861    21.318    exam_i/circuit_c_3/data_out[11]_INST_0_i_2_n_0
    SLICE_X81Y75         LUT5 (Prop_lut5_I1_O)        0.124    21.442 r  exam_i/circuit_c_3/data_out[4]_INST_0/O
                         net (fo=2, routed)           0.307    21.748    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[20]
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634    14.819    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.071    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[20])
                                                     -0.737    14.299    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -21.748    
  -------------------------------------------------------------------
                         slack                                 -7.449    

Slack (VIOLATED) :        -7.389ns  (required time - arrival time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.623ns  (logic 2.260ns (19.445%)  route 9.363ns (80.555%))
  Logic Levels:           14  (LUT5=8 LUT6=6)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns = ( 10.065 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.706    10.065    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y73         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.524    10.589 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/Q
                         net (fo=7, routed)           0.719    11.307    exam_i/circuit_c_1/data_in[0]
    SLICE_X81Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.431 r  exam_i/circuit_c_1/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.484    11.916    exam_i/circuit_c_1/data_out[14]_INST_0_i_3_n_0
    SLICE_X81Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.040 r  exam_i/circuit_c_1/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           1.044    13.083    exam_i/circuit_c_1/data_out[15]_INST_0_i_8_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.207 r  exam_i/circuit_c_1/data_out[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.171    13.378    exam_i/circuit_c_1/data_out[15]_INST_0_i_3_n_0
    SLICE_X84Y71         LUT5 (Prop_lut5_I0_O)        0.124    13.502 r  exam_i/circuit_c_1/data_out[15]_INST_0_i_2/O
                         net (fo=9, routed)           0.502    14.004    exam_i/circuit_c_1/data_out[15]_INST_0_i_2_n_0
    SLICE_X82Y72         LUT5 (Prop_lut5_I3_O)        0.124    14.128 f  exam_i/circuit_c_1/data_out[10]_INST_0_i_1/O
                         net (fo=2, routed)           1.037    15.165    exam_i/circuit_c_1/data_out[10]_INST_0_i_1_n_0
    SLICE_X82Y74         LUT5 (Prop_lut5_I0_O)        0.124    15.289 f  exam_i/circuit_c_1/data_out[10]_INST_0/O
                         net (fo=3, routed)           0.825    16.114    exam_i/circuito_m_0/data_in[26]
    SLICE_X85Y74         LUT6 (Prop_lut6_I0_O)        0.124    16.238 r  exam_i/circuito_m_0/data_out[26]_INST_0_i_1/O
                         net (fo=6, routed)           0.377    16.615    exam_i/circuito_m_0/data_out[26]_INST_0_i_1_n_0
    SLICE_X84Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.740 f  exam_i/circuito_m_0/data_out[4]_INST_0/O
                         net (fo=5, routed)           0.613    17.353    exam_i/circuit_c_2/data_in[4]
    SLICE_X84Y77         LUT6 (Prop_lut6_I1_O)        0.124    17.477 r  exam_i/circuit_c_2/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.381    17.857    exam_i/circuit_c_2/data_out[14]_INST_0_i_3_n_0
    SLICE_X89Y77         LUT5 (Prop_lut5_I1_O)        0.124    17.981 r  exam_i/circuit_c_2/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.840    18.821    exam_i/circuit_c_2/data_out[15]_INST_0_i_8_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I0_O)        0.124    18.945 r  exam_i/circuit_c_2/data_out[11]_INST_0_i_14/O
                         net (fo=2, routed)           0.295    19.240    exam_i/circuit_c_2/data_out[11]_INST_0_i_14_n_0
    SLICE_X89Y78         LUT5 (Prop_lut5_I1_O)        0.124    19.364 r  exam_i/circuit_c_2/data_out[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.792    20.156    exam_i/circuit_c_2/data_out[11]_INST_0_i_6_n_0
    SLICE_X86Y78         LUT6 (Prop_lut6_I0_O)        0.124    20.280 r  exam_i/circuit_c_2/data_out[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.877    21.157    exam_i/circuit_c_2/data_out[11]_INST_0_i_2_n_0
    SLICE_X83Y78         LUT5 (Prop_lut5_I1_O)        0.124    21.281 r  exam_i/circuit_c_2/data_out[9]_INST_0/O
                         net (fo=2, routed)           0.407    21.687    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634    14.819    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.071    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.737    14.299    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -21.687    
  -------------------------------------------------------------------
                         slack                                 -7.389    

Slack (VIOLATED) :        -7.386ns  (required time - arrival time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.621ns  (logic 2.260ns (19.448%)  route 9.361ns (80.552%))
  Logic Levels:           14  (LUT5=8 LUT6=6)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns = ( 10.065 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.706    10.065    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y73         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.524    10.589 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/Q
                         net (fo=7, routed)           0.719    11.307    exam_i/circuit_c_1/data_in[0]
    SLICE_X81Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.431 r  exam_i/circuit_c_1/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.484    11.916    exam_i/circuit_c_1/data_out[14]_INST_0_i_3_n_0
    SLICE_X81Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.040 r  exam_i/circuit_c_1/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           1.044    13.083    exam_i/circuit_c_1/data_out[15]_INST_0_i_8_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.207 r  exam_i/circuit_c_1/data_out[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.171    13.378    exam_i/circuit_c_1/data_out[15]_INST_0_i_3_n_0
    SLICE_X84Y71         LUT5 (Prop_lut5_I0_O)        0.124    13.502 r  exam_i/circuit_c_1/data_out[15]_INST_0_i_2/O
                         net (fo=9, routed)           0.502    14.004    exam_i/circuit_c_1/data_out[15]_INST_0_i_2_n_0
    SLICE_X82Y72         LUT5 (Prop_lut5_I3_O)        0.124    14.128 f  exam_i/circuit_c_1/data_out[10]_INST_0_i_1/O
                         net (fo=2, routed)           1.037    15.165    exam_i/circuit_c_1/data_out[10]_INST_0_i_1_n_0
    SLICE_X82Y74         LUT5 (Prop_lut5_I0_O)        0.124    15.289 f  exam_i/circuit_c_1/data_out[10]_INST_0/O
                         net (fo=3, routed)           0.825    16.114    exam_i/circuito_m_0/data_in[26]
    SLICE_X85Y74         LUT6 (Prop_lut6_I0_O)        0.124    16.238 r  exam_i/circuito_m_0/data_out[26]_INST_0_i_1/O
                         net (fo=6, routed)           0.377    16.615    exam_i/circuito_m_0/data_out[26]_INST_0_i_1_n_0
    SLICE_X84Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.740 f  exam_i/circuito_m_0/data_out[4]_INST_0/O
                         net (fo=5, routed)           0.613    17.353    exam_i/circuit_c_2/data_in[4]
    SLICE_X84Y77         LUT6 (Prop_lut6_I1_O)        0.124    17.477 r  exam_i/circuit_c_2/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.381    17.857    exam_i/circuit_c_2/data_out[14]_INST_0_i_3_n_0
    SLICE_X89Y77         LUT5 (Prop_lut5_I1_O)        0.124    17.981 r  exam_i/circuit_c_2/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.840    18.821    exam_i/circuit_c_2/data_out[15]_INST_0_i_8_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I0_O)        0.124    18.945 r  exam_i/circuit_c_2/data_out[11]_INST_0_i_14/O
                         net (fo=2, routed)           0.295    19.240    exam_i/circuit_c_2/data_out[11]_INST_0_i_14_n_0
    SLICE_X89Y78         LUT5 (Prop_lut5_I1_O)        0.124    19.364 r  exam_i/circuit_c_2/data_out[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.792    20.156    exam_i/circuit_c_2/data_out[11]_INST_0_i_6_n_0
    SLICE_X86Y78         LUT6 (Prop_lut6_I0_O)        0.124    20.280 r  exam_i/circuit_c_2/data_out[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.875    21.155    exam_i/circuit_c_2/data_out[11]_INST_0_i_2_n_0
    SLICE_X83Y78         LUT5 (Prop_lut5_I1_O)        0.124    21.279 r  exam_i/circuit_c_2/data_out[5]_INST_0/O
                         net (fo=2, routed)           0.407    21.685    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634    14.819    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.071    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.299    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -21.685    
  -------------------------------------------------------------------
                         slack                                 -7.386    

Slack (VIOLATED) :        -7.385ns  (required time - arrival time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.611ns  (logic 2.071ns (17.837%)  route 9.540ns (82.163%))
  Logic Levels:           13  (LUT5=7 LUT6=6)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.715    10.074    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X86Y72         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.459    10.533 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[1]/Q
                         net (fo=7, routed)           0.843    11.376    exam_i/circuit_c_0/data_in[1]
    SLICE_X86Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.500 r  exam_i/circuit_c_0/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.680    12.180    exam_i/circuit_c_0/data_out[14]_INST_0_i_3_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.304 r  exam_i/circuit_c_0/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.812    13.115    exam_i/circuit_c_0/data_out[15]_INST_0_i_8_n_0
    SLICE_X89Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.239 r  exam_i/circuit_c_0/data_out[11]_INST_0_i_14/O
                         net (fo=2, routed)           0.307    13.546    exam_i/circuit_c_0/data_out[11]_INST_0_i_14_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I1_O)        0.124    13.670 r  exam_i/circuit_c_0/data_out[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.642    14.313    exam_i/circuit_c_0/data_out[11]_INST_0_i_6_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  exam_i/circuit_c_0/data_out[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.912    15.349    exam_i/circuit_c_0/data_out[11]_INST_0_i_2_n_0
    SLICE_X84Y73         LUT5 (Prop_lut5_I1_O)        0.124    15.473 f  exam_i/circuit_c_0/data_out[8]_INST_0/O
                         net (fo=3, routed)           1.000    16.473    exam_i/circuito_m_0/data_in[8]
    SLICE_X83Y74         LUT5 (Prop_lut5_I0_O)        0.124    16.597 f  exam_i/circuito_m_0/data_out[20]_INST_0/O
                         net (fo=5, routed)           0.632    17.229    exam_i/circuit_c_3/data_in[4]
    SLICE_X83Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.353 r  exam_i/circuit_c_3/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.531    17.884    exam_i/circuit_c_3/data_out[14]_INST_0_i_3_n_0
    SLICE_X84Y76         LUT5 (Prop_lut5_I1_O)        0.124    18.008 r  exam_i/circuit_c_3/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.850    18.858    exam_i/circuit_c_3/data_out[15]_INST_0_i_8_n_0
    SLICE_X88Y76         LUT6 (Prop_lut6_I0_O)        0.124    18.982 r  exam_i/circuit_c_3/data_out[11]_INST_0_i_14/O
                         net (fo=2, routed)           0.293    19.274    exam_i/circuit_c_3/data_out[11]_INST_0_i_14_n_0
    SLICE_X87Y76         LUT5 (Prop_lut5_I1_O)        0.124    19.398 r  exam_i/circuit_c_3/data_out[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.934    20.332    exam_i/circuit_c_3/data_out[11]_INST_0_i_6_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.456 r  exam_i/circuit_c_3/data_out[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.798    21.254    exam_i/circuit_c_3/data_out[11]_INST_0_i_2_n_0
    SLICE_X81Y78         LUT5 (Prop_lut5_I1_O)        0.124    21.378 r  exam_i/circuit_c_3/data_out[9]_INST_0/O
                         net (fo=2, routed)           0.307    21.684    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[25]
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634    14.819    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.071    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[25])
                                                     -0.737    14.299    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -21.684    
  -------------------------------------------------------------------
                         slack                                 -7.385    

Slack (VIOLATED) :        -7.335ns  (required time - arrival time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.557ns  (logic 2.195ns (18.993%)  route 9.362ns (81.007%))
  Logic Levels:           14  (LUT5=8 LUT6=6)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns = ( 10.077 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.718    10.077    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X85Y69         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y69         FDRE (Prop_fdre_C_Q)         0.459    10.536 f  exam_i/ROM_Reader1_0/U0/data_tmp_reg[28]/Q
                         net (fo=11, routed)          0.858    11.394    exam_i/circuit_c_1/data_in[12]
    SLICE_X82Y68         LUT6 (Prop_lut6_I1_O)        0.124    11.518 r  exam_i/circuit_c_1/data_out[14]_INST_0_i_4/O
                         net (fo=7, routed)           0.522    12.040    exam_i/circuit_c_1/data_out[14]_INST_0_i_4_n_0
    SLICE_X83Y69         LUT5 (Prop_lut5_I1_O)        0.124    12.164 f  exam_i/circuit_c_1/data_out[15]_INST_0_i_9/O
                         net (fo=3, routed)           0.800    12.964    exam_i/circuit_c_1/data_out[15]_INST_0_i_9_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I2_O)        0.124    13.088 r  exam_i/circuit_c_1/data_out[11]_INST_0_i_14/O
                         net (fo=2, routed)           0.486    13.574    exam_i/circuit_c_1/data_out[11]_INST_0_i_14_n_0
    SLICE_X85Y71         LUT5 (Prop_lut5_I1_O)        0.124    13.698 r  exam_i/circuit_c_1/data_out[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.588    14.286    exam_i/circuit_c_1/data_out[11]_INST_0_i_6_n_0
    SLICE_X83Y71         LUT6 (Prop_lut6_I0_O)        0.124    14.410 r  exam_i/circuit_c_1/data_out[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.625    15.035    exam_i/circuit_c_1/data_out[11]_INST_0_i_2_n_0
    SLICE_X83Y72         LUT5 (Prop_lut5_I1_O)        0.124    15.159 f  exam_i/circuit_c_1/data_out[5]_INST_0/O
                         net (fo=3, routed)           0.836    15.995    exam_i/circuito_m_0/data_in[21]
    SLICE_X82Y73         LUT6 (Prop_lut6_I3_O)        0.124    16.119 r  exam_i/circuito_m_0/data_out[22]_INST_0_i_1/O
                         net (fo=6, routed)           0.483    16.602    exam_i/circuito_m_0/data_out[22]_INST_0_i_1_n_0
    SLICE_X87Y74         LUT5 (Prop_lut5_I3_O)        0.124    16.726 r  exam_i/circuito_m_0/data_out[8]_INST_0/O
                         net (fo=9, routed)           0.639    17.365    exam_i/circuit_c_2/data_in[8]
    SLICE_X87Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.489 r  exam_i/circuit_c_2/data_out[14]_INST_0_i_4/O
                         net (fo=7, routed)           0.503    17.992    exam_i/circuit_c_2/data_out[14]_INST_0_i_4_n_0
    SLICE_X87Y79         LUT5 (Prop_lut5_I1_O)        0.124    18.116 f  exam_i/circuit_c_2/data_out[15]_INST_0_i_9/O
                         net (fo=3, routed)           0.591    18.706    exam_i/circuit_c_2/data_out[15]_INST_0_i_9_n_0
    SLICE_X88Y76         LUT6 (Prop_lut6_I4_O)        0.124    18.830 r  exam_i/circuit_c_2/data_out[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.308    19.139    exam_i/circuit_c_2/data_out[15]_INST_0_i_3_n_0
    SLICE_X86Y77         LUT5 (Prop_lut5_I0_O)        0.124    19.263 r  exam_i/circuit_c_2/data_out[15]_INST_0_i_2/O
                         net (fo=9, routed)           0.694    19.956    exam_i/circuit_c_2/data_out[15]_INST_0_i_2_n_0
    SLICE_X87Y77         LUT5 (Prop_lut5_I3_O)        0.124    20.080 r  exam_i/circuit_c_2/data_out[8]_INST_0_i_1/O
                         net (fo=2, routed)           1.015    21.095    exam_i/circuit_c_2/data_out[8]_INST_0_i_1_n_0
    SLICE_X82Y77         LUT5 (Prop_lut5_I0_O)        0.124    21.219 r  exam_i/circuit_c_2/data_out[8]_INST_0/O
                         net (fo=2, routed)           0.415    21.634    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634    14.819    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.071    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.737    14.299    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -21.634    
  -------------------------------------------------------------------
                         slack                                 -7.335    

Slack (VIOLATED) :        -7.318ns  (required time - arrival time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.552ns  (logic 2.260ns (19.564%)  route 9.292ns (80.436%))
  Logic Levels:           14  (LUT5=8 LUT6=6)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns = ( 10.065 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.706    10.065    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X80Y73         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.524    10.589 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[16]/Q
                         net (fo=7, routed)           0.719    11.307    exam_i/circuit_c_1/data_in[0]
    SLICE_X81Y73         LUT6 (Prop_lut6_I0_O)        0.124    11.431 r  exam_i/circuit_c_1/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.484    11.916    exam_i/circuit_c_1/data_out[14]_INST_0_i_3_n_0
    SLICE_X81Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.040 r  exam_i/circuit_c_1/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           1.044    13.083    exam_i/circuit_c_1/data_out[15]_INST_0_i_8_n_0
    SLICE_X84Y71         LUT6 (Prop_lut6_I0_O)        0.124    13.207 r  exam_i/circuit_c_1/data_out[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.171    13.378    exam_i/circuit_c_1/data_out[15]_INST_0_i_3_n_0
    SLICE_X84Y71         LUT5 (Prop_lut5_I0_O)        0.124    13.502 r  exam_i/circuit_c_1/data_out[15]_INST_0_i_2/O
                         net (fo=9, routed)           0.502    14.004    exam_i/circuit_c_1/data_out[15]_INST_0_i_2_n_0
    SLICE_X82Y72         LUT5 (Prop_lut5_I3_O)        0.124    14.128 f  exam_i/circuit_c_1/data_out[10]_INST_0_i_1/O
                         net (fo=2, routed)           1.037    15.165    exam_i/circuit_c_1/data_out[10]_INST_0_i_1_n_0
    SLICE_X82Y74         LUT5 (Prop_lut5_I0_O)        0.124    15.289 f  exam_i/circuit_c_1/data_out[10]_INST_0/O
                         net (fo=3, routed)           0.825    16.114    exam_i/circuito_m_0/data_in[26]
    SLICE_X85Y74         LUT6 (Prop_lut6_I0_O)        0.124    16.238 r  exam_i/circuito_m_0/data_out[26]_INST_0_i_1/O
                         net (fo=6, routed)           0.377    16.615    exam_i/circuito_m_0/data_out[26]_INST_0_i_1_n_0
    SLICE_X84Y75         LUT5 (Prop_lut5_I3_O)        0.124    16.740 f  exam_i/circuito_m_0/data_out[4]_INST_0/O
                         net (fo=5, routed)           0.613    17.353    exam_i/circuit_c_2/data_in[4]
    SLICE_X84Y77         LUT6 (Prop_lut6_I1_O)        0.124    17.477 r  exam_i/circuit_c_2/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.381    17.857    exam_i/circuit_c_2/data_out[14]_INST_0_i_3_n_0
    SLICE_X89Y77         LUT5 (Prop_lut5_I1_O)        0.124    17.981 r  exam_i/circuit_c_2/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.840    18.821    exam_i/circuit_c_2/data_out[15]_INST_0_i_8_n_0
    SLICE_X87Y78         LUT6 (Prop_lut6_I0_O)        0.124    18.945 r  exam_i/circuit_c_2/data_out[11]_INST_0_i_14/O
                         net (fo=2, routed)           0.295    19.240    exam_i/circuit_c_2/data_out[11]_INST_0_i_14_n_0
    SLICE_X89Y78         LUT5 (Prop_lut5_I1_O)        0.124    19.364 r  exam_i/circuit_c_2/data_out[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.792    20.156    exam_i/circuit_c_2/data_out[11]_INST_0_i_6_n_0
    SLICE_X86Y78         LUT6 (Prop_lut6_I0_O)        0.124    20.280 r  exam_i/circuit_c_2/data_out[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.904    21.184    exam_i/circuit_c_2/data_out[11]_INST_0_i_2_n_0
    SLICE_X80Y76         LUT5 (Prop_lut5_I1_O)        0.124    21.308 r  exam_i/circuit_c_2/data_out[6]_INST_0/O
                         net (fo=2, routed)           0.309    21.617    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[6]
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634    14.819    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.071    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.299    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -21.617    
  -------------------------------------------------------------------
                         slack                                 -7.318    

Slack (VIOLATED) :        -7.304ns  (required time - arrival time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        11.530ns  (logic 2.071ns (17.962%)  route 9.459ns (82.038%))
  Logic Levels:           13  (LUT5=7 LUT6=6)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 10.074 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.715    10.074    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X86Y72         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDRE (Prop_fdre_C_Q)         0.459    10.533 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[1]/Q
                         net (fo=7, routed)           0.843    11.376    exam_i/circuit_c_0/data_in[1]
    SLICE_X86Y74         LUT6 (Prop_lut6_I3_O)        0.124    11.500 r  exam_i/circuit_c_0/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.680    12.180    exam_i/circuit_c_0/data_out[14]_INST_0_i_3_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I1_O)        0.124    12.304 r  exam_i/circuit_c_0/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.812    13.115    exam_i/circuit_c_0/data_out[15]_INST_0_i_8_n_0
    SLICE_X89Y73         LUT6 (Prop_lut6_I0_O)        0.124    13.239 r  exam_i/circuit_c_0/data_out[11]_INST_0_i_14/O
                         net (fo=2, routed)           0.307    13.546    exam_i/circuit_c_0/data_out[11]_INST_0_i_14_n_0
    SLICE_X86Y73         LUT5 (Prop_lut5_I1_O)        0.124    13.670 r  exam_i/circuit_c_0/data_out[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.642    14.313    exam_i/circuit_c_0/data_out[11]_INST_0_i_6_n_0
    SLICE_X85Y74         LUT6 (Prop_lut6_I0_O)        0.124    14.437 r  exam_i/circuit_c_0/data_out[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.912    15.349    exam_i/circuit_c_0/data_out[11]_INST_0_i_2_n_0
    SLICE_X84Y73         LUT5 (Prop_lut5_I1_O)        0.124    15.473 f  exam_i/circuit_c_0/data_out[8]_INST_0/O
                         net (fo=3, routed)           1.000    16.473    exam_i/circuito_m_0/data_in[8]
    SLICE_X83Y74         LUT5 (Prop_lut5_I0_O)        0.124    16.597 f  exam_i/circuito_m_0/data_out[20]_INST_0/O
                         net (fo=5, routed)           0.632    17.229    exam_i/circuit_c_3/data_in[4]
    SLICE_X83Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.353 r  exam_i/circuit_c_3/data_out[14]_INST_0_i_3/O
                         net (fo=12, routed)          0.531    17.884    exam_i/circuit_c_3/data_out[14]_INST_0_i_3_n_0
    SLICE_X84Y76         LUT5 (Prop_lut5_I1_O)        0.124    18.008 r  exam_i/circuit_c_3/data_out[15]_INST_0_i_8/O
                         net (fo=3, routed)           0.850    18.858    exam_i/circuit_c_3/data_out[15]_INST_0_i_8_n_0
    SLICE_X88Y76         LUT6 (Prop_lut6_I0_O)        0.124    18.982 r  exam_i/circuit_c_3/data_out[11]_INST_0_i_14/O
                         net (fo=2, routed)           0.293    19.274    exam_i/circuit_c_3/data_out[11]_INST_0_i_14_n_0
    SLICE_X87Y76         LUT5 (Prop_lut5_I1_O)        0.124    19.398 r  exam_i/circuit_c_3/data_out[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.934    20.332    exam_i/circuit_c_3/data_out[11]_INST_0_i_6_n_0
    SLICE_X78Y76         LUT6 (Prop_lut6_I0_O)        0.124    20.456 r  exam_i/circuit_c_3/data_out[11]_INST_0_i_2/O
                         net (fo=8, routed)           0.560    21.017    exam_i/circuit_c_3/data_out[11]_INST_0_i_2_n_0
    SLICE_X79Y76         LUT5 (Prop_lut5_I1_O)        0.124    21.141 r  exam_i/circuit_c_3/data_out[5]_INST_0/O
                         net (fo=2, routed)           0.463    21.603    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[21]
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          1.634    14.819    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.071    
                         clock uncertainty           -0.035    15.036    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                     -0.737    14.299    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -21.603    
  -------------------------------------------------------------------
                         slack                                 -7.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/ROM_Reader1_0/U0/data_tmp_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.342ns  (logic 0.191ns (55.911%)  route 0.151ns (44.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns = ( 6.928 - 5.000 ) 
    Source Clock Delay      (SCD):    1.423ns = ( 6.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.590     6.423    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X81Y73         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y73         FDRE (Prop_fdre_C_Q)         0.146     6.569 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[17]/Q
                         net (fo=7, routed)           0.151     6.720    exam_i/ROM_Reader1_0/U0/data_out[17]
    SLICE_X81Y73         LUT6 (Prop_lut6_I5_O)        0.045     6.765 r  exam_i/ROM_Reader1_0/U0/data_tmp[17]_i_1/O
                         net (fo=1, routed)           0.000     6.765    exam_i/ROM_Reader1_0/U0/data_tmp[17]_i_1_n_0
    SLICE_X81Y73         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.859     6.928    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X81Y73         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.423    
    SLICE_X81Y73         FDRE (Hold_fdre_C_D)         0.098     6.521    exam_i/ROM_Reader1_0/U0/data_tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         -6.521    
                         arrival time                           6.765    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 exam_i/ROM_Reader1_0/U0/data_tmp_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/ROM_Reader1_0/U0/data_tmp_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.350ns  (logic 0.191ns (54.545%)  route 0.159ns (45.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns = ( 6.928 - 5.000 ) 
    Source Clock Delay      (SCD):    1.423ns = ( 6.423 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     5.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.834 f  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.590     6.423    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X81Y73         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y73         FDRE (Prop_fdre_C_Q)         0.146     6.569 r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[22]/Q
                         net (fo=7, routed)           0.159     6.728    exam_i/ROM_Reader1_0/U0/data_out[22]
    SLICE_X81Y73         LUT6 (Prop_lut6_I5_O)        0.045     6.773 r  exam_i/ROM_Reader1_0/U0/data_tmp[22]_i_1/O
                         net (fo=1, routed)           0.000     6.773    exam_i/ROM_Reader1_0/U0/data_tmp[22]_i_1_n_0
    SLICE_X81Y73         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     6.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.069 f  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.859     6.928    exam_i/ROM_Reader1_0/U0/clk
    SLICE_X81Y73         FDRE                                         r  exam_i/ROM_Reader1_0/U0/data_tmp_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.423    
    SLICE_X81Y73         FDRE (Hold_fdre_C_D)         0.099     6.522    exam_i/ROM_Reader1_0/U0/data_tmp_reg[22]
  -------------------------------------------------------------------
                         required time                         -6.522    
                         arrival time                           6.773    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 exam_i/DC32_0/U0/div_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/DC32_0/U0/div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.600     1.433    exam_i/DC32_0/U0/clk
    SLICE_X87Y81         FDRE                                         r  exam_i/DC32_0/U0/div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y81         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  exam_i/DC32_0/U0/div_reg[7]/Q
                         net (fo=1, routed)           0.108     1.683    exam_i/DC32_0/U0/div_reg_n_0_[7]
    SLICE_X87Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.791 r  exam_i/DC32_0/U0/div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.791    exam_i/DC32_0/U0/div_reg[4]_i_1_n_4
    SLICE_X87Y81         FDRE                                         r  exam_i/DC32_0/U0/div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.870     1.939    exam_i/DC32_0/U0/clk
    SLICE_X87Y81         FDRE                                         r  exam_i/DC32_0/U0/div_reg[7]/C
                         clock pessimism             -0.505     1.433    
    SLICE_X87Y81         FDRE (Hold_fdre_C_D)         0.105     1.538    exam_i/DC32_0/U0/div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 exam_i/DC32_0/U0/div_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/DC32_0/U0/div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.601     1.434    exam_i/DC32_0/U0/clk
    SLICE_X87Y82         FDRE                                         r  exam_i/DC32_0/U0/div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y82         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  exam_i/DC32_0/U0/div_reg[11]/Q
                         net (fo=1, routed)           0.108     1.684    exam_i/DC32_0/U0/div_reg_n_0_[11]
    SLICE_X87Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.792 r  exam_i/DC32_0/U0/div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.792    exam_i/DC32_0/U0/div_reg[8]_i_1_n_4
    SLICE_X87Y82         FDRE                                         r  exam_i/DC32_0/U0/div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.871     1.940    exam_i/DC32_0/U0/clk
    SLICE_X87Y82         FDRE                                         r  exam_i/DC32_0/U0/div_reg[11]/C
                         clock pessimism             -0.505     1.434    
    SLICE_X87Y82         FDRE (Hold_fdre_C_D)         0.105     1.539    exam_i/DC32_0/U0/div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 exam_i/DC32_0/U0/div_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/DC32_0/U0/div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.599     1.432    exam_i/DC32_0/U0/clk
    SLICE_X87Y80         FDRE                                         r  exam_i/DC32_0/U0/div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  exam_i/DC32_0/U0/div_reg[3]/Q
                         net (fo=1, routed)           0.108     1.682    exam_i/DC32_0/U0/div_reg_n_0_[3]
    SLICE_X87Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.790 r  exam_i/DC32_0/U0/div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.790    exam_i/DC32_0/U0/div_reg[0]_i_1_n_4
    SLICE_X87Y80         FDRE                                         r  exam_i/DC32_0/U0/div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.869     1.938    exam_i/DC32_0/U0/clk
    SLICE_X87Y80         FDRE                                         r  exam_i/DC32_0/U0/div_reg[3]/C
                         clock pessimism             -0.505     1.432    
    SLICE_X87Y80         FDRE (Hold_fdre_C_D)         0.105     1.537    exam_i/DC32_0/U0/div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 exam_i/clock_divider_0/U0/internal_clock_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/clock_divider_0/U0/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.592     1.425    exam_i/clock_divider_0/U0/clk
    SLICE_X78Y69         FDRE                                         r  exam_i/clock_divider_0/U0/internal_clock_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y69         FDRE (Prop_fdre_C_Q)         0.164     1.589 r  exam_i/clock_divider_0/U0/internal_clock_reg[22]/Q
                         net (fo=1, routed)           0.114     1.704    exam_i/clock_divider_0/U0/internal_clock_reg_n_0_[22]
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.814 r  exam_i/clock_divider_0/U0/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    exam_i/clock_divider_0/U0/internal_clock_reg[20]_i_1_n_5
    SLICE_X78Y69         FDRE                                         r  exam_i/clock_divider_0/U0/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.862     1.931    exam_i/clock_divider_0/U0/clk
    SLICE_X78Y69         FDRE                                         r  exam_i/clock_divider_0/U0/internal_clock_reg[22]/C
                         clock pessimism             -0.505     1.425    
    SLICE_X78Y69         FDRE (Hold_fdre_C_D)         0.134     1.559    exam_i/clock_divider_0/U0/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 exam_i/clock_divider_0/U0/internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/clock_divider_0/U0/internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.595     1.428    exam_i/clock_divider_0/U0/clk
    SLICE_X78Y66         FDRE                                         r  exam_i/clock_divider_0/U0/internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y66         FDRE (Prop_fdre_C_Q)         0.164     1.592 r  exam_i/clock_divider_0/U0/internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.114     1.707    exam_i/clock_divider_0/U0/internal_clock_reg_n_0_[10]
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.817 r  exam_i/clock_divider_0/U0/internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.817    exam_i/clock_divider_0/U0/internal_clock_reg[8]_i_1_n_5
    SLICE_X78Y66         FDRE                                         r  exam_i/clock_divider_0/U0/internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.865     1.934    exam_i/clock_divider_0/U0/clk
    SLICE_X78Y66         FDRE                                         r  exam_i/clock_divider_0/U0/internal_clock_reg[10]/C
                         clock pessimism             -0.505     1.428    
    SLICE_X78Y66         FDRE (Hold_fdre_C_D)         0.134     1.562    exam_i/clock_divider_0/U0/internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 exam_i/clock_divider_0/U0/internal_clock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/clock_divider_0/U0/internal_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.594     1.427    exam_i/clock_divider_0/U0/clk
    SLICE_X78Y67         FDRE                                         r  exam_i/clock_divider_0/U0/internal_clock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDRE (Prop_fdre_C_Q)         0.164     1.591 r  exam_i/clock_divider_0/U0/internal_clock_reg[14]/Q
                         net (fo=1, routed)           0.114     1.706    exam_i/clock_divider_0/U0/internal_clock_reg_n_0_[14]
    SLICE_X78Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.816 r  exam_i/clock_divider_0/U0/internal_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    exam_i/clock_divider_0/U0/internal_clock_reg[12]_i_1_n_5
    SLICE_X78Y67         FDRE                                         r  exam_i/clock_divider_0/U0/internal_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.864     1.933    exam_i/clock_divider_0/U0/clk
    SLICE_X78Y67         FDRE                                         r  exam_i/clock_divider_0/U0/internal_clock_reg[14]/C
                         clock pessimism             -0.505     1.427    
    SLICE_X78Y67         FDRE (Hold_fdre_C_D)         0.134     1.561    exam_i/clock_divider_0/U0/internal_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 exam_i/clock_divider_0/U0/internal_clock_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/clock_divider_0/U0/internal_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.593     1.426    exam_i/clock_divider_0/U0/clk
    SLICE_X78Y68         FDRE                                         r  exam_i/clock_divider_0/U0/internal_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y68         FDRE (Prop_fdre_C_Q)         0.164     1.590 r  exam_i/clock_divider_0/U0/internal_clock_reg[18]/Q
                         net (fo=1, routed)           0.114     1.705    exam_i/clock_divider_0/U0/internal_clock_reg_n_0_[18]
    SLICE_X78Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.815 r  exam_i/clock_divider_0/U0/internal_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    exam_i/clock_divider_0/U0/internal_clock_reg[16]_i_1_n_5
    SLICE_X78Y68         FDRE                                         r  exam_i/clock_divider_0/U0/internal_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.863     1.932    exam_i/clock_divider_0/U0/clk
    SLICE_X78Y68         FDRE                                         r  exam_i/clock_divider_0/U0/internal_clock_reg[18]/C
                         clock pessimism             -0.505     1.426    
    SLICE_X78Y68         FDRE (Hold_fdre_C_D)         0.134     1.560    exam_i/clock_divider_0/U0/internal_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 exam_i/clock_divider_0/U0/internal_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            exam_i/clock_divider_0/U0/internal_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.596     1.429    exam_i/clock_divider_0/U0/clk
    SLICE_X78Y65         FDRE                                         r  exam_i/clock_divider_0/U0/internal_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y65         FDRE (Prop_fdre_C_Q)         0.164     1.593 r  exam_i/clock_divider_0/U0/internal_clock_reg[6]/Q
                         net (fo=1, routed)           0.114     1.708    exam_i/clock_divider_0/U0/internal_clock_reg_n_0_[6]
    SLICE_X78Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.818 r  exam_i/clock_divider_0/U0/internal_clock_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    exam_i/clock_divider_0/U0/internal_clock_reg[4]_i_1_n_5
    SLICE_X78Y65         FDRE                                         r  exam_i/clock_divider_0/U0/internal_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=86, routed)          0.866     1.935    exam_i/clock_divider_0/U0/clk
    SLICE_X78Y65         FDRE                                         r  exam_i/clock_divider_0/U0/internal_clock_reg[6]/C
                         clock pessimism             -0.505     1.429    
    SLICE_X78Y65         FDRE (Hold_fdre_C_D)         0.134     1.563    exam_i/clock_divider_0/U0/internal_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15    exam_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y80    exam_i/DC32_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y82    exam_i/DC32_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y82    exam_i/DC32_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y83    exam_i/DC32_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y83    exam_i/DC32_0/U0/div_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y83    exam_i/DC32_0/U0/div_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y83    exam_i/DC32_0/U0/div_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y69    exam_i/ROM_Reader1_0/U0/data_tmp_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y69    exam_i/ROM_Reader1_0/U0/data_tmp_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y69    exam_i/ROM_Reader1_0/U0/data_tmp_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y70    exam_i/ROM_Reader1_0/U0/data_tmp_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y69    exam_i/ROM_Reader1_0/U0/data_tmp_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y69    exam_i/ROM_Reader1_0/U0/data_tmp_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y69    exam_i/ROM_Reader1_0/U0/data_tmp_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y70    exam_i/ROM_Reader1_0/U0/data_tmp_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y71    exam_i/ROM_Reader1_0/U0/data_tmp_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y73    exam_i/ROM_Reader1_0/U0/data_tmp_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y64    exam_i/clock_divider_0/U0/internal_clock_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y64    exam_i/clock_divider_0/U0/internal_clock_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y64    exam_i/clock_divider_0/U0/internal_clock_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X78Y64    exam_i/clock_divider_0/U0/internal_clock_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y80    exam_i/DC32_0/U0/div_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y82    exam_i/DC32_0/U0/div_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y82    exam_i/DC32_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y83    exam_i/DC32_0/U0/div_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y83    exam_i/DC32_0/U0/div_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y83    exam_i/DC32_0/U0/div_reg[14]/C



