<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4527" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4527{left:796px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4527{left:835px;bottom:68px;letter-spacing:0.1px;}
#t3_4527{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4527{left:190px;bottom:998px;}
#t5_4527{left:425px;bottom:998px;letter-spacing:-0.11px;}
#t6_4527{left:425px;bottom:976px;letter-spacing:-0.11px;}
#t7_4527{left:425px;bottom:959px;letter-spacing:-0.1px;}
#t8_4527{left:425px;bottom:943px;letter-spacing:-0.11px;}
#t9_4527{left:425px;bottom:921px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#ta_4527{left:425px;bottom:904px;letter-spacing:-0.11px;}
#tb_4527{left:425px;bottom:888px;letter-spacing:-0.11px;}
#tc_4527{left:425px;bottom:871px;letter-spacing:-0.11px;}
#td_4527{left:425px;bottom:854px;letter-spacing:-0.11px;word-spacing:-1.12px;}
#te_4527{left:425px;bottom:837px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_4527{left:425px;bottom:820px;letter-spacing:-0.1px;}
#tg_4527{left:425px;bottom:804px;letter-spacing:-0.13px;}
#th_4527{left:425px;bottom:787px;letter-spacing:-0.12px;word-spacing:-0.77px;}
#ti_4527{left:425px;bottom:770px;letter-spacing:-0.11px;}
#tj_4527{left:690px;bottom:998px;letter-spacing:-0.11px;}
#tk_4527{left:690px;bottom:981px;letter-spacing:-0.1px;}
#tl_4527{left:690px;bottom:964px;letter-spacing:-0.1px;}
#tm_4527{left:690px;bottom:947px;letter-spacing:-0.1px;}
#tn_4527{left:190px;bottom:745px;}
#to_4527{left:425px;bottom:745px;letter-spacing:-0.12px;}
#tp_4527{left:425px;bottom:729px;letter-spacing:-0.11px;}
#tq_4527{left:425px;bottom:712px;letter-spacing:-0.12px;}
#tr_4527{left:425px;bottom:695px;letter-spacing:-0.11px;}
#ts_4527{left:425px;bottom:674px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#tt_4527{left:425px;bottom:657px;letter-spacing:-0.11px;}
#tu_4527{left:425px;bottom:640px;letter-spacing:-0.11px;}
#tv_4527{left:425px;bottom:623px;letter-spacing:-0.11px;}
#tw_4527{left:690px;bottom:745px;letter-spacing:-0.11px;}
#tx_4527{left:690px;bottom:729px;letter-spacing:-0.12px;}
#ty_4527{left:190px;bottom:599px;}
#tz_4527{left:425px;bottom:599px;letter-spacing:-0.12px;}
#t10_4527{left:425px;bottom:582px;letter-spacing:-0.11px;}
#t11_4527{left:425px;bottom:565px;letter-spacing:-0.12px;}
#t12_4527{left:425px;bottom:544px;letter-spacing:-0.11px;word-spacing:-0.19px;}
#t13_4527{left:425px;bottom:527px;letter-spacing:-0.11px;word-spacing:-0.63px;}
#t14_4527{left:425px;bottom:510px;letter-spacing:-0.1px;}
#t15_4527{left:690px;bottom:599px;letter-spacing:-0.11px;}
#t16_4527{left:190px;bottom:486px;letter-spacing:-0.11px;}
#t17_4527{left:425px;bottom:486px;letter-spacing:-0.14px;}
#t18_4527{left:190px;bottom:461px;letter-spacing:-0.14px;}
#t19_4527{left:425px;bottom:461px;letter-spacing:-0.12px;}
#t1a_4527{left:425px;bottom:444px;letter-spacing:-0.11px;}
#t1b_4527{left:425px;bottom:428px;letter-spacing:-0.11px;}
#t1c_4527{left:425px;bottom:411px;letter-spacing:-0.11px;}
#t1d_4527{left:425px;bottom:394px;letter-spacing:-0.1px;}
#t1e_4527{left:690px;bottom:461px;letter-spacing:-0.12px;}
#t1f_4527{left:190px;bottom:370px;letter-spacing:-0.19px;}
#t1g_4527{left:425px;bottom:370px;letter-spacing:-0.12px;}
#t1h_4527{left:425px;bottom:348px;letter-spacing:-0.11px;}
#t1i_4527{left:425px;bottom:331px;letter-spacing:-0.1px;}
#t1j_4527{left:425px;bottom:315px;letter-spacing:-0.1px;}
#t1k_4527{left:690px;bottom:370px;letter-spacing:-0.12px;}
#t1l_4527{left:190px;bottom:290px;letter-spacing:-0.2px;}
#t1m_4527{left:425px;bottom:290px;letter-spacing:-0.14px;}
#t1n_4527{left:190px;bottom:266px;letter-spacing:-0.21px;}
#t1o_4527{left:425px;bottom:266px;letter-spacing:-0.12px;}
#t1p_4527{left:425px;bottom:244px;letter-spacing:-0.11px;}
#t1q_4527{left:425px;bottom:228px;letter-spacing:-0.11px;word-spacing:-0.7px;}
#t1r_4527{left:425px;bottom:211px;letter-spacing:-0.13px;}
#t1s_4527{left:690px;bottom:266px;letter-spacing:-0.11px;}
#t1t_4527{left:690px;bottom:249px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_4527{left:190px;bottom:186px;letter-spacing:-0.19px;}
#t1v_4527{left:425px;bottom:186px;letter-spacing:-0.12px;}
#t1w_4527{left:425px;bottom:165px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1x_4527{left:425px;bottom:148px;letter-spacing:-0.11px;}
#t1y_4527{left:690px;bottom:186px;letter-spacing:-0.11px;}
#t1z_4527{left:690px;bottom:169px;letter-spacing:-0.12px;}
#t20_4527{left:190px;bottom:124px;letter-spacing:-0.2px;}
#t21_4527{left:425px;bottom:124px;letter-spacing:-0.14px;}
#t22_4527{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t23_4527{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t24_4527{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t25_4527{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t26_4527{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t27_4527{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t28_4527{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t29_4527{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2a_4527{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2b_4527{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4527{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4527{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4527{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4527{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4527{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4527" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4527Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4527" style="-webkit-user-select: none;"><object width="935" height="1210" data="4527/4527.svg" type="image/svg+xml" id="pdf4527" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4527" class="t s1_4527">Vol. 4 </span><span id="t2_4527" class="t s1_4527">2-5 </span>
<span id="t3_4527" class="t s2_4527">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4527" class="t s3_4527">0 </span><span id="t5_4527" class="t s3_4527">Lock bit (R/WO): (1 = locked). </span>
<span id="t6_4527" class="t s3_4527">When set, locks this MSR from being </span>
<span id="t7_4527" class="t s3_4527">written; writes to this bit will result in </span>
<span id="t8_4527" class="t s3_4527">GP(0). </span>
<span id="t9_4527" class="t s3_4527">Note: Once the Lock bit is set, the contents </span>
<span id="ta_4527" class="t s3_4527">of this register cannot be modified. </span>
<span id="tb_4527" class="t s3_4527">Therefore the lock bit must be set after </span>
<span id="tc_4527" class="t s3_4527">configuring support for Intel Virtualization </span>
<span id="td_4527" class="t s3_4527">Technology and prior to transferring control </span>
<span id="te_4527" class="t s3_4527">to an option ROM or the OS. Hence, once </span>
<span id="tf_4527" class="t s3_4527">the Lock bit is set, the entire </span>
<span id="tg_4527" class="t s3_4527">IA32_FEATURE_CONTROL contents are </span>
<span id="th_4527" class="t s3_4527">preserved across RESET when PWRGOOD is </span>
<span id="ti_4527" class="t s3_4527">not deasserted. </span>
<span id="tj_4527" class="t s3_4527">If any one enumeration </span>
<span id="tk_4527" class="t s3_4527">condition for defined bit </span>
<span id="tl_4527" class="t s3_4527">field position greater than </span>
<span id="tm_4527" class="t s3_4527">bit 0 holds. </span>
<span id="tn_4527" class="t s3_4527">1 </span><span id="to_4527" class="t s3_4527">Enable VMX inside SMX operation (R/WL) </span>
<span id="tp_4527" class="t s3_4527">This bit enables a system executive to use </span>
<span id="tq_4527" class="t s3_4527">VMX in conjunction with SMX to support </span>
<span id="tr_4527" class="t s3_4527">IntelÂ® Trusted Execution Technology. </span>
<span id="ts_4527" class="t s3_4527">BIOS must set this bit only when the CPUID </span>
<span id="tt_4527" class="t s3_4527">function 1 returns VMX feature flag and </span>
<span id="tu_4527" class="t s3_4527">SMX feature flag set (ECX bits 5 and 6 </span>
<span id="tv_4527" class="t s3_4527">respectively). </span>
<span id="tw_4527" class="t s3_4527">If CPUID.01H:ECX[5] = 1 </span>
<span id="tx_4527" class="t s3_4527">&amp;&amp; CPUID.01H:ECX[6] = 1 </span>
<span id="ty_4527" class="t s3_4527">2 </span><span id="tz_4527" class="t s3_4527">Enable VMX outside SMX operation (R/WL) </span>
<span id="t10_4527" class="t s3_4527">This bit enables VMX for a system </span>
<span id="t11_4527" class="t s3_4527">executive that does not require SMX. </span>
<span id="t12_4527" class="t s3_4527">BIOS must set this bit only when the CPUID </span>
<span id="t13_4527" class="t s3_4527">function 1 returns the VMX feature flag set </span>
<span id="t14_4527" class="t s3_4527">(ECX bit 5). </span>
<span id="t15_4527" class="t s3_4527">If CPUID.01H:ECX[5] = 1 </span>
<span id="t16_4527" class="t s3_4527">7:3 </span><span id="t17_4527" class="t s3_4527">Reserved </span>
<span id="t18_4527" class="t s3_4527">14:8 </span><span id="t19_4527" class="t s3_4527">SENTER Local Function Enables (R/WL) </span>
<span id="t1a_4527" class="t s3_4527">When set, each bit in the field represents </span>
<span id="t1b_4527" class="t s3_4527">an enable control for a corresponding </span>
<span id="t1c_4527" class="t s3_4527">SENTER function. This field is supported </span>
<span id="t1d_4527" class="t s3_4527">only if CPUID.1:ECX.[bit 6] is set. </span>
<span id="t1e_4527" class="t s3_4527">If CPUID.01H:ECX[6] = 1 </span>
<span id="t1f_4527" class="t s3_4527">15 </span><span id="t1g_4527" class="t s3_4527">SENTER Global Enable (R/WL) </span>
<span id="t1h_4527" class="t s3_4527">This bit must be set to enable SENTER leaf </span>
<span id="t1i_4527" class="t s3_4527">functions. This bit is supported only if </span>
<span id="t1j_4527" class="t s3_4527">CPUID.1:ECX.[bit 6] is set. </span>
<span id="t1k_4527" class="t s3_4527">If CPUID.01H:ECX[6] = 1 </span>
<span id="t1l_4527" class="t s3_4527">16 </span><span id="t1m_4527" class="t s3_4527">Reserved </span>
<span id="t1n_4527" class="t s3_4527">17 </span><span id="t1o_4527" class="t s3_4527">SGX Launch Control Enable (R/WL) </span>
<span id="t1p_4527" class="t s3_4527">This bit must be set to enable runtime re- </span>
<span id="t1q_4527" class="t s3_4527">configuration of SGX Launch Control via the </span>
<span id="t1r_4527" class="t s3_4527">IA32_SGXLEPUBKEYHASHn MSR. </span>
<span id="t1s_4527" class="t s3_4527">If CPUID.(EAX=07H, </span>
<span id="t1t_4527" class="t s3_4527">ECX=0H): ECX[30] = 1 </span>
<span id="t1u_4527" class="t s3_4527">18 </span><span id="t1v_4527" class="t s3_4527">SGX Global Enable (R/WL) </span>
<span id="t1w_4527" class="t s3_4527">This bit must be set to enable SGX leaf </span>
<span id="t1x_4527" class="t s3_4527">functions. </span>
<span id="t1y_4527" class="t s3_4527">If CPUID.(EAX=07H, </span>
<span id="t1z_4527" class="t s3_4527">ECX=0H): EBX[2] = 1 </span>
<span id="t20_4527" class="t s3_4527">19 </span><span id="t21_4527" class="t s3_4527">Reserved </span>
<span id="t22_4527" class="t s4_4527">Table 2-2. </span><span id="t23_4527" class="t s4_4527">IA-32 Architectural MSRs (Contd.) </span>
<span id="t24_4527" class="t s5_4527">Register </span>
<span id="t25_4527" class="t s5_4527">Address </span>
<span id="t26_4527" class="t s5_4527">Architectural MSR Name / Bit Fields </span>
<span id="t27_4527" class="t s5_4527">(Former MSR Name) </span><span id="t28_4527" class="t s5_4527">MSR/Bit Description </span><span id="t29_4527" class="t s5_4527">Comment </span>
<span id="t2a_4527" class="t s5_4527">Hex </span><span id="t2b_4527" class="t s5_4527">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
