xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
par -w -intstyle ise -ol high -mt off Syndrome_map.ncd Syndrome.ncd Syndrome.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Syndrome.twx Syndrome.ncd -o Syndrome.twr Syndrome.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
par -w -intstyle ise -ol high -mt off Syndrome_map.ncd Syndrome.ncd Syndrome.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Syndrome.twx Syndrome.ncd -o Syndrome.twr Syndrome.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
par -w -intstyle ise -ol high -mt off Syndrome_map.ncd Syndrome.ncd Syndrome.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Syndrome.twx Syndrome.ncd -o Syndrome.twr Syndrome.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
par -w -intstyle ise -ol high -mt off Syndrome_map.ncd Syndrome.ncd Syndrome.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Syndrome.twx Syndrome.ncd -o Syndrome.twr Syndrome.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
par -w -intstyle ise -ol high -mt off Syndrome_map.ncd Syndrome.ncd Syndrome.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Syndrome.twx Syndrome.ncd -o Syndrome.twr Syndrome.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
par -w -intstyle ise -ol high -mt off Syndrome_map.ncd Syndrome.ncd Syndrome.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Syndrome.twx Syndrome.ncd -o Syndrome.twr Syndrome.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
par -w -intstyle ise -ol high -mt off Syndrome_map.ncd Syndrome.ncd Syndrome.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Syndrome.twx Syndrome.ncd -o Syndrome.twr Syndrome.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
par -w -intstyle ise -ol high -mt off Syndrome_map.ncd Syndrome.ncd Syndrome.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Syndrome.twx Syndrome.ncd -o Syndrome.twr Syndrome.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
par -w -intstyle ise -ol high -mt off Syndrome_map.ncd Syndrome.ncd Syndrome.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Syndrome.twx Syndrome.ncd -o Syndrome.twr Syndrome.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
par -w -intstyle ise -ol high -mt off Syndrome_map.ncd Syndrome.ncd Syndrome.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Syndrome.twx Syndrome.ncd -o Syndrome.twr Syndrome.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
par -w -intstyle ise -ol high -mt off Syndrome_map.ncd Syndrome.ncd Syndrome.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Syndrome.twx Syndrome.ncd -o Syndrome.twr Syndrome.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
par -w -intstyle ise -ol high -mt off Syndrome_map.ncd Syndrome.ncd Syndrome.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Syndrome.twx Syndrome.ncd -o Syndrome.twr Syndrome.pcf 
xst -intstyle ise -ifn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.xst" -ofn "E:/my_files/course/projects/RS_decoder/Verilog/Syndrome/Syndrome/Syndrome.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc6slx45-csg324-3 Syndrome.ngc Syndrome.ngd  
map -intstyle ise -p xc6slx45-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off -pr off -lc off -power off -o Syndrome_map.ncd Syndrome.ngd Syndrome.pcf 
par -w -intstyle ise -ol high -mt off Syndrome_map.ncd Syndrome.ncd Syndrome.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml Syndrome.twx Syndrome.ncd -o Syndrome.twr Syndrome.pcf 
