#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb  3 06:51:16 2022
# Process ID: 5816
# Current directory: C:/Users/Asus TUF/Desktop/matmulproject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16432 C:\Users\Asus TUF\Desktop\matmulproject\matmulproject.xpr
# Log file: C:/Users/Asus TUF/Desktop/matmulproject/vivado.log
# Journal file: C:/Users/Asus TUF/Desktop/matmulproject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.xpr}
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axi_interconnect_1_0 design_1_processing_system7_0_0 design_1_axi_dma_0_0 design_1_proc_sys_reset_0_0 design_1_axi_interconnect_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_axi_interconnect_1_0 design_1_processing_system7_0_0 design_1_axi_dma_0_0 design_1_proc_sys_reset_0_0 design_1_axi_interconnect_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd}}]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { config_ip_cache -export [get_ips -all design_1_s00_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_s01_mmu_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_us_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files {{C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_axi_dma_0_0_synth_1 design_1_proc_sys_reset_0_0_synth_1 design_1_MatmulAcceleratorTop_0_0_synth_1 design_1_xbar_0_synth_1 design_1_s00_mmu_0_synth_1 design_1_s01_mmu_0_synth_1 design_1_auto_pc_1_synth_1 design_1_auto_us_0_synth_1 design_1_auto_pc_0_synth_1}
export_simulation -of_objects [get_files {{C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.ip_user_files} -ipstatic_source_dir {C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.cache/compile_simlib/modelsim} {questa=C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.cache/compile_simlib/questa} {riviera=C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.cache/compile_simlib/riviera} {activehdl=C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.221} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.222} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.217} CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.244} CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {667} CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3 (Low Voltage)} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} CONFIG.PCW_MIO_16_SLEW {fast} CONFIG.PCW_MIO_17_SLEW {fast} CONFIG.PCW_MIO_18_SLEW {fast} CONFIG.PCW_MIO_19_SLEW {fast} CONFIG.PCW_MIO_20_SLEW {fast} CONFIG.PCW_MIO_21_SLEW {fast} CONFIG.PCW_MIO_22_SLEW {fast} CONFIG.PCW_MIO_23_SLEW {fast} CONFIG.PCW_MIO_24_SLEW {fast} CONFIG.PCW_MIO_25_SLEW {fast} CONFIG.PCW_MIO_26_SLEW {fast} CONFIG.PCW_MIO_27_SLEW {fast}] [get_bd_cells processing_system7_0]
endgroup
reset_run design_1_processing_system7_0_0_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
place_ports
place_ports
set_property keep_compatible {xc7z010clg400}  [current_design]
place_ports
set_property keep_compatible {}  [current_design]
place_ports
file mkdir C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/constrs_1
file mkdir C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/constrs_1
file mkdir C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/constrs_1/new
file mkdir C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/constrs_1/new
file mkdir C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/constrs_1/new
file mkdir C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/constrs_1/new
file mkdir C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/constrs_1/new
file mkdir C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/constrs_1
file mkdir {C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/constrs_1/new}
close [ open {C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/constrs_1/new/constrain_1.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/constrs_1/new/constrain_1.xdc}}
set_property target_constrs_file {C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/constrs_1/new/constrain_1.xdc} [current_fileset -constrset]
reset_run design_1_processing_system7_0_0_synth_1
launch_runs design_1_processing_system7_0_0_synth_1
wait_on_run design_1_processing_system7_0_0_synth_1
refresh_design
place_ports
open_bd_design {C:/Users/Asus TUF/Desktop/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.c_m_axi_s2mm_data_width.VALUE_SRC PROPAGATED] [get_bd_cells axi_dma_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
