Analysis & Synthesis report for LogicalStep_Lab5_top
Tue Jul 18 00:06:53 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |LogicalStep_Lab5_top|Lab5_Moore_SM:INST1|current_state
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Port Connectivity Checks: "cycle_generator:GEN2"
 13. Port Connectivity Checks: "cycle_generator:GEN1"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 18 00:06:52 2017           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                      ; LogicalStep_Lab5_top                            ;
; Top-level Entity Name              ; LogicalStep_Lab5_top                            ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 227                                             ;
;     Total combinational functions  ; 223                                             ;
;     Dedicated logic registers      ; 104                                             ;
; Total registers                    ; 104                                             ;
; Total pins                         ; 29                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                     ; Setting              ; Default Value        ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                     ; 10M08SAE144C8G       ;                      ;
; Top-level entity name                                                      ; LogicalStep_Lab5_top ; LogicalStep_Lab5_top ;
; Family name                                                                ; MAX 10               ; Cyclone V            ;
; Use smart compilation                                                      ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                                ; Off                  ; Off                  ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                  ;
; Preserve fewer node names                                                  ; On                   ; On                   ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                  ; Off                  ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto                 ; Auto                 ;
; Safe State Machine                                                         ; Off                  ; Off                  ;
; Extract Verilog State Machines                                             ; On                   ; On                   ;
; Extract VHDL State Machines                                                ; On                   ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                   ;
; Parallel Synthesis                                                         ; On                   ; On                   ;
; DSP Block Balancing                                                        ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                   ; On                   ;
; Power-Up Don't Care                                                        ; On                   ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                 ; On                   ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                  ;
; Optimization Technique                                                     ; Balanced             ; Balanced             ;
; Carry Chain Length                                                         ; 70                   ; 70                   ;
; Auto Carry Chains                                                          ; On                   ; On                   ;
; Auto Open-Drain Pins                                                       ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                  ;
; Auto ROM Replacement                                                       ; On                   ; On                   ;
; Auto RAM Replacement                                                       ; On                   ; On                   ;
; Auto DSP Block Replacement                                                 ; On                   ; On                   ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                   ; On                   ;
; Strict RAM Replacement                                                     ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                                   ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                      ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                    ; On                   ; On                   ;
; Report Parameter Settings                                                  ; On                   ; On                   ;
; Report Source Assignments                                                  ; On                   ; On                   ;
; Report Connectivity Checks                                                 ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                    ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                          ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                  ;
; Clock MUX Protection                                                       ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                  ;
; Block Design Naming                                                        ; Auto                 ; Auto                 ;
; SDC constraint protection                                                  ; Off                  ; Off                  ;
; Synthesis Effort                                                           ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                   ;
; Synthesis Seed                                                             ; 1                    ; 1                    ;
+----------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                         ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------+---------+
; Lab5_Moore_SM.vhd                ; yes             ; User VHDL File  ; P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd        ;         ;
; LogicalStep_Lab5_top.vhd         ; yes             ; User VHDL File  ; P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd ;         ;
; segment7_mux.vhd                 ; yes             ; User VHDL File  ; P:/ECE124/Lab 5/Lab5 - Copy/segment7_mux.vhd         ;         ;
; cycle_generator.vhd              ; yes             ; User VHDL File  ; P:/ECE124/Lab 5/Lab5 - Copy/cycle_generator.vhd      ;         ;
; InputLatch.vhd                   ; yes             ; User VHDL File  ; P:/ECE124/Lab 5/Lab5 - Copy/InputLatch.vhd           ;         ;
; inputsynchronizer.vhd            ; yes             ; User VHDL File  ; P:/ECE124/Lab 5/Lab5 - Copy/inputsynchronizer.vhd    ;         ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 227         ;
;                                             ;             ;
; Total combinational functions               ; 223         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 47          ;
;     -- 3 input functions                    ; 12          ;
;     -- <=2 input functions                  ; 164         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 152         ;
;     -- arithmetic mode                      ; 71          ;
;                                             ;             ;
; Total registers                             ; 104         ;
;     -- Dedicated logic registers            ; 104         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 29          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 90          ;
; Total fan-out                               ; 864         ;
; Average fan-out                             ; 2.24        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                               ;
+------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node   ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                           ; Library Name ;
+------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------+--------------+
; |LogicalStep_Lab5_top        ; 223 (2)           ; 104 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 29   ; 0            ; 0          ; |LogicalStep_Lab5_top                         ; work         ;
;    |InputLatch:INST4|        ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_Lab5_top|InputLatch:INST4        ; work         ;
;    |InputLatch:INST5|        ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_Lab5_top|InputLatch:INST5        ; work         ;
;    |Lab5_Moore_SM:INST1|     ; 38 (38)           ; 18 (18)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_Lab5_top|Lab5_Moore_SM:INST1     ; work         ;
;    |cycle_generator:GEN1|    ; 76 (76)           ; 34 (34)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_Lab5_top|cycle_generator:GEN1    ; work         ;
;    |cycle_generator:GEN2|    ; 77 (77)           ; 35 (35)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_Lab5_top|cycle_generator:GEN2    ; work         ;
;    |inputsynchronizer:INST2| ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_Lab5_top|inputsynchronizer:INST2 ; work         ;
;    |inputsynchronizer:INST3| ; 1 (1)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_Lab5_top|inputsynchronizer:INST3 ; work         ;
;    |segment7_mux:Seg1|       ; 26 (26)           ; 11 (11)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LogicalStep_Lab5_top|segment7_mux:Seg1       ; work         ;
+------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LogicalStep_Lab5_top|Lab5_Moore_SM:INST1|current_state                                                                                                                                                                                                                                                                                                                   ;
+-----------------------+-----------------------+---------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name                  ; current_state.reduced ; current_state.night ; current_state.S15 ; current_state.S14 ; current_state.S13 ; current_state.S12 ; current_state.S11 ; current_state.S10 ; current_state.S9 ; current_state.S8 ; current_state.S7 ; current_state.S6 ; current_state.S5 ; current_state.S4 ; current_state.S3 ; current_state.S2 ; current_state.S1 ; current_state.S0 ;
+-----------------------+-----------------------+---------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; current_state.S0      ; 0                     ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; current_state.S1      ; 0                     ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; current_state.S2      ; 0                     ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; current_state.S3      ; 0                     ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; current_state.S4      ; 0                     ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S5      ; 0                     ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S6      ; 0                     ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S7      ; 0                     ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S8      ; 0                     ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S9      ; 0                     ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S10     ; 0                     ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S11     ; 0                     ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S12     ; 0                     ; 0                   ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S13     ; 0                     ; 0                   ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S14     ; 0                     ; 0                   ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.S15     ; 0                     ; 0                   ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.night   ; 0                     ; 1                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; current_state.reduced ; 1                     ; 0                   ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+-----------------------+-----------------------+---------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                     ;
+----------------------------------------------------+-------------------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal                       ; Free of Timing Hazards ;
+----------------------------------------------------+-------------------------------------------+------------------------+
; Lab5_Moore_SM:INST1|state_output[0]                ; Lab5_Moore_SM:INST1|WideOr2               ; yes                    ;
; Lab5_Moore_SM:INST1|state_output[1]                ; Lab5_Moore_SM:INST1|WideOr2               ; yes                    ;
; Lab5_Moore_SM:INST1|state_output[2]                ; Lab5_Moore_SM:INST1|WideOr2               ; yes                    ;
; Lab5_Moore_SM:INST1|state_output[3]                ; Lab5_Moore_SM:INST1|WideOr2               ; yes                    ;
; Lab5_Moore_SM:INST1|SM_night                       ; Lab5_Moore_SM:INST1|current_state.reduced ; yes                    ;
; Lab5_Moore_SM:INST1|SM_reduced                     ; Lab5_Moore_SM:INST1|current_state.night   ; yes                    ;
; Number of user-specified and inferred latches = 6  ;                                           ;                        ;
+----------------------------------------------------+-------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 104   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 90    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; cycle_generator:GEN2|bin_counter[22]    ; 2       ;
; cycle_generator:GEN2|bin_counter[19]    ; 2       ;
; cycle_generator:GEN2|bin_counter[18]    ; 2       ;
; cycle_generator:GEN2|bin_counter[14]    ; 2       ;
; cycle_generator:GEN2|bin_counter[11]    ; 2       ;
; cycle_generator:GEN2|bin_counter[9]     ; 2       ;
; cycle_generator:GEN2|bin_counter[8]     ; 2       ;
; cycle_generator:GEN2|bin_counter[6]     ; 2       ;
; cycle_generator:GEN1|bin_counter[24]    ; 2       ;
; cycle_generator:GEN1|bin_counter[22]    ; 2       ;
; cycle_generator:GEN1|bin_counter[21]    ; 2       ;
; cycle_generator:GEN1|bin_counter[20]    ; 2       ;
; cycle_generator:GEN1|bin_counter[19]    ; 2       ;
; cycle_generator:GEN1|bin_counter[18]    ; 2       ;
; cycle_generator:GEN1|bin_counter[16]    ; 2       ;
; cycle_generator:GEN1|bin_counter[14]    ; 2       ;
; cycle_generator:GEN1|bin_counter[13]    ; 2       ;
; cycle_generator:GEN1|bin_counter[12]    ; 2       ;
; cycle_generator:GEN1|bin_counter[11]    ; 2       ;
; cycle_generator:GEN1|bin_counter[6]     ; 2       ;
; Total number of inverted registers = 20 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------+
; Port Connectivity Checks: "cycle_generator:GEN2" ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; modulo[19..18] ; Input ; Info     ; Stuck at VCC ;
; modulo[9..8]   ; Input ; Info     ; Stuck at VCC ;
; modulo[31..23] ; Input ; Info     ; Stuck at GND ;
; modulo[21..20] ; Input ; Info     ; Stuck at GND ;
; modulo[17..15] ; Input ; Info     ; Stuck at GND ;
; modulo[13..12] ; Input ; Info     ; Stuck at GND ;
; modulo[5..0]   ; Input ; Info     ; Stuck at GND ;
; modulo[22]     ; Input ; Info     ; Stuck at VCC ;
; modulo[14]     ; Input ; Info     ; Stuck at VCC ;
; modulo[11]     ; Input ; Info     ; Stuck at VCC ;
; modulo[10]     ; Input ; Info     ; Stuck at GND ;
; modulo[7]      ; Input ; Info     ; Stuck at GND ;
; modulo[6]      ; Input ; Info     ; Stuck at VCC ;
+----------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycle_generator:GEN1"                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; modulo[22..18] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modulo[14..11] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modulo[31..25] ; Input  ; Info     ; Stuck at GND                                                                        ;
; modulo[10..7]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; modulo[5..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; modulo[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modulo[23]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; modulo[17]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; modulo[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; modulo[15]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; modulo[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; full_cycle_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 29                          ;
; cycloneiii_ff         ; 104                         ;
;     CLR               ; 90                          ;
;     plain             ; 14                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 225                         ;
;     arith             ; 71                          ;
;         2 data inputs ; 70                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 154                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 47                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition
    Info: Processing started: Tue Jul 18 00:06:10 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab5 -c LogicalStep_Lab5_top
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file lab5_moore_sm.vhd
    Info (12022): Found design unit 1: Lab5_Moore_SM-MSM File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 27
    Info (12023): Found entity 1: Lab5_Moore_SM File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file logicalstep_lab5_top.vhd
    Info (12022): Found design unit 1: LogicalStep_Lab5_top-SimpleCircuit File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 20
    Info (12023): Found entity 1: LogicalStep_Lab5_top File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file segment7_mux.vhd
    Info (12022): Found design unit 1: segment7_mux-syn File: P:/ECE124/Lab 5/Lab5 - Copy/segment7_mux.vhd Line: 67
    Info (12023): Found entity 1: segment7_mux File: P:/ECE124/Lab 5/Lab5 - Copy/segment7_mux.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file cycle_generator.vhd
    Info (12022): Found design unit 1: cycle_generator-counter File: P:/ECE124/Lab 5/Lab5 - Copy/cycle_generator.vhd Line: 14
    Info (12023): Found entity 1: cycle_generator File: P:/ECE124/Lab 5/Lab5 - Copy/cycle_generator.vhd Line: 5
Warning (12019): Can't analyze file -- file synchronizer.vhd is missing
Warning (12019): Can't analyze file -- file output_files/Latch.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file inputlatch.vhd
    Info (12022): Found design unit 1: InputLatch-change File: P:/ECE124/Lab 5/Lab5 - Copy/InputLatch.vhd Line: 15
    Info (12023): Found entity 1: InputLatch File: P:/ECE124/Lab 5/Lab5 - Copy/InputLatch.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file inputsynchronizer.vhd
    Info (12022): Found design unit 1: inputsynchronizer-change File: P:/ECE124/Lab 5/Lab5 - Copy/inputsynchronizer.vhd Line: 13
    Info (12023): Found entity 1: inputsynchronizer File: P:/ECE124/Lab 5/Lab5 - Copy/inputsynchronizer.vhd Line: 5
Info (12127): Elaborating entity "LogicalStep_Lab5_top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at LogicalStep_Lab5_top.vhd(89): object "clken1" assigned a value but never read File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 89
Info (12128): Elaborating entity "cycle_generator" for hierarchy "cycle_generator:GEN1" File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 124
Warning (10036): Verilog HDL or VHDL warning at cycle_generator.vhd(18): object "half_cycle" assigned a value but never read File: P:/ECE124/Lab 5/Lab5 - Copy/cycle_generator.vhd Line: 18
Warning (10492): VHDL Process Statement warning at cycle_generator.vhd(32): signal "modulo" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/cycle_generator.vhd Line: 32
Warning (10492): VHDL Process Statement warning at cycle_generator.vhd(46): signal "bin_counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/cycle_generator.vhd Line: 46
Warning (10492): VHDL Process Statement warning at cycle_generator.vhd(47): signal "terminal_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/cycle_generator.vhd Line: 47
Warning (10492): VHDL Process Statement warning at cycle_generator.vhd(55): signal "terminal_count" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/cycle_generator.vhd Line: 55
Info (12128): Elaborating entity "Lab5_Moore_SM" for hierarchy "Lab5_Moore_SM:INST1" File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 131
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(51): signal "strobe_one" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 51
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(54): signal "current_state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 54
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(71): signal "EW_monitor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 71
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(80): signal "EW_monitor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 80
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(87): signal "EW_monitor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 87
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(94): signal "EW_monitor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 94
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(101): signal "EW_monitor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 101
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(116): signal "sw1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 116
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(118): signal "sw0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 118
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(126): signal "NS_monitor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 126
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(133): signal "NS_monitor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 133
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(139): signal "NS_monitor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 139
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(147): signal "NS_monitor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 147
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(154): signal "NS_monitor" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 154
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(169): signal "sw1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 169
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(171): signal "sw0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 171
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(178): signal "sw1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 178
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(180): signal "sw0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 180
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(187): signal "sw0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 187
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(187): signal "sw1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 187
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(189): signal "sw0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 189
Warning (10492): VHDL Process Statement warning at Lab5_Moore_SM.vhd(191): signal "sw1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 191
Warning (10631): VHDL Process Statement warning at Lab5_Moore_SM.vhd(64): inferring latch(es) for signal or variable "state_output", which holds its previous value in one or more paths through the process File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 64
Warning (10631): VHDL Process Statement warning at Lab5_Moore_SM.vhd(262): inferring latch(es) for signal or variable "SM_night", which holds its previous value in one or more paths through the process File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 262
Warning (10631): VHDL Process Statement warning at Lab5_Moore_SM.vhd(262): inferring latch(es) for signal or variable "SM_reduced", which holds its previous value in one or more paths through the process File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 262
Info (10041): Inferred latch for "SM_reduced" at Lab5_Moore_SM.vhd(262) File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 262
Info (10041): Inferred latch for "SM_night" at Lab5_Moore_SM.vhd(262) File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 262
Info (10041): Inferred latch for "state_output[0]" at Lab5_Moore_SM.vhd(64) File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 64
Info (10041): Inferred latch for "state_output[1]" at Lab5_Moore_SM.vhd(64) File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 64
Info (10041): Inferred latch for "state_output[2]" at Lab5_Moore_SM.vhd(64) File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 64
Info (10041): Inferred latch for "state_output[3]" at Lab5_Moore_SM.vhd(64) File: P:/ECE124/Lab 5/Lab5 - Copy/Lab5_Moore_SM.vhd Line: 64
Info (12128): Elaborating entity "inputsynchronizer" for hierarchy "inputsynchronizer:INST2" File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 135
Warning (10492): VHDL Process Statement warning at inputsynchronizer.vhd(29): signal "Dintermediate" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/inputsynchronizer.vhd Line: 29
Warning (10492): VHDL Process Statement warning at inputsynchronizer.vhd(42): signal "Dfinal" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/inputsynchronizer.vhd Line: 42
Info (12128): Elaborating entity "InputLatch" for hierarchy "InputLatch:INST4" File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 138
Warning (10492): VHDL Process Statement warning at InputLatch.vhd(32): signal "DoutR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: P:/ECE124/Lab 5/Lab5 - Copy/InputLatch.vhd Line: 32
Info (12128): Elaborating entity "segment7_mux" for hierarchy "segment7_mux:Seg1" File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 142
Warning (13030): Reduced the following open-drain buffers that are fed by GND
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "segment7_mux:Seg1|DOUT[1]" to the output pin "seg7_data[1]" to GND File: P:/ECE124/Lab 5/Lab5 - Copy/segment7_mux.vhd Line: 57
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "segment7_mux:Seg1|DOUT[5]" to the output pin "seg7_data[5]" to GND File: P:/ECE124/Lab 5/Lab5 - Copy/segment7_mux.vhd Line: 57
Info (13000): Registers with preset signals will power-up high File: P:/ECE124/Lab 5/Lab5 - Copy/cycle_generator.vhd Line: 31
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg7_data[1]" is stuck at GND File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 14
    Warning (13410): Pin "seg7_data[2]" is stuck at GND File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 14
    Warning (13410): Pin "seg7_data[4]" is stuck at GND File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 14
    Warning (13410): Pin "seg7_data[5]" is stuck at GND File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 14
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[2]" File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 12
    Warning (15610): No output dependent on input pin "sw[3]" File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 12
    Warning (15610): No output dependent on input pin "sw[4]" File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 12
    Warning (15610): No output dependent on input pin "sw[5]" File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 12
    Warning (15610): No output dependent on input pin "sw[6]" File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 12
    Warning (15610): No output dependent on input pin "sw[7]" File: P:/ECE124/Lab 5/Lab5 - Copy/LogicalStep_Lab5_top.vhd Line: 12
Info (21057): Implemented 258 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 229 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings
    Info: Peak virtual memory: 854 megabytes
    Info: Processing ended: Tue Jul 18 00:06:53 2017
    Info: Elapsed time: 00:00:43
    Info: Total CPU time (on all processors): 00:01:04


