Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: drivermotor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "drivermotor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "drivermotor"
Output Format                      : NGC
Target Device                      : xc3s400-4-tq144

---- Source Options
Top Module Name                    : drivermotor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/GitHub/FPGA/driver1/maincodev6/pwm.vhd" in Library work.
Architecture behavioral of Entity pwm is up to date.
Compiling vhdl file "F:/GitHub/FPGA/driver1/maincodev6/ipcore_dir/mul.vhd" in Library work.
Architecture mul_a of Entity mul is up to date.
Compiling vhdl file "F:/GitHub/FPGA/driver1/maincodev6/driver.vhd" in Library work.
Entity <drivermotor> compiled.
Entity <drivermotor> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <drivermotor> in library <work> (architecture <behavioral>) with generics.
	n = 11

Analyzing hierarchy for entity <PWM> in library <work> (architecture <behavioral>) with generics.
	n = 11


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <drivermotor> in library <work> (Architecture <behavioral>).
	n = 11
WARNING:Xst:2211 - "F:/GitHub/FPGA/driver1/maincodev6/driver.vhd" line 145: Instantiating black box module <mul>.
INFO:Xst:2679 - Register <DIR> in unit <drivermotor> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <drivermotor> analyzed. Unit <drivermotor> generated.

Analyzing generic Entity <PWM> in library <work> (Architecture <behavioral>).
	n = 11
Entity <PWM> analyzed. Unit <PWM> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PWM>.
    Related source file is "F:/GitHub/FPGA/driver1/maincodev6/pwm.vhd".
    Found 1-bit register for signal <oc_out>.
    Found 11-bit up counter for signal <Cnt_1>.
    Found 11-bit up counter for signal <Cnt_2>.
    Found 11-bit comparator greatequal for signal <oc_out$cmp_ge0000> created at line 29.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <PWM> synthesized.


Synthesizing Unit <drivermotor>.
    Related source file is "F:/GitHub/FPGA/driver1/maincodev6/driver.vhd".
WARNING:Xst:1306 - Output <M_show> is never assigned.
WARNING:Xst:1780 - Signal <SPEED_ABS> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SETPOINT_LAST1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SETPOINT_LAST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SETPOINT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OUTPUT_MUL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <M_RPMTEMP_s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <M_RPMPAST_S> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <M_RPMF1_s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <M_RPMF> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:1780 - Signal <M_Kp_fp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <M_Kd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <M_FILTER2_s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <M_FILTER1_s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <M_D_LAST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <M_D_ABS> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <M_D> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <INPUT_MUL> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:1780 - Signal <ERR_SETPOINT_ABS> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ERR_SETPOINT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ERROR_ABS> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <CLK_TIMER>.
    Found 5-bit register for signal <HALL1_COUNT>.
    Found 5-bit adder for signal <HALL1_COUNT$share0000>.
    Found 1-bit register for signal <hall1_past>.
    Found 5-bit register for signal <HALL2_COUNT>.
    Found 5-bit adder for signal <HALL2_COUNT$share0000>.
    Found 1-bit register for signal <hall2_past>.
    Found 5-bit register for signal <HALL3_COUNT>.
    Found 5-bit adder for signal <HALL3_COUNT$share0000>.
    Found 1-bit register for signal <hall3_past>.
    Found 11-bit register for signal <M_PID>.
    Found 1-bit register for signal <RPM_DIR>.
    Found 17-bit up counter for signal <TIMER_COUNT>.
    Summary:
	inferred   1 Counter(s).
	inferred  31 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <drivermotor> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 11-bit up counter                                     : 1
 17-bit up counter                                     : 1
# Registers                                            : 3
 1-bit register                                        : 2
 11-bit register                                       : 1
# Comparators                                          : 1
 11-bit comparator greatequal                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/mul.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <mul> for timing and area information for instance <MULTIPLIER>.
WARNING:Xst:1426 - The value init of the FF/Latch M_PID_5 hinder the constant cleaning in the block drivermotor.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch M_PID_7 hinder the constant cleaning in the block drivermotor.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch M_PID_8 hinder the constant cleaning in the block drivermotor.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <M_PID_0> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_PID_1> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_PID_2> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_PID_3> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_PID_4> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_PID_6> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_PID_9> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_PID_10> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 11-bit up counter                                     : 1
 17-bit up counter                                     : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Comparators                                          : 1
 11-bit comparator greatequal                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch M_PID_8 hinder the constant cleaning in the block drivermotor.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch M_PID_7 hinder the constant cleaning in the block drivermotor.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch M_PID_5 hinder the constant cleaning in the block drivermotor.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <M_PID_0> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_PID_1> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_PID_2> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_PID_3> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_PID_4> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_PID_6> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_PID_9> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_PID_10> has a constant value of 0 in block <drivermotor>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <M_PID_5> in Unit <drivermotor> is equivalent to the following 2 FFs/Latches, which will be removed : <M_PID_7> <M_PID_8> 

Optimizing unit <drivermotor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block drivermotor, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : drivermotor.ngr
Top Level Output File Name         : drivermotor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 46

Cell Usage :
# BELS                             : 103
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 27
#      LUT2                        : 3
#      LUT3                        : 3
#      LUT4                        : 5
#      LUT4_L                      : 1
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 31
#      FD                          : 11
#      FDE                         : 1
#      FDR                         : 19
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 3
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400tq144-4 

 Number of Slices:                       23  out of   3584     0%  
 Number of Slice Flip Flops:             31  out of   7168     0%  
 Number of 4 input LUTs:                 42  out of   7168     0%  
 Number of IOs:                          46
 Number of bonded IOBs:                  14  out of     97    14%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 31    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.255ns (Maximum Frequency: 137.836MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.962ns
   Maximum combinational path delay: 9.077ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.255ns (frequency: 137.836MHz)
  Total number of paths / destination ports: 533 / 48
-------------------------------------------------------------------------
Delay:               7.255ns (Levels of Logic = 7)
  Source:            TIMER_COUNT_4 (FF)
  Destination:       CLK_TIMER (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: TIMER_COUNT_4 to CLK_TIMER
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  TIMER_COUNT_4 (TIMER_COUNT_4)
     LUT1:I0->O            1   0.551   0.000  TIMER_COUNT_cmp_eq0000_wg_cy<0>_rt (TIMER_COUNT_cmp_eq0000_wg_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  TIMER_COUNT_cmp_eq0000_wg_cy<0> (TIMER_COUNT_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  TIMER_COUNT_cmp_eq0000_wg_cy<1> (TIMER_COUNT_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  TIMER_COUNT_cmp_eq0000_wg_cy<2> (TIMER_COUNT_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  TIMER_COUNT_cmp_eq0000_wg_cy<3> (TIMER_COUNT_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O          18   0.281   1.417  TIMER_COUNT_cmp_eq0000_wg_cy<4> (TIMER_COUNT_cmp_eq0000)
     INV:I->O              1   0.551   0.801  CLK_TIMER_not00011_INV_0 (CLK_TIMER_not0001)
     FDR:R                     1.026          CLK_TIMER
    ----------------------------------------
    Total                      7.255ns (3.821ns logic, 3.434ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              8.962ns (Levels of Logic = 2)
  Source:            PWM_1/oc_out (FF)
  Destination:       M1n (PAD)
  Source Clock:      clk rising

  Data Path: PWM_1/oc_out to M1n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.720   1.246  PWM_1/oc_out (PWM_1/oc_out)
     LUT3:I0->O            1   0.551   0.801  M3n1 (M3n_OBUF)
     OBUF:I->O                 5.644          M3n_OBUF (M3n)
    ----------------------------------------
    Total                      8.962ns (6.915ns logic, 2.047ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 15 / 9
-------------------------------------------------------------------------
Delay:               9.077ns (Levels of Logic = 3)
  Source:            HALL3 (PAD)
  Destination:       M1p (PAD)

  Data Path: HALL3 to M1p
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   1.260  HALL3_IBUF (LED_3_OBUF)
     LUT2:I0->O            1   0.551   0.801  M1p_or00001 (M1p_OBUF)
     OBUF:I->O                 5.644          M1p_OBUF (M1p)
    ----------------------------------------
    Total                      9.077ns (7.016ns logic, 2.061ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.25 secs
 
--> 

Total memory usage is 260696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :    3 (   0 filtered)

