Info (12250): 2020.04.03.22:28:52 Progress: Loading qsys/cy10lp_qsys.qsys
Info (12250): 2020.04.03.22:28:52 Progress: Reading input file
Info (12250): 2020.04.03.22:28:52 Progress: Adding avl_dmem [altera_avalon_mm_bridge 19.1]
Info (12250): 2020.04.03.22:28:53 Progress: Parameterizing module avl_dmem
Info (12250): 2020.04.03.22:28:53 Progress: Adding avl_imem [altera_avalon_mm_bridge 19.1]
Info (12250): 2020.04.03.22:28:53 Progress: Parameterizing module avl_imem
Info (12250): 2020.04.03.22:28:53 Progress: Adding avl_uart [altera_avalon_mm_bridge 19.1]
Info (12250): 2020.04.03.22:28:53 Progress: Parameterizing module avl_uart
Info (12250): 2020.04.03.22:28:53 Progress: Adding bld_id [altera_avalon_pio 19.1]
Info (12250): 2020.04.03.22:28:53 Progress: Parameterizing module bld_id
Info (12250): 2020.04.03.22:28:53 Progress: Adding clk [clock_source 19.1]
Info (12250): 2020.04.03.22:28:54 Progress: Parameterizing module clk
Info (12250): 2020.04.03.22:28:54 Progress: Adding clk_sdram [altera_clock_bridge 19.1]
Info (12250): 2020.04.03.22:28:54 Progress: Parameterizing module clk_sdram
Info (12250): 2020.04.03.22:28:54 Progress: Adding default_slave [altera_error_response_slave 19.1]
Info (12250): 2020.04.03.22:28:54 Progress: Parameterizing module default_slave
Info (12250): 2020.04.03.22:28:54 Progress: Adding onchip_ram [altera_avalon_onchip_memory2 19.1]
Info (12250): 2020.04.03.22:28:54 Progress: Parameterizing module onchip_ram
Info (12250): 2020.04.03.22:28:54 Progress: Adding pio_hex_1_0 [altera_avalon_pio 19.1]
Info (12250): 2020.04.03.22:28:54 Progress: Parameterizing module pio_hex_1_0
Info (12250): 2020.04.03.22:28:54 Progress: Adding pio_hex_3_2 [altera_avalon_pio 19.1]
Info (12250): 2020.04.03.22:28:54 Progress: Parameterizing module pio_hex_3_2
Info (12250): 2020.04.03.22:28:54 Progress: Adding pio_hex_5_4 [altera_avalon_pio 19.1]
Info (12250): 2020.04.03.22:28:54 Progress: Parameterizing module pio_hex_5_4
Info (12250): 2020.04.03.22:28:54 Progress: Adding pio_led [altera_avalon_pio 19.1]
Info (12250): 2020.04.03.22:28:54 Progress: Parameterizing module pio_led
Info (12250): 2020.04.03.22:28:54 Progress: Adding pio_sw [altera_avalon_pio 19.1]
Info (12250): 2020.04.03.22:28:54 Progress: Parameterizing module pio_sw
Info (12250): 2020.04.03.22:28:54 Progress: Adding sdram [altera_avalon_new_sdram_controller 19.1]
Info (12250): 2020.04.03.22:28:54 Progress: Parameterizing module sdram
Info (12250): 2020.04.03.22:28:54 Progress: Building connections
Info (12250): 2020.04.03.22:28:54 Progress: Parameterizing connections
Info (12250): 2020.04.03.22:28:54 Progress: Validating
Info (12250): 2020.04.03.22:28:54 Progress: Done reading input file
Info (12250): Cy10lp_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Cy10lp_qsys: Generating cy10lp_qsys "cy10lp_qsys" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink1
Info (12250): Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info (12250): Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_001.sink3
Info (12250): Avl_dmem: "cy10lp_qsys" instantiated altera_avalon_mm_bridge "avl_dmem"
Info (12250): Bld_id: Starting RTL generation for module 'cy10lp_qsys_bld_id'
Info (12250): Bld_id:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_bld_id --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0003_bld_id_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0003_bld_id_gen//cy10lp_qsys_bld_id_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Bld_id: Done RTL generation for module 'cy10lp_qsys_bld_id'
Info (12250): Bld_id: "cy10lp_qsys" instantiated altera_avalon_pio "bld_id"
Info (12250): Default_slave: "cy10lp_qsys" instantiated altera_error_response_slave "default_slave"
Info (12250): Onchip_ram: Starting RTL generation for module 'cy10lp_qsys_onchip_ram'
Info (12250): Onchip_ram:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=cy10lp_qsys_onchip_ram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0004_onchip_ram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0004_onchip_ram_gen//cy10lp_qsys_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_ram: Done RTL generation for module 'cy10lp_qsys_onchip_ram'
Info (12250): Onchip_ram: "cy10lp_qsys" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info (12250): Pio_hex_1_0: Starting RTL generation for module 'cy10lp_qsys_pio_hex_1_0'
Info (12250): Pio_hex_1_0:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_hex_1_0 --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0005_pio_hex_1_0_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0005_pio_hex_1_0_gen//cy10lp_qsys_pio_hex_1_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_hex_1_0: Done RTL generation for module 'cy10lp_qsys_pio_hex_1_0'
Info (12250): Pio_hex_1_0: "cy10lp_qsys" instantiated altera_avalon_pio "pio_hex_1_0"
Info (12250): Pio_led: Starting RTL generation for module 'cy10lp_qsys_pio_led'
Info (12250): Pio_led:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_led --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0006_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0006_pio_led_gen//cy10lp_qsys_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_led: Done RTL generation for module 'cy10lp_qsys_pio_led'
Info (12250): Pio_led: "cy10lp_qsys" instantiated altera_avalon_pio "pio_led"
Info (12250): Pio_sw: Starting RTL generation for module 'cy10lp_qsys_pio_sw'
Info (12250): Pio_sw:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=cy10lp_qsys_pio_sw --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0007_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0007_pio_sw_gen//cy10lp_qsys_pio_sw_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_sw: Done RTL generation for module 'cy10lp_qsys_pio_sw'
Info (12250): Pio_sw: "cy10lp_qsys" instantiated altera_avalon_pio "pio_sw"
Info (12250): Sdram: Starting RTL generation for module 'cy10lp_qsys_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga_lite/19.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/19.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cy10lp_qsys_sdram --dir=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/19.1/quartus --verilog --config=C:/Users/atsu/AppData/Local/Temp/alt8355_4268567829824410738.dir/0008_sdram_gen//cy10lp_qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'cy10lp_qsys_sdram'
Info (12250): Sdram: "cy10lp_qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "cy10lp_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "cy10lp_qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Avl_imem_m0_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "avl_imem_m0_translator"
Info (12250): Onchip_ram_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_ram_s1_translator"
Info (12250): Avl_imem_m0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "avl_imem_m0_agent"
Info (12250): Default_slave_axi_error_if_agent: "mm_interconnect_0" instantiated altera_merlin_axi_slave_ni "default_slave_axi_error_if_agent"
Info (12250): Onchip_ram_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_ram_s1_agent"
Info (12250): Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Onchip_ram_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "onchip_ram_s1_agent_rsp_fifo"
Info (12250): Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Avl_imem_m0_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "avl_imem_m0_limiter"
Info (12250): Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v
Info (12250): Onchip_ram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_ram_s1_burst_adapter"
Info (12250): Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info (12250): Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Onchip_ram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "onchip_ram_s1_rsp_width_adapter"
Info (12250): Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Avalon_st_adapter_002: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_002"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_002" instantiated error_adapter "error_adapter_0"
Info (12250): Cy10lp_qsys: Done "cy10lp_qsys" with 42 modules, 61 files
Info (12021): Found 1 design units, including 1 entities, in source file cy10lp.sv
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll.v
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_idu.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_hdu.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_lsu.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_mprf.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_tdu.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_ipic.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_dm.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_dmi.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv
Info (12021): Found 6 design units, including 6 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_imem_router.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dmem_router.sv
Info (12021): Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_dp_memory.sv
Info (12021): Found 0 design units, including 0 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_tcm.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_timer.sv
Info (12021): Found 1 design units, including 1 entities, in source file /riscv/syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv
Info (10281): Verilog HDL Declaration information at ahb_avalon_bridge.sv(12): object "write" differs only in case from object "WRITE" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/ahb_avalon_bridge.sv Line: 12
Info (10281): Verilog HDL Declaration information at ahb_avalon_bridge.sv(13): object "read" differs only in case from object "READ" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/ahb_avalon_bridge.sv Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file ip/ahb_avalon_bridge.sv
Info (12021): Found 0 design units, including 0 entities, in source file ip/uart/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/raminfr.v
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_wb.v
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_transmitter.v
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_top.v
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_tfifo.v
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_sync_flops.v
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_rfifo.v
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_regs.v
Info (12021): Found 1 design units, including 1 entities, in source file ip/uart/uart_receiver.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/cy10lp_qsys.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_st_clock_crosser.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_avalon_st_pipeline_stage.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_default_burst_converter.sv
Info (10281): Verilog HDL Declaration information at altera_error_response_slave.sv(46): object "LOG_WRITE_DATA" differs only in case from object "log_write_data" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_error_response_slave_reg_fifo.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_error_response_slave_resp_logic.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_incr_burst_converter.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_13_1.sv
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_new.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_master_agent.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_master_translator.sv
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_reorder_memory.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_slave_translator.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_traffic_limiter.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_reset_controller.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_reset_synchronizer.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_std_synchronizer_nocut.v
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_wrap_burst_converter.sv Line: 279
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/altera_wrap_burst_converter.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_bld_id.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux_001.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux_004.sv
Info (10281): Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv
Info (10281): Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv
Info (10281): Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv
Info (10281): Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv
Info (10281): Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv
Info (10281): Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at cy10lp_qsys_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_003.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_004.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux_001.sv
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_hex_1_0.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_led.v
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_sw.v
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v
Warning (10236): Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for "rf_overrun" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 400
Warning (10236): Verilog HDL Implicit Net warning at uart_regs.v(400): created implicit net for "rf_push_pulse" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 400
Warning (10037): Verilog HDL or VHDL warning at cy10lp_qsys_sdram.v(318): conditional expression evaluates to a constant File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at cy10lp_qsys_sdram.v(328): conditional expression evaluates to a constant File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at cy10lp_qsys_sdram.v(338): conditional expression evaluates to a constant File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at cy10lp_qsys_sdram.v(682): conditional expression evaluates to a constant File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v Line: 682
Info (12128): Elaborating entity "pll" for hierarchy "pll:i_pll" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/cy10lp.sv Line: 128
Info (12128): Elaborating entity "altpll" for hierarchy "pll:i_pll|altpll:altpll_component" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/pll.v Line: 103
Info (12130): Elaborated megafunction instantiation "pll:i_pll|altpll:altpll_component" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/pll.v Line: 103
Info (12133): Instantiated megafunction "pll:i_pll|altpll:altpll_component" with the following parameter: File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/pll.v Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:i_pll|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "scr1_top_ahb" for hierarchy "scr1_top_ahb:i_scr1" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/cy10lp.sv Line: 207
Info (12128): Elaborating entity "scr1_reset_sync_cell" for hierarchy "scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv Line: 170
Info (12128): Elaborating entity "scr1_reset_buf_cell" for hierarchy "scr1_top_ahb:i_scr1|scr1_reset_buf_cell:i_reset_buf_cell" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv Line: 199
Info (12128): Elaborating entity "scr1_core_top" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv Line: 255
Info (12128): Elaborating entity "scr1_scu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv Line: 211
Info (12128): Elaborating entity "scr1_reset_buf_qlfy_cell" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_sys_rstn_buf_qlfy_cell" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv Line: 370
Info (12128): Elaborating entity "scr1_reset_and2_cell" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_reset_and2_cell:i_tapc_rstn_and2_cell" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv Line: 219
Info (12128): Elaborating entity "scr1_pipe_top" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv Line: 382
Info (12128): Elaborating entity "scr1_pipe_ifu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv Line: 319
Info (10264): Verilog HDL Case Statement information at scr1_pipe_ifu.sv(258): all case item expressions in this case statement are onehot File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv Line: 258
Info (10264): Verilog HDL Case Statement information at scr1_pipe_ifu.sv(333): all case item expressions in this case statement are onehot File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv Line: 333
Info (10264): Verilog HDL Case Statement information at scr1_pipe_ifu.sv(500): all case item expressions in this case statement are onehot File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv Line: 500
Info (12128): Elaborating entity "scr1_pipe_idu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv Line: 342
Info (12128): Elaborating entity "scr1_pipe_exu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv Line: 436
Info (12128): Elaborating entity "scr1_pipe_ialu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv Line: 353
Info (10264): Verilog HDL Case Statement information at scr1_pipe_ialu.sv(343): all case item expressions in this case statement are onehot File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv Line: 343
Info (12128): Elaborating entity "scr1_pipe_lsu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_lsu:i_lsu" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv Line: 388
Info (12128): Elaborating entity "scr1_pipe_mprf" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv Line: 453
Info (12128): Elaborating entity "scr1_pipe_csr" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv Line: 520
Info (10264): Verilog HDL Case Statement information at scr1_pipe_csr.sv(792): all case item expressions in this case statement are onehot File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv Line: 792
Info (10264): Verilog HDL Case Statement information at scr1_pipe_csr.sv(838): all case item expressions in this case statement are onehot File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv Line: 838
Info (12128): Elaborating entity "scr1_ipic" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv Line: 540
Info (12128): Elaborating entity "scr1_pipe_tdu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv Line: 604
Info (12128): Elaborating entity "scr1_pipe_hdu" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv Line: 692
Info (12128): Elaborating entity "scr1_tapc" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv Line: 409
Info (10264): Verilog HDL Case Statement information at scr1_tapc.sv(170): all case item expressions in this case statement are onehot File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv Line: 170
Info (12128): Elaborating entity "scr1_tapc_shift_reg" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_bypass_reg" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv Line: 341
Info (12128): Elaborating entity "scr1_tapc_shift_reg" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv Line: 361
Info (12128): Elaborating entity "scr1_tapc_synchronizer" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv Line: 440
Info (12128): Elaborating entity "scr1_dmi" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv Line: 463
Info (12128): Elaborating entity "scr1_dm" for hierarchy "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv Line: 517
Info (12128): Elaborating entity "scr1_timer" for hierarchy "scr1_top_ahb:i_scr1|scr1_timer:i_timer" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv Line: 306
Info (12128): Elaborating entity "scr1_dmem_router" for hierarchy "scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv Line: 420
Info (10264): Verilog HDL Case Statement information at scr1_dmem_router.sv(110): all case item expressions in this case statement are onehot File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_dmem_router.sv Line: 110
Info (12128): Elaborating entity "scr1_imem_ahb" for hierarchy "scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv Line: 445
Info (12128): Elaborating entity "scr1_dmem_ahb" for hierarchy "scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv Line: 475
Info (12128): Elaborating entity "uart_top" for hierarchy "uart_top:i_uart" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/cy10lp.sv Line: 264
Info (10648): Verilog HDL Display System Task info at uart_top.v(327): (...|uart_top) UART INFO: Data bus width is 8. No Debug interface.\n File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_top.v Line: 327
Info (10648): Verilog HDL Display System Task info at uart_top.v(334): (...|uart_top) UART INFO: Doesn't have baudrate output\n File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_top.v Line: 334
Info (12128): Elaborating entity "uart_wb" for hierarchy "uart_top:i_uart|uart_wb:wb_interface" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_top.v Line: 245
Warning (10036): Verilog HDL or VHDL warning at uart_wb.v(189): object "wb_sel_is" assigned a value but never read File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_wb.v Line: 189
Info (12128): Elaborating entity "uart_regs" for hierarchy "uart_top:i_uart|uart_regs:regs" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_top.v Line: 302
Warning (10230): Verilog HDL assignment warning at uart_regs.v(611): truncated value with size 32 to match size of target (1) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 611
Warning (10230): Verilog HDL assignment warning at uart_regs.v(623): truncated value with size 32 to match size of target (1) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 623
Warning (10230): Verilog HDL assignment warning at uart_regs.v(634): truncated value with size 32 to match size of target (1) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 634
Warning (10230): Verilog HDL assignment warning at uart_regs.v(645): truncated value with size 32 to match size of target (1) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 645
Warning (10230): Verilog HDL assignment warning at uart_regs.v(656): truncated value with size 32 to match size of target (1) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 656
Warning (10230): Verilog HDL assignment warning at uart_regs.v(667): truncated value with size 32 to match size of target (1) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 667
Warning (10230): Verilog HDL assignment warning at uart_regs.v(678): truncated value with size 32 to match size of target (1) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 678
Warning (10230): Verilog HDL assignment warning at uart_regs.v(689): truncated value with size 32 to match size of target (1) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 689
Warning (10230): Verilog HDL assignment warning at uart_regs.v(698): truncated value with size 32 to match size of target (16) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 698
Warning (10230): Verilog HDL assignment warning at uart_regs.v(700): truncated value with size 32 to match size of target (16) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 700
Warning (10230): Verilog HDL assignment warning at uart_regs.v(738): truncated value with size 32 to match size of target (8) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 738
Warning (10230): Verilog HDL assignment warning at uart_regs.v(807): truncated value with size 32 to match size of target (1) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 807
Warning (10230): Verilog HDL assignment warning at uart_regs.v(814): truncated value with size 32 to match size of target (1) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 814
Warning (10230): Verilog HDL assignment warning at uart_regs.v(821): truncated value with size 32 to match size of target (1) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 821
Warning (10230): Verilog HDL assignment warning at uart_regs.v(828): truncated value with size 32 to match size of target (1) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 828
Warning (10230): Verilog HDL assignment warning at uart_regs.v(835): truncated value with size 32 to match size of target (1) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 835
Warning (10230): Verilog HDL assignment warning at uart_regs.v(846): truncated value with size 32 to match size of target (1) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 846
Info (12128): Elaborating entity "uart_transmitter" for hierarchy "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 379
Info (12128): Elaborating entity "uart_tfifo" for hierarchy "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_transmitter.v Line: 199
Info (12128): Elaborating entity "raminfr" for hierarchy "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_tfifo.v Line: 192
Info (12128): Elaborating entity "uart_sync_flops" for hierarchy "uart_top:i_uart|uart_regs:regs|uart_sync_flops:i_uart_sync_flops" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 390
Info (12128): Elaborating entity "uart_receiver" for hierarchy "uart_top:i_uart|uart_regs:regs|uart_receiver:receiver" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v Line: 400
Warning (10036): Verilog HDL or VHDL warning at uart_receiver.v(225): object "rbit_in" assigned a value but never read File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_receiver.v Line: 225
Warning (10036): Verilog HDL or VHDL warning at uart_receiver.v(258): object "rcounter16_eq_1" assigned a value but never read File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_receiver.v Line: 258
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(463): truncated value with size 32 to match size of target (8) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_receiver.v Line: 463
Warning (10230): Verilog HDL assignment warning at uart_receiver.v(479): truncated value with size 32 to match size of target (10) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_receiver.v Line: 479
Info (12128): Elaborating entity "uart_rfifo" for hierarchy "uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_receiver.v Line: 254
Info (12128): Elaborating entity "ahb_avalon_bridge" for hierarchy "ahb_avalon_bridge:i_ahb_imem" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/cy10lp.sv Line: 294
Info (12128): Elaborating entity "cy10lp_qsys" for hierarchy "cy10lp_qsys:i_cy10lp_qsys" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/cy10lp.sv Line: 384
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_dmem" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v Line: 202
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_uart" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v Line: 270
Info (12128): Elaborating entity "cy10lp_qsys_bld_id" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v Line: 278
Info (12128): Elaborating entity "altera_error_response_slave" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v Line: 326
Warning (10036): Verilog HDL or VHDL warning at altera_error_response_slave.sv(267): object "av_write_in" assigned a value but never read File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv Line: 267
Warning (10036): Verilog HDL or VHDL warning at altera_error_response_slave.sv(268): object "av_read_in" assigned a value but never read File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv Line: 268
Warning (10036): Verilog HDL or VHDL warning at altera_error_response_slave.sv(269): object "av_address_in" assigned a value but never read File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv Line: 269
Warning (10036): Verilog HDL or VHDL warning at altera_error_response_slave.sv(270): object "av_writedata_in" assigned a value but never read File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv Line: 270
Info (12128): Elaborating entity "altera_error_response_slave_resp_logic" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv Line: 310
Info (12128): Elaborating entity "altera_error_response_slave_resp_logic" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv Line: 350
Info (12128): Elaborating entity "cy10lp_qsys_onchip_ram" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v Line: 340
Info (12128): Elaborating entity "altsyncram" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v Line: 69
Info (12130): Elaborated megafunction instantiation "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v Line: 69
Info (12133): Instantiated megafunction "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4gf1.tdf
Info (12128): Elaborating entity "altsyncram_4gf1" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_4gf1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "cy10lp_qsys_pio_hex_1_0" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v Line: 351
Info (12128): Elaborating entity "cy10lp_qsys_pio_led" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_led:pio_led" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v Line: 384
Info (12128): Elaborating entity "cy10lp_qsys_pio_sw" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v Line: 392
Info (12128): Elaborating entity "cy10lp_qsys_sdram" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v Line: 415
Info (12128): Elaborating entity "cy10lp_qsys_sdram_input_efifo_module" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v Line: 298
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v Line: 530
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_imem_m0_translator" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 947
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 1071
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 1135
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avl_uart_s0_translator" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 1199
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 1263
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 1664
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 1745
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 1864
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 5 to match size of target (4) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv Line: 314
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 5 to match size of target (4) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv Line: 327
Warning (10230): Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 5 to match size of target (4) File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv Line: 580
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 1948
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 1989
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 2073
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 2114
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 2155
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 2239
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 2280
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_router" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router:router" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3046
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_router_default_decode" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router:router|cy10lp_qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv Line: 187
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_router_001" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_001:router_001" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3062
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_001:router_001|cy10lp_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv Line: 196
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_router_002" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_002:router_002" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3078
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_router_002_default_decode" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_002:router_002|cy10lp_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_router_004" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_004:router_004" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3110
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_router_004_default_decode" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_004:router_004|cy10lp_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv Line: 173
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_router_005" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_005:router_005" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3126
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_router_005_default_decode" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_005:router_005|cy10lp_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_router_006" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_006" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3142
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_router_006_default_decode" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_006|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3288
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3388
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3438
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_cmd_demux" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3473
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_cmd_demux_001" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3550
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_cmd_mux" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3573
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_cmd_mux_004" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3659
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_rsp_demux" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3784
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_rsp_demux_003" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3853
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_rsp_demux_004" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 3870
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_rsp_mux" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 4007
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux.sv Line: 342
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_rsp_mux_001" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 4084
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux_001.sv Line: 454
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 4150
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 4216
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 4282
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 4348
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 4382
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 4513
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 4542
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v Line: 4571
Info (12128): Elaborating entity "cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v Line: 593
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_controller.v Line: 220
Warning (276020): Inferred RAM node "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (12130): Elaborated megafunction instantiation "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0" with the following parameter:
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n9c1.tdf
Info (12130): Elaborated megafunction instantiation "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|lpm_mult:Mult0" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv Line: 328
Info (12133): Instantiated megafunction "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|lpm_mult:Mult0" with the following parameter: File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv Line: 328
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_16t.tdf
Warning (13024): Output pins are stuck at VCC or GND
