{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 12:21:57 2015 " "Info: Processing started: Thu Apr 09 12:21:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SequenceNumberCounter -c SequenceNumberCounter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SequenceNumberCounter -c SequenceNumberCounter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk25Mhz " "Info: Assuming node \"Clk25Mhz\" is an undefined clock" {  } { { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk25Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk25Mhz register register SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[8\] 380.08 MHz Internal " "Info: Clock \"Clk25Mhz\" Internal fmax is restricted to 380.08 MHz between source register \"SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]\" and destination register \"SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[8\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.112 ns + Longest register register " "Info: + Longest register to register delay is 2.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] 1 REG LCFF_X1_Y7_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.517 ns) 0.904 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X1_Y7_N6 2 " "Info: 2: + IC(0.387 ns) + CELL(0.517 ns) = 0.904 ns; Loc. = LCCOMB_X1_Y7_N6; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.984 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X1_Y7_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.984 ns; Loc. = LCCOMB_X1_Y7_N8; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.064 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X1_Y7_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.064 ns; Loc. = LCCOMB_X1_Y7_N10; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.144 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X1_Y7_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.144 ns; Loc. = LCCOMB_X1_Y7_N12; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.318 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X1_Y7_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 1.318 ns; Loc. = LCCOMB_X1_Y7_N14; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.398 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X1_Y7_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.398 ns; Loc. = LCCOMB_X1_Y7_N16; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.478 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X1_Y7_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.478 ns; Loc. = LCCOMB_X1_Y7_N18; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.558 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X1_Y7_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.558 ns; Loc. = LCCOMB_X1_Y7_N20; Fanout = 1; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.016 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita8 10 COMB LCCOMB_X1_Y7_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 2.016 ns; Loc. = LCCOMB_X1_Y7_N22; Fanout = 1; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.112 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[8\] 11 REG LCFF_X1_Y7_N23 2 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 2.112 ns; Loc. = LCFF_X1_Y7_N23; Fanout = 2; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8 SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.725 ns ( 81.68 % ) " "Info: Total cell delay = 1.725 ns ( 81.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.387 ns ( 18.32 % ) " "Info: Total interconnect delay = 0.387 ns ( 18.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8 SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.112 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8 {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] {} } { 0.000ns 0.387ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk25Mhz destination 2.806 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk25Mhz\" to destination register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns Clk25Mhz 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk25Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk25Mhz } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns Clk25Mhz~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'Clk25Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk25Mhz Clk25Mhz~clkctrl } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.806 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[8\] 3 REG LCFF_X1_Y7_N23 2 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.806 ns; Loc. = LCFF_X1_Y7_N23; Fanout = 2; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.95 % ) " "Info: Total cell delay = 1.598 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.208 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk25Mhz source 2.806 ns - Longest register " "Info: - Longest clock path from clock \"Clk25Mhz\" to source register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns Clk25Mhz 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk25Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk25Mhz } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns Clk25Mhz~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'Clk25Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk25Mhz Clk25Mhz~clkctrl } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.806 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] 3 REG LCFF_X1_Y7_N7 3 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.806 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.95 % ) " "Info: Total cell delay = 1.598 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.208 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8 SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.112 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8 {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] {} } { 0.000ns 0.387ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] {} } {  } {  } "" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] FrameValid Clk25Mhz 4.326 ns register " "Info: tsu for register \"SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]\" (data pin = \"FrameValid\", clock pin = \"Clk25Mhz\") is 4.326 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.170 ns + Longest pin register " "Info: + Longest pin to register delay is 7.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns FrameValid 1 PIN PIN_T3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'FrameValid'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FrameValid } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.569 ns) + CELL(0.758 ns) 7.170 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] 2 REG LCFF_X1_Y7_N7 3 " "Info: 2: + IC(5.569 ns) + CELL(0.758 ns) = 7.170 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { FrameValid SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 22.33 % ) " "Info: Total cell delay = 1.601 ns ( 22.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.569 ns ( 77.67 % ) " "Info: Total interconnect delay = 5.569 ns ( 77.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.170 ns" { FrameValid SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.170 ns" { FrameValid {} FrameValid~combout {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 5.569ns } { 0.000ns 0.843ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk25Mhz destination 2.806 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk25Mhz\" to destination register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns Clk25Mhz 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk25Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk25Mhz } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns Clk25Mhz~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'Clk25Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk25Mhz Clk25Mhz~clkctrl } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.806 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] 3 REG LCFF_X1_Y7_N7 3 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.806 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.95 % ) " "Info: Total cell delay = 1.598 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.208 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.170 ns" { FrameValid SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.170 ns" { FrameValid {} FrameValid~combout {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 5.569ns } { 0.000ns 0.843ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk25Mhz SequenceNumberPortID\[5\] SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[3\] 8.339 ns register " "Info: tco from clock \"Clk25Mhz\" to destination pin \"SequenceNumberPortID\[5\]\" through register \"SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[3\]\" is 8.339 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk25Mhz source 2.806 ns + Longest register " "Info: + Longest clock path from clock \"Clk25Mhz\" to source register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns Clk25Mhz 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk25Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk25Mhz } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns Clk25Mhz~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'Clk25Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk25Mhz Clk25Mhz~clkctrl } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.806 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[3\] 3 REG LCFF_X1_Y7_N13 3 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.806 ns; Loc. = LCFF_X1_Y7_N13; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.95 % ) " "Info: Total cell delay = 1.598 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.208 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.256 ns + Longest register pin " "Info: + Longest register to pin delay is 5.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[3\] 1 REG LCFF_X1_Y7_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N13; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.436 ns) + CELL(2.820 ns) 5.256 ns SequenceNumberPortID\[5\] 2 PIN PIN_M15 0 " "Info: 2: + IC(2.436 ns) + CELL(2.820 ns) = 5.256 ns; Loc. = PIN_M15; Fanout = 0; PIN Node = 'SequenceNumberPortID\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.256 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] SequenceNumberPortID[5] } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 53.65 % ) " "Info: Total cell delay = 2.820 ns ( 53.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.436 ns ( 46.35 % ) " "Info: Total interconnect delay = 2.436 ns ( 46.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.256 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] SequenceNumberPortID[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.256 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] {} SequenceNumberPortID[5] {} } { 0.000ns 2.436ns } { 0.000ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.256 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] SequenceNumberPortID[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.256 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] {} SequenceNumberPortID[5] {} } { 0.000ns 2.436ns } { 0.000ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "PortID\[1\] SequenceNumberPortID\[1\] 5.222 ns Longest " "Info: Longest tpd from source pin \"PortID\[1\]\" to destination pin \"SequenceNumberPortID\[1\]\" is 5.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.986 ns) 0.986 ns PortID\[1\] 1 PIN PIN_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_N10; Fanout = 1; PIN Node = 'PortID\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PortID[1] } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(2.976 ns) 5.222 ns SequenceNumberPortID\[1\] 2 PIN PIN_R8 0 " "Info: 2: + IC(1.260 ns) + CELL(2.976 ns) = 5.222 ns; Loc. = PIN_R8; Fanout = 0; PIN Node = 'SequenceNumberPortID\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.236 ns" { PortID[1] SequenceNumberPortID[1] } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.962 ns ( 75.87 % ) " "Info: Total cell delay = 3.962 ns ( 75.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.260 ns ( 24.13 % ) " "Info: Total interconnect delay = 1.260 ns ( 24.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.222 ns" { PortID[1] SequenceNumberPortID[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.222 ns" { PortID[1] {} PortID[1]~combout {} SequenceNumberPortID[1] {} } { 0.000ns 0.000ns 1.260ns } { 0.000ns 0.986ns 2.976ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] FrameValid Clk25Mhz -4.078 ns register " "Info: th for register \"SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]\" (data pin = \"FrameValid\", clock pin = \"Clk25Mhz\") is -4.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk25Mhz destination 2.806 ns + Longest register " "Info: + Longest clock path from clock \"Clk25Mhz\" to destination register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns Clk25Mhz 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk25Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk25Mhz } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns Clk25Mhz~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'Clk25Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk25Mhz Clk25Mhz~clkctrl } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.806 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] 3 REG LCFF_X1_Y7_N7 3 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.806 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.95 % ) " "Info: Total cell delay = 1.598 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.208 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.170 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns FrameValid 1 PIN PIN_T3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'FrameValid'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FrameValid } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.569 ns) + CELL(0.758 ns) 7.170 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] 2 REG LCFF_X1_Y7_N7 3 " "Info: 2: + IC(5.569 ns) + CELL(0.758 ns) = 7.170 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { FrameValid SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 22.33 % ) " "Info: Total cell delay = 1.601 ns ( 22.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.569 ns ( 77.67 % ) " "Info: Total interconnect delay = 5.569 ns ( 77.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.170 ns" { FrameValid SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.170 ns" { FrameValid {} FrameValid~combout {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 5.569ns } { 0.000ns 0.843ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.170 ns" { FrameValid SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.170 ns" { FrameValid {} FrameValid~combout {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 5.569ns } { 0.000ns 0.843ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 09 12:21:57 2015 " "Info: Processing ended: Thu Apr 09 12:21:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
