<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 2023.1.0.6</p>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2023.1 (Version 2023.1.0.6)</p>
        <p>Date: Thu May 25 13:30:58 2023
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>BaseDesign</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFire</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPF300TS</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCG1152</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>-40 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>0.97 - 1.03 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>slow_lv_lt,fast_hv_lt,slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td>20.000</td>
                <td>50.000</td>
                <td>-7.741</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>TCK</td>
                <td>166.670</td>
                <td>6.000</td>
                <td>68.663</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td/>
            </tr>
        </table>
        <h2>Clock Domain SYS_CLK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:CLK</td>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[1]:EN</td>
                <td>20.914</td>
                <td>-1.184</td>
                <td>23.774</td>
                <td>22.590</td>
                <td>0.128</td>
                <td>21.176</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:CLK</td>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[6]:EN</td>
                <td>20.687</td>
                <td>-0.950</td>
                <td>23.547</td>
                <td>22.597</td>
                <td>0.128</td>
                <td>20.942</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:CLK</td>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[8]:EN</td>
                <td>20.665</td>
                <td>-0.921</td>
                <td>23.525</td>
                <td>22.604</td>
                <td>0.128</td>
                <td>20.913</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:CLK</td>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[11]:EN</td>
                <td>20.620</td>
                <td>-0.882</td>
                <td>23.480</td>
                <td>22.598</td>
                <td>0.136</td>
                <td>20.874</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:CLK</td>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[15]:EN</td>
                <td>20.567</td>
                <td>-0.852</td>
                <td>23.427</td>
                <td>22.575</td>
                <td>0.128</td>
                <td>20.844</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[1]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>22.590</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>23.774</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>-1.184</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_CLK_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>SYS_CLK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_CLK_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.609</td>
                <td>0.609</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:A</td>
                <td>net</td>
                <td>SYS_CLK_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.407</td>
                <td>1.016</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.140</td>
                <td>1.156</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_GB0:A</td>
                <td>net</td>
                <td>SYS_CLK_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.465</td>
                <td>1.621</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.167</td>
                <td>1.788</td>
                <td>14</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1_RGB6:A</td>
                <td>net</td>
                <td>I_1/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.410</td>
                <td>2.198</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1_RGB6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.059</td>
                <td>2.257</td>
                <td>133</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:CLK</td>
                <td>net</td>
                <td>I_1/U0_RGB1_RGB6_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.603</td>
                <td>2.860</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.201</td>
                <td>3.061</td>
                <td>81</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI9B1H[10]:B</td>
                <td>net</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/value_1_Z</td>
                <td/>
                <td>+</td>
                <td>2.342</td>
                <td>5.403</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AHB_QUEUE/ram_source.SystemBus_TLBuffer.MIV_RV32IMA_L1_AHB_QUEUE.ram_source_ram0__RNI9B1H[10]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.078</td>
                <td>5.481</td>
                <td>12</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m2_e:C</td>
                <td>net</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/tile_auto_anon_out_a_bits_opcode[2]</td>
                <td/>
                <td>+</td>
                <td>0.259</td>
                <td>5.740</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m2_e:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.135</td>
                <td>5.875</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m5_0_a2_0_0:C</td>
                <td>net</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/_T_222</td>
                <td/>
                <td>+</td>
                <td>1.141</td>
                <td>7.016</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m5_0_a2_0_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.073</td>
                <td>7.089</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m6:D</td>
                <td>net</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m5_0_a2_0_0_Z</td>
                <td/>
                <td>+</td>
                <td>0.134</td>
                <td>7.223</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.071</td>
                <td>7.294</td>
                <td>86</td>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m1_0_1_0:D</td>
                <td>net</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/_T_518_1_3</td>
                <td/>
                <td>+</td>
                <td>1.452</td>
                <td>8.746</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m1_0_1_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.071</td>
                <td>8.817</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m1_0:C</td>
                <td>net</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_N_2_i_0_li_1</td>
                <td/>
                <td>+</td>
                <td>0.652</td>
                <td>9.469</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/sbus/SystemBus/auto_m1_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>9.522</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/converter/auto_in_a_ready_u_RNITHUMJ:D</td>
                <td>net</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/auto_N_2_i_0_li</td>
                <td/>
                <td>+</td>
                <td>1.181</td>
                <td>10.703</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/converter/auto_in_a_ready_u_RNITHUMJ:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.078</td>
                <td>10.781</td>
                <td>10</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/converter/auto_out_haddr_0[29]:B</td>
                <td>net</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/converter/_T_244</td>
                <td/>
                <td>+</td>
                <td>1.309</td>
                <td>12.090</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/converter/auto_out_haddr_0[29]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.078</td>
                <td>12.168</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/PREGATEDHADDR[29]:C</td>
                <td>net</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0_AHB_MST_MEM_HADDR[29]</td>
                <td/>
                <td>+</td>
                <td>1.408</td>
                <td>13.576</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/PREGATEDHADDR[29]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.078</td>
                <td>13.654</td>
                <td>17</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_N_3_mux_i_a0_1:D</td>
                <td>net</td>
                <td>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/PREGATEDHADDR_Z[29]</td>
                <td/>
                <td>+</td>
                <td>0.139</td>
                <td>13.793</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_N_3_mux_i_a0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.073</td>
                <td>13.866</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_N_3_mux_i_a0:A</td>
                <td>net</td>
                <td>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_N_3_mux_i_a0_1_Z</td>
                <td/>
                <td>+</td>
                <td>0.128</td>
                <td>13.994</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/SADDRSEL_N_3_mux_i_a0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.071</td>
                <td>14.065</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNI9HHD1[13]:D</td>
                <td>net</td>
                <td>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/N_69_i</td>
                <td/>
                <td>+</td>
                <td>0.579</td>
                <td>14.644</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/slave_arbiter/arbRegSMCurrentState_RNI9HHD1[13]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.052</td>
                <td>14.696</td>
                <td>29</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HTRANS_i_i_a2_cZ[0]:C</td>
                <td>net</td>
                <td>CoreAHBL_C0_0_AHBmslave8_HSELx</td>
                <td/>
                <td>+</td>
                <td>0.951</td>
                <td>15.647</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/HTRANS_i_i_a2_cZ[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.052</td>
                <td>15.699</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/newreadtrans_RNILCG21:C</td>
                <td>net</td>
                <td>CoreAHBL_C0_0_AHBmslave8_HTRANS[0]</td>
                <td/>
                <td>+</td>
                <td>0.875</td>
                <td>16.574</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/newreadtrans_RNILCG21:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.050</td>
                <td>16.624</td>
                <td>28</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.un1_validahbcmd:A</td>
                <td>net</td>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/validahbcmd</td>
                <td/>
                <td>+</td>
                <td>4.287</td>
                <td>20.911</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.un1_validahbcmd:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.053</td>
                <td>20.964</td>
                <td>17</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[1]:EN</td>
                <td>net</td>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/un1_validahbcmd</td>
                <td/>
                <td>+</td>
                <td>2.810</td>
                <td>23.774</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>23.774</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>20.000</td>
                <td>20.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_CLK_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>SYS_CLK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_CLK_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.528</td>
                <td>20.528</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:A</td>
                <td>net</td>
                <td>SYS_CLK_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.370</td>
                <td>20.898</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.121</td>
                <td>21.019</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_GB0:A</td>
                <td>net</td>
                <td>SYS_CLK_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.424</td>
                <td>21.443</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.152</td>
                <td>21.595</td>
                <td>14</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1_RGB12:A</td>
                <td>net</td>
                <td>I_1/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.375</td>
                <td>21.970</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1_RGB12:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>22.022</td>
                <td>954</td>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[1]:CLK</td>
                <td>net</td>
                <td>I_1/U0_RGB1_RGB12_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.504</td>
                <td>22.526</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.200</td>
                <td>22.726</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.008</td>
                <td>22.718</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[1]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.128</td>
                <td>22.590</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>22.590</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>SW_7</td>
                <td>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:D</td>
                <td>2.598</td>
                <td>-0.192</td>
                <td>22.598</td>
                <td>22.406</td>
                <td>0.000</td>
                <td>0.184</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>RX</td>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/samples[2]:D</td>
                <td>2.558</td>
                <td>-0.189</td>
                <td>22.558</td>
                <td>22.369</td>
                <td>0.000</td>
                <td>0.181</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>SW_8</td>
                <td>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_1_.gpin1:D</td>
                <td>2.534</td>
                <td>-0.149</td>
                <td>22.534</td>
                <td>22.385</td>
                <td>0.000</td>
                <td>0.141</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: SW_7</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>22.406</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>22.598</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>-0.192</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SW_7</td>
                <td>Input Delay Constraint</td>
                <td/>
                <td/>
                <td>+</td>
                <td>20.000</td>
                <td>20.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SW_7_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>SW_7</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SW_7_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.695</td>
                <td>20.695</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>SW_7_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>SW_7_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.695</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>SW_7_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>1.425</td>
                <td>22.120</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:D</td>
                <td>net</td>
                <td>SW_7_c</td>
                <td/>
                <td>+</td>
                <td>0.478</td>
                <td>22.598</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>22.598</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>20.000</td>
                <td>20.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_CLK_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>SYS_CLK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_CLK_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.449</td>
                <td>20.449</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:A</td>
                <td>net</td>
                <td>SYS_CLK_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.369</td>
                <td>20.818</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.118</td>
                <td>20.936</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_GB0:A</td>
                <td>net</td>
                <td>SYS_CLK_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.395</td>
                <td>21.331</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.159</td>
                <td>21.490</td>
                <td>14</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1_RGB18:A</td>
                <td>net</td>
                <td>I_1/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.351</td>
                <td>21.841</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1_RGB18:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.053</td>
                <td>21.894</td>
                <td>1106</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:CLK</td>
                <td>net</td>
                <td>I_1/U0_RGB1_RGB18_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.520</td>
                <td>22.414</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.008</td>
                <td>22.406</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/xhdl1.GEN_BITS_0_.gpin1:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>22.406</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>22.406</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</td>
                <td>LED_5</td>
                <td>4.878</td>
                <td>-7.741</td>
                <td>7.733</td>
                <td>-0.008</td>
                <td>7.733</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2]:CLK</td>
                <td>LED_6</td>
                <td>4.798</td>
                <td>-7.673</td>
                <td>7.665</td>
                <td>-0.008</td>
                <td>7.665</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3]:CLK</td>
                <td>LED_7</td>
                <td>4.693</td>
                <td>-7.568</td>
                <td>7.560</td>
                <td>-0.008</td>
                <td>7.560</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0]:CLK</td>
                <td>LED_4</td>
                <td>4.425</td>
                <td>-7.282</td>
                <td>7.274</td>
                <td>-0.008</td>
                <td>7.274</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/tx:CLK</td>
                <td>TX</td>
                <td>4.365</td>
                <td>-7.203</td>
                <td>7.195</td>
                <td>-0.008</td>
                <td>7.195</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: LED_5</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>-0.008</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.733</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>-7.741</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_CLK_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>SYS_CLK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_CLK_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.609</td>
                <td>0.609</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:A</td>
                <td>net</td>
                <td>SYS_CLK_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.407</td>
                <td>1.016</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.140</td>
                <td>1.156</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_GB0:A</td>
                <td>net</td>
                <td>SYS_CLK_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.465</td>
                <td>1.621</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.167</td>
                <td>1.788</td>
                <td>14</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1_RGB18:A</td>
                <td>net</td>
                <td>I_1/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.415</td>
                <td>2.203</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1_RGB18:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.059</td>
                <td>2.262</td>
                <td>1106</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:CLK</td>
                <td>net</td>
                <td>I_1/U0_RGB1_RGB18_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.593</td>
                <td>2.855</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.194</td>
                <td>3.049</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_5_obuf/U_IOTRI:D</td>
                <td>net</td>
                <td>LED_5_c</td>
                <td/>
                <td>+</td>
                <td>1.700</td>
                <td>4.749</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_5_obuf/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>0.918</td>
                <td>5.667</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_5_obuf/U_IOPAD:D</td>
                <td>net</td>
                <td>LED_5_obuf/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.667</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_5_obuf/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.066</td>
                <td>7.733</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>LED_5</td>
                <td>net</td>
                <td>LED_5</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>7.733</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.733</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>20.000</td>
                <td>20.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.008</td>
                <td>19.992</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>LED_5</td>
                <td>Output Delay Constraint</td>
                <td/>
                <td/>
                <td>-</td>
                <td>20.000</td>
                <td>-0.008</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>-0.008</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET TCK to SYS_CLK</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</td>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[2]:ALn</td>
                <td>9.067</td>
                <td>10.587</td>
                <td>11.941</td>
                <td>22.528</td>
                <td>0.209</td>
                <td>9.405</td>
                <td>0.129</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</td>
                <td>CoreTimer_C0_0/CoreTimer_C0_0/CtrlReg[2]:ALn</td>
                <td>8.990</td>
                <td>10.668</td>
                <td>11.864</td>
                <td>22.532</td>
                <td>0.196</td>
                <td>9.324</td>
                <td>0.138</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</td>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.haddr_incr[2]:ALn</td>
                <td>8.896</td>
                <td>10.774</td>
                <td>11.770</td>
                <td>22.544</td>
                <td>0.196</td>
                <td>9.218</td>
                <td>0.126</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</td>
                <td>COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/HRDATA[2]:ALn</td>
                <td>8.780</td>
                <td>10.854</td>
                <td>11.654</td>
                <td>22.508</td>
                <td>0.209</td>
                <td>9.138</td>
                <td>0.149</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</td>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.last_nibble[3]:ALn</td>
                <td>8.676</td>
                <td>10.945</td>
                <td>11.550</td>
                <td>22.495</td>
                <td>0.209</td>
                <td>9.047</td>
                <td>0.162</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[2]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>22.528</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>11.941</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.587</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_CLK_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>SYS_CLK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_CLK_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.609</td>
                <td>0.609</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:A</td>
                <td>net</td>
                <td>SYS_CLK_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.407</td>
                <td>1.016</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.140</td>
                <td>1.156</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_GB0:A</td>
                <td>net</td>
                <td>SYS_CLK_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.465</td>
                <td>1.621</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.167</td>
                <td>1.788</td>
                <td>14</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1_RGB8:A</td>
                <td>net</td>
                <td>I_1/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.415</td>
                <td>2.203</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1_RGB8:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.059</td>
                <td>2.262</td>
                <td>136</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:CLK</td>
                <td>net</td>
                <td>I_1/U0_RGB1_RGB8_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.612</td>
                <td>2.874</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_15:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.209</td>
                <td>3.083</td>
                <td>610</td>
                <td>r</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[2]:ALn</td>
                <td>net</td>
                <td>CORERESET_PF_C0_0_CoreRESET_PF_C0_0_dff</td>
                <td/>
                <td>+</td>
                <td>8.858</td>
                <td>11.941</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>11.941</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>20.000</td>
                <td>20.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_CLK_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>SYS_CLK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>20.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_CLK_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.528</td>
                <td>20.528</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:A</td>
                <td>net</td>
                <td>SYS_CLK_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.370</td>
                <td>20.898</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.121</td>
                <td>21.019</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_GB0:A</td>
                <td>net</td>
                <td>SYS_CLK_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.424</td>
                <td>21.443</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.152</td>
                <td>21.595</td>
                <td>14</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1_RGB12:A</td>
                <td>net</td>
                <td>I_1/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.375</td>
                <td>21.970</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1_RGB12:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>22.022</td>
                <td>954</td>
                <td>f</td>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[2]:CLK</td>
                <td>net</td>
                <td>I_1/U0_RGB1_RGB12_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.523</td>
                <td>22.545</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.200</td>
                <td>22.745</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.008</td>
                <td>22.737</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/genblk1.raddr_c[2]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.209</td>
                <td>22.528</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>22.528</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>USER_RST</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_7:ALn</td>
                <td>6.198</td>
                <td/>
                <td>6.198</td>
                <td/>
                <td>0.209</td>
                <td>3.846</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>USER_RST</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_6:ALn</td>
                <td>5.991</td>
                <td/>
                <td>5.991</td>
                <td/>
                <td>0.209</td>
                <td>3.674</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>USER_RST</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_10:ALn</td>
                <td>5.497</td>
                <td/>
                <td>5.497</td>
                <td/>
                <td>0.196</td>
                <td>3.201</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>USER_RST</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_8:ALn</td>
                <td>5.456</td>
                <td/>
                <td>5.456</td>
                <td/>
                <td>0.196</td>
                <td>3.161</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>USER_RST</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_3:ALn</td>
                <td>5.415</td>
                <td/>
                <td>5.415</td>
                <td/>
                <td>0.196</td>
                <td>3.066</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: USER_RST</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_7:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>6.198</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>USER_RST</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>USER_RST_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>USER_RST</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>USER_RST_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.609</td>
                <td>0.609</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>USER_RST_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>USER_RST_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.609</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>USER_RST_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.336</td>
                <td>0.945</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/un1_D:B</td>
                <td>net</td>
                <td>USER_RST_c</td>
                <td/>
                <td>+</td>
                <td>2.149</td>
                <td>3.094</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/un1_D:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.090</td>
                <td>3.184</td>
                <td>16</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_7:ALn</td>
                <td>net</td>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/un1_INTERNAL_RST_i</td>
                <td/>
                <td>+</td>
                <td>3.014</td>
                <td>6.198</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.198</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>SYS_CLK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_CLK_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>SYS_CLK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>SYS_CLK_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.528</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:A</td>
                <td>net</td>
                <td>SYS_CLK_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.370</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.121</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_GB0:A</td>
                <td>net</td>
                <td>SYS_CLK_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.424</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.152</td>
                <td>N/C</td>
                <td>14</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1_RGB5:A</td>
                <td>net</td>
                <td>I_1/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.374</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_1/U0_RGB1_RGB5:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>N/C</td>
                <td>59</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_7:CLK</td>
                <td>net</td>
                <td>I_1/U0_RGB1_RGB5_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.540</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.008</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CORERESET_PF_C0_0/CoreRESET_PF_C0_0/dff_7:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.209</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain TCK</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/regs_31:D</td>
                <td>21.913</td>
                <td>68.663</td>
                <td>21.913</td>
                <td>90.576</td>
                <td>0.000</td>
                <td>29.336</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/dtmInfoChain/regs_31:D</td>
                <td>21.830</td>
                <td>68.742</td>
                <td>21.830</td>
                <td>90.572</td>
                <td>0.000</td>
                <td>29.178</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/dmiAccessChain/regs_40:D</td>
                <td>21.804</td>
                <td>68.774</td>
                <td>21.804</td>
                <td>90.578</td>
                <td>0.000</td>
                <td>29.114</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_BYPASS_CHAIN/reg$:D</td>
                <td>21.735</td>
                <td>68.835</td>
                <td>21.735</td>
                <td>90.570</td>
                <td>0.000</td>
                <td>28.992</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/irChain/regs_4:D</td>
                <td>21.619</td>
                <td>68.931</td>
                <td>21.619</td>
                <td>90.550</td>
                <td>0.000</td>
                <td>28.800</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/regs_31:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>90.576</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>21.913</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>68.663</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UTDI</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>8.262</td>
                <td>8.262</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/UTDIInt_UTDI</td>
                <td/>
                <td>+</td>
                <td>1.489</td>
                <td>9.751</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.168</td>
                <td>9.919</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/UTDIInt_UTDI_2</td>
                <td/>
                <td>+</td>
                <td>0.189</td>
                <td>10.108</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.168</td>
                <td>10.276</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/UTDIInt_UTDI_3</td>
                <td/>
                <td>+</td>
                <td>0.116</td>
                <td>10.392</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.168</td>
                <td>10.560</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/UTDIInt</td>
                <td/>
                <td>+</td>
                <td>0.790</td>
                <td>11.350</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>11.401</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[1]</td>
                <td/>
                <td>+</td>
                <td>1.351</td>
                <td>12.752</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>12.831</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[2]</td>
                <td/>
                <td>+</td>
                <td>0.141</td>
                <td>12.972</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>13.051</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[3]</td>
                <td/>
                <td>+</td>
                <td>0.132</td>
                <td>13.183</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>13.262</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[4]</td>
                <td/>
                <td>+</td>
                <td>0.128</td>
                <td>13.390</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>13.469</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[5]</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>13.604</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>13.683</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[6]</td>
                <td/>
                <td>+</td>
                <td>0.124</td>
                <td>13.807</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>13.886</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[7]</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>14.021</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.143</td>
                <td>14.164</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[8]</td>
                <td/>
                <td>+</td>
                <td>0.070</td>
                <td>14.234</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>14.313</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[9]</td>
                <td/>
                <td>+</td>
                <td>0.123</td>
                <td>14.436</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>14.515</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[10]</td>
                <td/>
                <td>+</td>
                <td>0.126</td>
                <td>14.641</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>14.720</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[11]</td>
                <td/>
                <td>+</td>
                <td>0.316</td>
                <td>15.036</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>15.115</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[12]</td>
                <td/>
                <td>+</td>
                <td>0.130</td>
                <td>15.245</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>15.324</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[13]</td>
                <td/>
                <td>+</td>
                <td>0.135</td>
                <td>15.459</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>15.538</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[14]</td>
                <td/>
                <td>+</td>
                <td>0.134</td>
                <td>15.672</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>15.751</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[15]</td>
                <td/>
                <td>+</td>
                <td>0.121</td>
                <td>15.872</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>15.951</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[16]</td>
                <td/>
                <td>+</td>
                <td>0.126</td>
                <td>16.077</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>16.156</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[17]</td>
                <td/>
                <td>+</td>
                <td>0.124</td>
                <td>16.280</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>16.359</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[18]</td>
                <td/>
                <td>+</td>
                <td>0.133</td>
                <td>16.492</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>16.571</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[19]</td>
                <td/>
                <td>+</td>
                <td>0.136</td>
                <td>16.707</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>16.786</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[20]</td>
                <td/>
                <td>+</td>
                <td>0.085</td>
                <td>16.871</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.143</td>
                <td>17.014</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[21]</td>
                <td/>
                <td>+</td>
                <td>0.363</td>
                <td>17.377</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>17.428</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[22]</td>
                <td/>
                <td>+</td>
                <td>0.119</td>
                <td>17.547</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>17.598</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[23]</td>
                <td/>
                <td>+</td>
                <td>0.109</td>
                <td>17.707</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>17.758</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[24]</td>
                <td/>
                <td>+</td>
                <td>0.055</td>
                <td>17.813</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>17.864</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[25]</td>
                <td/>
                <td>+</td>
                <td>0.648</td>
                <td>18.512</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>18.563</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[26]</td>
                <td/>
                <td>+</td>
                <td>0.617</td>
                <td>19.180</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.083</td>
                <td>19.263</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[27]</td>
                <td/>
                <td>+</td>
                <td>0.112</td>
                <td>19.375</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>19.426</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[28]</td>
                <td/>
                <td>+</td>
                <td>0.121</td>
                <td>19.547</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>19.598</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[29]</td>
                <td/>
                <td>+</td>
                <td>0.121</td>
                <td>19.719</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>19.770</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[30]</td>
                <td/>
                <td>+</td>
                <td>0.111</td>
                <td>19.881</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.051</td>
                <td>19.932</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[31]</td>
                <td/>
                <td>+</td>
                <td>0.211</td>
                <td>20.143</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>20.222</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[32]</td>
                <td/>
                <td>+</td>
                <td>0.126</td>
                <td>20.348</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>20.427</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/delay_sel[33]</td>
                <td/>
                <td>+</td>
                <td>0.125</td>
                <td>20.552</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1</td>
                <td>+</td>
                <td>0.079</td>
                <td>20.631</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/regs_31_RNO:B</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0_TGT_TDI_0</td>
                <td/>
                <td>+</td>
                <td>0.508</td>
                <td>21.139</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/regs_31_RNO:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.083</td>
                <td>21.222</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/regs_31:D</td>
                <td>net</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/N_446_i</td>
                <td/>
                <td>+</td>
                <td>0.691</td>
                <td>21.913</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>21.913</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>83.340</td>
                <td>83.340</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.340</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.340</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>1.812</td>
                <td>85.152</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2</td>
                <td/>
                <td>+</td>
                <td>0.164</td>
                <td>85.316</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.162</td>
                <td>85.478</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_NET</td>
                <td/>
                <td>+</td>
                <td>0.415</td>
                <td>85.893</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.161</td>
                <td>86.054</td>
                <td>8</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.351</td>
                <td>86.405</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.053</td>
                <td>86.458</td>
                <td>4</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.522</td>
                <td>86.980</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.163</td>
                <td>87.143</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_GB0:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/un1_DUT_TCK</td>
                <td/>
                <td>+</td>
                <td>2.421</td>
                <td>89.564</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.111</td>
                <td>89.675</td>
                <td>10</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB6:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.354</td>
                <td>90.029</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>90.085</td>
                <td>38</td>
                <td>r</td>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/regs_31:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB6_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.499</td>
                <td>90.584</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>90.584</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.008</td>
                <td>90.576</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/idcodeChain/regs_31:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>90.576</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>90.576</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_lt</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET SYS_CLK to TCK</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</td>
                <td>7.120</td>
                <td>79.776</td>
                <td>7.120</td>
                <td>86.896</td>
                <td>0.196</td>
                <td>7.092</td>
                <td>-3.770</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/endofshift:ALn</td>
                <td>7.120</td>
                <td>79.776</td>
                <td>7.120</td>
                <td>86.896</td>
                <td>0.196</td>
                <td>7.092</td>
                <td>-3.770</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/q:ALn</td>
                <td>20.928</td>
                <td>153.156</td>
                <td>20.928</td>
                <td>174.084</td>
                <td>0.209</td>
                <td>13.506</td>
                <td>-7.631</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AHB_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/q:ALn</td>
                <td>20.465</td>
                <td>153.633</td>
                <td>20.465</td>
                <td>174.098</td>
                <td>0.209</td>
                <td>13.029</td>
                <td>-7.645</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>MIV_RV32IMA_L1_AHB_C0_0/MIV_RV32IMA_L1_AHB_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AHB_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/q:ALn</td>
                <td>19.709</td>
                <td>154.363</td>
                <td>19.709</td>
                <td>174.072</td>
                <td>0.209</td>
                <td>12.299</td>
                <td>-7.619</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>86.896</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.120</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>79.776</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:URSTB</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>3.274</td>
                <td>3.274</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/iURSTB_URSTB</td>
                <td/>
                <td>+</td>
                <td>1.429</td>
                <td>4.703</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.238</td>
                <td>4.941</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/iURSTB_URSTB_2</td>
                <td/>
                <td>+</td>
                <td>0.158</td>
                <td>5.099</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.238</td>
                <td>5.337</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/iURSTB_URSTB_3</td>
                <td/>
                <td>+</td>
                <td>0.884</td>
                <td>6.221</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG1D</td>
                <td>+</td>
                <td>0.200</td>
                <td>6.421</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/iURSTB</td>
                <td/>
                <td>+</td>
                <td>0.699</td>
                <td>7.120</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.120</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>83.330</td>
                <td>83.330</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>TCK</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.330</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:TCK</td>
                <td>net</td>
                <td>TCK</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>83.330</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk1.genblk1.genblk1.UJTAG_inst:UDRCK</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:UJTAG_SEC</td>
                <td>+</td>
                <td>1.919</td>
                <td>85.249</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2</td>
                <td/>
                <td>+</td>
                <td>0.166</td>
                <td>85.415</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.184</td>
                <td>85.599</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C_NET</td>
                <td/>
                <td>+</td>
                <td>0.437</td>
                <td>86.036</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.146</td>
                <td>86.182</td>
                <td>8</td>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:A</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.383</td>
                <td>86.565</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.055</td>
                <td>86.620</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb:CLK</td>
                <td>net</td>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/N_2_inferred_clock_RNIQ22C/U0_RGB1_RGB7_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.480</td>
                <td>87.100</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>87.100</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.008</td>
                <td>87.092</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/tmsenb:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.196</td>
                <td>86.896</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>86.896</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
