

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sat Feb 24 13:49:49 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 25.00 ns | 9.839 ns |   3.12 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |      794|      794| 19.850 us | 19.850 us |  788|  788| dataflow |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                        |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                Instance                                |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0        |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s        |        6|        6|  0.150 us |  0.150 us |    6|    6|   none  |
        |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0    |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s    |       39|       39|  0.975 us |  0.975 us |   39|   39|   none  |
        |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s  |      678|      678| 16.950 us | 16.950 us |  678|  678|   none  |
        |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0         |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s         |        5|        5|  0.125 us |  0.125 us |    5|    5|   none  |
        |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s  |       18|       18|  0.450 us |  0.450 us |   18|   18|   none  |
        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s    |      787|      787| 19.675 us | 19.675 us |  787|  787|   none  |
        |relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0     |relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s     |       18|       18|  0.450 us |  0.450 us |   18|   18|   none  |
        |relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0     |relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s     |      678|      678| 16.950 us | 16.950 us |  678|  678|   none  |
        +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|       2|    -|
|FIFO                 |       12|      -|      702|    1692|    -|
|Instance             |        4|    567|     5287|   28645|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|       -|    -|
|Register             |        -|      -|        -|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |       16|    567|     5989|   30339|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        1|     19|    ~0   |       6|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |      9|    ~0   |       3|    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                Instance                                |                                 Module                                | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_U0    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s    |        0|     34|   443|  1545|    0|
    |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0    |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s    |        0|    248|  1143|  8439|    0|
    |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0        |dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s        |        0|    275|   524|  8841|    0|
    |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0  |pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s  |        0|      0|  1716|  3998|    0|
    |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0  |pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s  |        0|      0|   943|  1958|    0|
    |relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0     |relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s     |        0|      0|    18|   295|    0|
    |relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0     |relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s     |        0|      0|    13|   479|    0|
    |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0         |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s         |        4|     10|   487|  3090|    0|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                   |                                                                       |        4|    567|  5287| 28645|    0|
    +------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |layer2_out_V_data_0_V_U  |        1|  46|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_1_V_U  |        1|  46|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_2_V_U  |        1|  46|   0|    -|   676|   16|    10816|
    |layer2_out_V_data_3_V_U  |        1|  46|   0|    -|   676|   16|    10816|
    |layer3_out_V_data_0_V_U  |        1|  46|   0|    -|   676|   16|    10816|
    |layer3_out_V_data_1_V_U  |        1|  46|   0|    -|   676|   16|    10816|
    |layer3_out_V_data_2_V_U  |        1|  46|   0|    -|   676|   16|    10816|
    |layer3_out_V_data_3_V_U  |        1|  46|   0|    -|   676|   16|    10816|
    |layer4_out_V_data_0_V_U  |        1|  33|   0|    -|    36|   16|      576|
    |layer4_out_V_data_1_V_U  |        1|  33|   0|    -|    36|   16|      576|
    |layer4_out_V_data_2_V_U  |        1|  33|   0|    -|    36|   16|      576|
    |layer4_out_V_data_3_V_U  |        1|  33|   0|    -|    36|   16|      576|
    |layer5_out_V_data_0_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer5_out_V_data_1_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer5_out_V_data_2_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer5_out_V_data_3_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer5_out_V_data_4_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer5_out_V_data_5_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer5_out_V_data_6_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer5_out_V_data_7_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_0_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_1_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_2_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_3_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_4_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_5_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_6_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer6_out_V_data_7_V_U  |        0|   7|   0|    -|    16|   16|      256|
    |layer7_out_V_data_0_V_U  |        0|   5|   0|    -|     4|   16|       64|
    |layer7_out_V_data_1_V_U  |        0|   5|   0|    -|     4|   16|       64|
    |layer7_out_V_data_2_V_U  |        0|   5|   0|    -|     4|   16|       64|
    |layer7_out_V_data_3_V_U  |        0|   5|   0|    -|     4|   16|       64|
    |layer7_out_V_data_4_V_U  |        0|   5|   0|    -|     4|   16|       64|
    |layer7_out_V_data_5_V_U  |        0|   5|   0|    -|     4|   16|       64|
    |layer7_out_V_data_6_V_U  |        0|   5|   0|    -|     4|   16|       64|
    |layer7_out_V_data_7_V_U  |        0|   5|   0|    -|     4|   16|       64|
    |layer9_out_V_data_0_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer9_out_V_data_1_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer9_out_V_data_2_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer9_out_V_data_3_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer9_out_V_data_4_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer9_out_V_data_5_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer9_out_V_data_6_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer9_out_V_data_7_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer9_out_V_data_8_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer9_out_V_data_9_V_U  |        0|   5|   0|    -|     1|   16|       16|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |Total                    |       12| 702|   0|    0|  5850|  736|    93600|
    +-------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------------+-----+-----+------------+-------------------------+--------------+
|conv2d_input_V_data_0_V_TDATA   |  in |   16|    axis    | conv2d_input_V_data_0_V |    pointer   |
|conv2d_input_V_data_0_V_TVALID  |  in |    1|    axis    | conv2d_input_V_data_0_V |    pointer   |
|conv2d_input_V_data_0_V_TREADY  | out |    1|    axis    | conv2d_input_V_data_0_V |    pointer   |
|layer10_out_V_data_0_V_TDATA    | out |   16|    axis    |  layer10_out_V_data_0_V |    pointer   |
|layer10_out_V_data_0_V_TVALID   | out |    1|    axis    |  layer10_out_V_data_0_V |    pointer   |
|layer10_out_V_data_0_V_TREADY   |  in |    1|    axis    |  layer10_out_V_data_0_V |    pointer   |
|layer10_out_V_data_1_V_TDATA    | out |   16|    axis    |  layer10_out_V_data_1_V |    pointer   |
|layer10_out_V_data_1_V_TVALID   | out |    1|    axis    |  layer10_out_V_data_1_V |    pointer   |
|layer10_out_V_data_1_V_TREADY   |  in |    1|    axis    |  layer10_out_V_data_1_V |    pointer   |
|layer10_out_V_data_2_V_TDATA    | out |   16|    axis    |  layer10_out_V_data_2_V |    pointer   |
|layer10_out_V_data_2_V_TVALID   | out |    1|    axis    |  layer10_out_V_data_2_V |    pointer   |
|layer10_out_V_data_2_V_TREADY   |  in |    1|    axis    |  layer10_out_V_data_2_V |    pointer   |
|layer10_out_V_data_3_V_TDATA    | out |   16|    axis    |  layer10_out_V_data_3_V |    pointer   |
|layer10_out_V_data_3_V_TVALID   | out |    1|    axis    |  layer10_out_V_data_3_V |    pointer   |
|layer10_out_V_data_3_V_TREADY   |  in |    1|    axis    |  layer10_out_V_data_3_V |    pointer   |
|layer10_out_V_data_4_V_TDATA    | out |   16|    axis    |  layer10_out_V_data_4_V |    pointer   |
|layer10_out_V_data_4_V_TVALID   | out |    1|    axis    |  layer10_out_V_data_4_V |    pointer   |
|layer10_out_V_data_4_V_TREADY   |  in |    1|    axis    |  layer10_out_V_data_4_V |    pointer   |
|layer10_out_V_data_5_V_TDATA    | out |   16|    axis    |  layer10_out_V_data_5_V |    pointer   |
|layer10_out_V_data_5_V_TVALID   | out |    1|    axis    |  layer10_out_V_data_5_V |    pointer   |
|layer10_out_V_data_5_V_TREADY   |  in |    1|    axis    |  layer10_out_V_data_5_V |    pointer   |
|layer10_out_V_data_6_V_TDATA    | out |   16|    axis    |  layer10_out_V_data_6_V |    pointer   |
|layer10_out_V_data_6_V_TVALID   | out |    1|    axis    |  layer10_out_V_data_6_V |    pointer   |
|layer10_out_V_data_6_V_TREADY   |  in |    1|    axis    |  layer10_out_V_data_6_V |    pointer   |
|layer10_out_V_data_7_V_TDATA    | out |   16|    axis    |  layer10_out_V_data_7_V |    pointer   |
|layer10_out_V_data_7_V_TVALID   | out |    1|    axis    |  layer10_out_V_data_7_V |    pointer   |
|layer10_out_V_data_7_V_TREADY   |  in |    1|    axis    |  layer10_out_V_data_7_V |    pointer   |
|layer10_out_V_data_8_V_TDATA    | out |   16|    axis    |  layer10_out_V_data_8_V |    pointer   |
|layer10_out_V_data_8_V_TVALID   | out |    1|    axis    |  layer10_out_V_data_8_V |    pointer   |
|layer10_out_V_data_8_V_TREADY   |  in |    1|    axis    |  layer10_out_V_data_8_V |    pointer   |
|layer10_out_V_data_9_V_TDATA    | out |   16|    axis    |  layer10_out_V_data_9_V |    pointer   |
|layer10_out_V_data_9_V_TVALID   | out |    1|    axis    |  layer10_out_V_data_9_V |    pointer   |
|layer10_out_V_data_9_V_TREADY   |  in |    1|    axis    |  layer10_out_V_data_9_V |    pointer   |
|ap_clk                          |  in |    1| ap_ctrl_hs |        myproject        | return value |
|ap_rst_n                        |  in |    1| ap_ctrl_hs |        myproject        | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |        myproject        | return value |
|ap_done                         | out |    1| ap_ctrl_hs |        myproject        | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |        myproject        | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |        myproject        | return value |
+--------------------------------+-----+-----+------------+-------------------------+--------------+

