\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x}{}\section{C\+H\+IP\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}
\label{group___t_i_m_e_r__18_x_x__43_x_x}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsection*{Estructuras de datos}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T}
\begin{DoxyCompactList}\small\item\em 32-\/bit Standard timer register block structure \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{\textquotesingle{}defines\textquotesingle{}}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga7c74d9b89f53a497dd1128e2f4b2670b}{T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+C\+LR}(n)~\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}(n)
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga1f2ad401455a401aa8400fd343eadd1a}{T\+I\+M\+E\+R\+\_\+\+M\+A\+T\+C\+H\+\_\+\+I\+NT}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}((n) \& 0x0\+F))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga085de5b6eb6d51b2ef555bd06f267f83}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+I\+NT}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}((((n) \& 0x0\+F) + 4)))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gace9bc6168bdb15fd3c88da899ad3f154}{T\+I\+M\+E\+R\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t) (1 $<$$<$ 0))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga892a0fbd1ea794e5c6dbbc66e9703bd6}{T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t) (1 $<$$<$ 1))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga7fd49e94768d8d2016f72965f904f5e1}{T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}(((n) $\ast$ 3)))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga0d69103df0ceea6cb41286bc8e7536b3}{T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+E\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}((((n) $\ast$ 3) + 1)))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga7362986ae8e43df0e575eba1789722f4}{T\+I\+M\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}((((n) $\ast$ 3) + 2)))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga34ab45ae29494cf8f92fdc4e6eb7bb06}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+R\+I\+S\+I\+NG}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}(((n) $\ast$ 3)))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gad35ff35bf622cb530f2206ecdd861a7d}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+F\+A\+L\+L\+I\+NG}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}((((n) $\ast$ 3) + 1)))
\item 
\#define \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga39a441a62cb174fd89ebc217417482c9}{T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+C\+AP}(n)~(\hyperlink{group___l_p_c___types___public___macros_ga7ee022f5e5a971a8324e4b7572d49170}{\+\_\+\+B\+IT}((((n) $\ast$ 3) + 2)))
\end{DoxyCompactItemize}
\subsection*{\textquotesingle{}typedefs\textquotesingle{}}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga29caa12f43ff996d3ebbf7d5f9036f2c}{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+TE} \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga15be0f559655d587ad466689f639ab72}{T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+T\+E\+\_\+T}
\begin{DoxyCompactList}\small\item\em Standard timer initial match pin state and change state. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga1ceafbd6fb46418e292878934efb63aa}{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+TE} \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga3f9e5a3ea9ebb982339b786ff7946408}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+T}
\begin{DoxyCompactList}\small\item\em Standard timer clock and edge for count source. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumeraciones}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga29caa12f43ff996d3ebbf7d5f9036f2c}{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+TE} \{ \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2caee61101edb52ea5ce70b74a41766467f}{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+D\+O\+\_\+\+N\+O\+T\+H\+I\+NG} = 0, 
\hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2ca0fc4886f55eb7bcfda4baea4c08c551a}{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+C\+L\+E\+AR} = 1, 
\hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2ca059e5dedfdab474ecafba9827116f5ff}{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+S\+ET} = 2, 
\hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2caa7b4fdd349721213351a4bba29472215}{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+T\+O\+G\+G\+LE} = 3
 \}\begin{DoxyCompactList}\small\item\em Standard timer initial match pin state and change state. \end{DoxyCompactList}
\item 
enum \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga1ceafbd6fb46418e292878934efb63aa}{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+TE} \{ \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaa9c110041557616b65aff5c20d03ae8be}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+P\+C\+LK} = 0, 
\hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaae17c344c6e80cc8f2a0e6f5c4bc32269}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+C\+A\+PN} = 1, 
\hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaaf07e78a49ce7829f3a7975196aeb5a5c}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+C\+A\+PN} = 2, 
\hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaaa09ba96751f9c750f9257050053ccb62}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+B\+O\+T\+H\+\_\+\+C\+A\+PN} = 3
 \}\begin{DoxyCompactList}\small\item\em Standard timer clock and edge for count source. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Funciones}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gac2ca0aff00ae8a651e129afba400c833}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Init} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Initialize a timer. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gaa52f3e33303d7d4f1e2325586a21a5c0}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+De\+Init} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Shutdown a timer. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga0d61fd61d18ba82d44f1b5fec2e48a76}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Pending} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em Determine if a match interrupt is pending. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} bool \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gae9a2575f38b3acaf6255caf15c5b65df}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Pending} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Determine if a capture interrupt is pending. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gae9ad45169f0511d27696923acfd6a17e}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Match} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em Clears a (pending) match interrupt. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga0aebc9314c86b4e9a67e2d08bab38e24}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Capture} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Clears a (pending) capture interrupt. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gaff500707a8a397daf29cc84f454802b2}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Enable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Enables the timer (starts count) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gae7fedfd4c2543991eddd7be1b32bd00b}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Disable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Disables the timer (stops count) \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga6050d4da70d679696b3af922b8c1a6ac}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Count} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Returns the current timer count. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga52328278a0f1326c6ce7dc210ad010d3}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Prescale} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Returns the current prescale count. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gaa2483e6483702140e11de3183d5271f9}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Prescale\+Set} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, uint32\+\_\+t prescale)
\begin{DoxyCompactList}\small\item\em Sets the prescaler value. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gaff98bdf0254cd7783c7b42655fa43cd2}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Match} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum, uint32\+\_\+t matchval)
\begin{DoxyCompactList}\small\item\em Sets a timer match value. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga7eab047dd60eef7fb0f042266f9dae05}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Capture} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Reads a capture register. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gaba0336e88cc662505e2dde1eabff1aaf}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR)
\begin{DoxyCompactList}\small\item\em Resets the timer terminal and prescale counts to 0. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga21daeb9b42a0f7fe57ec52f3815ab223}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Enable\+Int} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em Enables a match interrupt that fires when the terminal count matches the match counter value. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga81252a6e24fddbf78d62f791f589306e}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Disable\+Int} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em Disables a match interrupt for a match counter. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga4b8a551b290e9f70ba8b8569e2937f58}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Enable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em For the specific match counter, enables reset of the terminal count register when a match occurs. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gae203cf1a04cbbf63e966de3a5bd9c29e}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Disable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em For the specific match counter, disables reset of the terminal count register when a match occurs. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gaf76a0a1282598f976f04c00595b6332c}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Enable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em Enable a match timer to stop the terminal count when a match count equals the terminal count. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gae1be576a72246ab2255f735245fb49a7}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Disable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em Disable stop on match for a match timer. Disables a match timer to stop the terminal count when a match count equals the terminal count. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga7768003112560a8cbd06582fa8747fae}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Enable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Enables capture on on rising edge of selected C\+AP signal for the selected capture register, enables the selected C\+A\+Pn.\+capnum signal to load the capture register with the terminal coount on a rising edge. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga25bcfd101f052ee941da5bae28d84fcd}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Disable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Disables capture on on rising edge of selected C\+AP signal. For the selected capture register, disables the selected C\+A\+Pn.\+capnum signal to load the capture register with the terminal coount on a rising edge. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga9938c5dc5cf1aa81064cf2e14ab29d44}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Enable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Enables capture on on falling edge of selected C\+AP signal. For the selected capture register, enables the selected C\+A\+Pn.\+capnum signal to load the capture register with the terminal coount on a falling edge. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga521a3308abdffb693f4785b739dae98f}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Disable} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Disables capture on on falling edge of selected C\+AP signal. For the selected capture register, disables the selected C\+A\+Pn.\+capnum signal to load the capture register with the terminal coount on a falling edge. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga141861bd1b18812fcfd231b8a42065d8}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Enable\+Int} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Enables interrupt on capture of selected C\+AP signal. For the selected capture register, an interrupt will be generated when the enabled rising or falling edge on C\+A\+Pn.\+capnum is detected. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga75d24b5365354b481b285c7c718f3791}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Disable\+Int} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Disables interrupt on capture of selected C\+AP signal. \end{DoxyCompactList}\item 
void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_gaf58d175fd6011349b7331055422b9e28}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Ext\+Match\+Control\+Set} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, int8\+\_\+t initial\+\_\+state, \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga15be0f559655d587ad466689f639ab72}{T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+T\+E\+\_\+T} match\+State, int8\+\_\+t matchnum)
\begin{DoxyCompactList}\small\item\em Sets external match control (M\+A\+Tn.\+matchnum) pin control. For the pin selected with matchnum, sets the function of the pin that occurs on a terminal count match for the match count. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga676ac53fdb5dd31f0288ea5c5023709d}{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Count\+Clock\+Src} (\hyperlink{struct_l_p_c___t_i_m_e_r___t}{L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$p\+T\+MR, \hyperlink{group___t_i_m_e_r__18_x_x__43_x_x_ga3f9e5a3ea9ebb982339b786ff7946408}{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+T} cap\+Src, int8\+\_\+t capnum)
\begin{DoxyCompactList}\small\item\em Sets timer count source and edge with the selected passed from Cap\+Src. If Cap\+Src selected a C\+A\+Pn pin, select the specific C\+A\+Pn pin with the capnum value. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Descripción detallada}


\subsection{Documentación de los \textquotesingle{}defines\textquotesingle{}}
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+F\+A\+L\+L\+I\+NG@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+F\+A\+L\+L\+I\+NG}}
\index{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+F\+A\+L\+L\+I\+NG@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+F\+A\+L\+L\+I\+NG}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+F\+A\+L\+L\+I\+NG}{TIMER_CAP_FALLING}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+F\+A\+L\+L\+I\+NG(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~({\bf \+\_\+\+B\+IT}((((n) $\ast$ 3) + 1)))}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gad35ff35bf622cb530f2206ecdd861a7d}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gad35ff35bf622cb530f2206ecdd861a7d}
Bit location for C\+A\+P.\+n on C\+Rx falling edge, n = 0 to 3 

Definición en la línea 85 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+I\+NT@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+I\+NT}}
\index{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+I\+NT@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+I\+NT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+I\+NT}{TIMER_CAP_INT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+I\+NT(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~({\bf \+\_\+\+B\+IT}((((n) \& 0x0\+F) + 4)))}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga085de5b6eb6d51b2ef555bd06f267f83}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga085de5b6eb6d51b2ef555bd06f267f83}
Macro for getting a capture event interrupt bit 

Definición en la línea 68 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+R\+I\+S\+I\+NG@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+R\+I\+S\+I\+NG}}
\index{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+R\+I\+S\+I\+NG@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+R\+I\+S\+I\+NG}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+R\+I\+S\+I\+NG}{TIMER_CAP_RISING}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+R\+I\+S\+I\+NG(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~({\bf \+\_\+\+B\+IT}(((n) $\ast$ 3)))}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga34ab45ae29494cf8f92fdc4e6eb7bb06}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga34ab45ae29494cf8f92fdc4e6eb7bb06}
Bit location for C\+A\+P.\+n on C\+Rx rising edge, n = 0 to 3 

Definición en la línea 83 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+E\+N\+A\+B\+LE@{T\+I\+M\+E\+R\+\_\+\+E\+N\+A\+B\+LE}}
\index{T\+I\+M\+E\+R\+\_\+\+E\+N\+A\+B\+LE@{T\+I\+M\+E\+R\+\_\+\+E\+N\+A\+B\+LE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R\+\_\+\+E\+N\+A\+B\+LE}{TIMER_ENABLE}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+E\+R\+\_\+\+E\+N\+A\+B\+LE~((uint32\+\_\+t) (1 $<$$<$ 0))}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gace9bc6168bdb15fd3c88da899ad3f154}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gace9bc6168bdb15fd3c88da899ad3f154}
Timer/counter enable bit 

Definición en la línea 71 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+C\+AP@{T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+C\+AP}}
\index{T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+C\+AP@{T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+C\+AP}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+C\+AP}{TIMER_INT_ON_CAP}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+C\+AP(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~({\bf \+\_\+\+B\+IT}((((n) $\ast$ 3) + 2)))}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga39a441a62cb174fd89ebc217417482c9}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga39a441a62cb174fd89ebc217417482c9}
Bit location for C\+A\+P.\+n on C\+Rx interrupt enable, n = 0 to 3 

Definición en la línea 87 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH@{T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH}}
\index{T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH@{T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH}{TIMER_INT_ON_MATCH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+E\+R\+\_\+\+I\+N\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~({\bf \+\_\+\+B\+IT}(((n) $\ast$ 3)))}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga7fd49e94768d8d2016f72965f904f5e1}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga7fd49e94768d8d2016f72965f904f5e1}
Bit location for interrupt on M\+Rx match, n = 0 to 3 

Definición en la línea 76 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+C\+LR@{T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+C\+LR}}
\index{T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+C\+LR@{T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+C\+LR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+C\+LR}{TIMER_IR_CLR}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+E\+R\+\_\+\+I\+R\+\_\+\+C\+LR(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~{\bf \+\_\+\+B\+IT}(n)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga7c74d9b89f53a497dd1128e2f4b2670b}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga7c74d9b89f53a497dd1128e2f4b2670b}
Macro to clear interrupt pending 

Definición en la línea 63 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+M\+A\+T\+C\+H\+\_\+\+I\+NT@{T\+I\+M\+E\+R\+\_\+\+M\+A\+T\+C\+H\+\_\+\+I\+NT}}
\index{T\+I\+M\+E\+R\+\_\+\+M\+A\+T\+C\+H\+\_\+\+I\+NT@{T\+I\+M\+E\+R\+\_\+\+M\+A\+T\+C\+H\+\_\+\+I\+NT}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R\+\_\+\+M\+A\+T\+C\+H\+\_\+\+I\+NT}{TIMER_MATCH_INT}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+E\+R\+\_\+\+M\+A\+T\+C\+H\+\_\+\+I\+NT(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~({\bf \+\_\+\+B\+IT}((n) \& 0x0\+F))}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga1f2ad401455a401aa8400fd343eadd1a}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga1f2ad401455a401aa8400fd343eadd1a}
Macro for getting a timer match interrupt bit 

Definición en la línea 66 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+ET@{T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+ET}}
\index{T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+ET@{T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+ET}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+ET}{TIMER_RESET}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+ET~((uint32\+\_\+t) (1 $<$$<$ 1))}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga892a0fbd1ea794e5c6dbbc66e9703bd6}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga892a0fbd1ea794e5c6dbbc66e9703bd6}
Timer/counter reset bit 

Definición en la línea 73 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+E\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH@{T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+E\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH}}
\index{T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+E\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH@{T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+E\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+E\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH}{TIMER_RESET_ON_MATCH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+E\+R\+\_\+\+R\+E\+S\+E\+T\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~({\bf \+\_\+\+B\+IT}((((n) $\ast$ 3) + 1)))}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga0d69103df0ceea6cb41286bc8e7536b3}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga0d69103df0ceea6cb41286bc8e7536b3}
Bit location for reset on M\+Rx match, n = 0 to 3 

Definición en la línea 78 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH@{T\+I\+M\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH}}
\index{T\+I\+M\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH@{T\+I\+M\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH}{TIMER_STOP_ON_MATCH}}]{\setlength{\rightskip}{0pt plus 5cm}\#define T\+I\+M\+E\+R\+\_\+\+S\+T\+O\+P\+\_\+\+O\+N\+\_\+\+M\+A\+T\+CH(
\begin{DoxyParamCaption}
\item[{}]{n}
\end{DoxyParamCaption}
)~({\bf \+\_\+\+B\+IT}((((n) $\ast$ 3) + 2)))}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga7362986ae8e43df0e575eba1789722f4}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga7362986ae8e43df0e575eba1789722f4}
Bit location for stop on M\+Rx match, n = 0 to 3 

Definición en la línea 80 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los \textquotesingle{}typedefs\textquotesingle{}}
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+T@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+T}}
\index{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+T@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+T}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+T}{TIMER_CAP_SRC_STATE_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+TE}  {\bf T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+T}}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga3f9e5a3ea9ebb982339b786ff7946408}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga3f9e5a3ea9ebb982339b786ff7946408}


Standard timer clock and edge for count source. 

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+T\+E\+\_\+T@{T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+T\+E\+\_\+T}}
\index{T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+T\+E\+\_\+T@{T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+T\+E\+\_\+T}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+T\+E\+\_\+T}{TIMER_PIN_MATCH_STATE_T}}]{\setlength{\rightskip}{0pt plus 5cm}typedef enum {\bf I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+TE}  {\bf T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+T\+E\+\_\+T}}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga15be0f559655d587ad466689f639ab72}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga15be0f559655d587ad466689f639ab72}


Standard timer initial match pin state and change state. 



\subsection{Documentación de las enumeraciones}
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+TE@{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+TE}}
\index{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+TE@{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+TE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+TE}{IP_TIMER_CAP_SRC_STATE}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+TE}}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga1ceafbd6fb46418e292878934efb63aa}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga1ceafbd6fb46418e292878934efb63aa}


Standard timer clock and edge for count source. 

\begin{Desc}
\item[Valores de enumeraciones]\par
\begin{description}
\index{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+P\+C\+LK@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+P\+C\+LK}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+P\+C\+LK@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+P\+C\+LK}}\item[{\em 
T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+P\+C\+LK\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaa9c110041557616b65aff5c20d03ae8be}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaa9c110041557616b65aff5c20d03ae8be}
}]Timer ticks on P\+C\+LK rising edge \index{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+C\+A\+PN@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+C\+A\+PN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+C\+A\+PN@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+C\+A\+PN}}\item[{\em 
T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+R\+I\+S\+I\+N\+G\+\_\+\+C\+A\+PN\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaae17c344c6e80cc8f2a0e6f5c4bc32269}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaae17c344c6e80cc8f2a0e6f5c4bc32269}
}]Timer ticks on C\+A\+Pn.\+x rising edge \index{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+C\+A\+PN@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+C\+A\+PN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+C\+A\+PN@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+C\+A\+PN}}\item[{\em 
T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+F\+A\+L\+L\+I\+N\+G\+\_\+\+C\+A\+PN\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaaf07e78a49ce7829f3a7975196aeb5a5c}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaaf07e78a49ce7829f3a7975196aeb5a5c}
}]Timer ticks on C\+A\+Pn.\+x falling edge \index{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+B\+O\+T\+H\+\_\+\+C\+A\+PN@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+B\+O\+T\+H\+\_\+\+C\+A\+PN}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+B\+O\+T\+H\+\_\+\+C\+A\+PN@{T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+B\+O\+T\+H\+\_\+\+C\+A\+PN}}\item[{\em 
T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+S\+R\+C\+\_\+\+B\+O\+T\+H\+\_\+\+C\+A\+PN\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaaa09ba96751f9c750f9257050053ccb62}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gga1ceafbd6fb46418e292878934efb63aaaa09ba96751f9c750f9257050053ccb62}
}]Timer ticks on C\+A\+Pn.\+x both edges \end{description}
\end{Desc}


Definición en la línea 414 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+TE@{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+TE}}
\index{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+TE@{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+TE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+TE}{IP_TIMER_PIN_MATCH_STATE}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf I\+P\+\_\+\+T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+TE}}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga29caa12f43ff996d3ebbf7d5f9036f2c}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga29caa12f43ff996d3ebbf7d5f9036f2c}


Standard timer initial match pin state and change state. 

\begin{Desc}
\item[Valores de enumeraciones]\par
\begin{description}
\index{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+D\+O\+\_\+\+N\+O\+T\+H\+I\+NG@{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+D\+O\+\_\+\+N\+O\+T\+H\+I\+NG}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+D\+O\+\_\+\+N\+O\+T\+H\+I\+NG@{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+D\+O\+\_\+\+N\+O\+T\+H\+I\+NG}}\item[{\em 
T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+D\+O\+\_\+\+N\+O\+T\+H\+I\+NG\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2caee61101edb52ea5ce70b74a41766467f}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2caee61101edb52ea5ce70b74a41766467f}
}]Timer match state does nothing on match pin \index{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+C\+L\+E\+AR@{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+C\+L\+E\+AR}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+C\+L\+E\+AR@{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+C\+L\+E\+AR}}\item[{\em 
T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+C\+L\+E\+AR\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2ca0fc4886f55eb7bcfda4baea4c08c551a}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2ca0fc4886f55eb7bcfda4baea4c08c551a}
}]Timer match state sets match pin low \index{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+S\+ET@{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+S\+ET}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+S\+ET@{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+S\+ET}}\item[{\em 
T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+S\+ET\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2ca059e5dedfdab474ecafba9827116f5ff}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2ca059e5dedfdab474ecafba9827116f5ff}
}]Timer match state sets match pin high \index{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+T\+O\+G\+G\+LE@{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+T\+O\+G\+G\+LE}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+T\+O\+G\+G\+LE@{T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+T\+O\+G\+G\+LE}}\item[{\em 
T\+I\+M\+E\+R\+\_\+\+E\+X\+T\+M\+A\+T\+C\+H\+\_\+\+T\+O\+G\+G\+LE\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2caa7b4fdd349721213351a4bba29472215}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gga29caa12f43ff996d3ebbf7d5f9036f2caa7b4fdd349721213351a4bba29472215}
}]Timer match state toggles match pin \end{description}
\end{Desc}


Definición en la línea 389 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de las funciones}
\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Disable\+Int@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Disable\+Int}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Disable\+Int@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Disable\+Int}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Disable\+Int(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t capnum)}{Chip_TIMER_CaptureDisableInt(LPC_TIMER_T *pTMR, int8_t capnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Disable\+Int (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{capnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga75d24b5365354b481b285c7c718f3791}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga75d24b5365354b481b285c7c718f3791}


Disables interrupt on capture of selected C\+AP signal. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em capnum} & \+: Capture signal/register to use \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 381 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Enable\+Int@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Enable\+Int}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Enable\+Int@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Enable\+Int}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Enable\+Int(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t capnum)}{Chip_TIMER_CaptureEnableInt(LPC_TIMER_T *pTMR, int8_t capnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Enable\+Int (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{capnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga141861bd1b18812fcfd231b8a42065d8}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga141861bd1b18812fcfd231b8a42065d8}


Enables interrupt on capture of selected C\+AP signal. For the selected capture register, an interrupt will be generated when the enabled rising or falling edge on C\+A\+Pn.\+capnum is detected. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em capnum} & \+: Capture signal/register to use \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 370 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Disable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Disable}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Disable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Disable}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Disable(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t capnum)}{Chip_TIMER_CaptureFallingEdgeDisable(LPC_TIMER_T *pTMR, int8_t capnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Disable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{capnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga521a3308abdffb693f4785b739dae98f}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga521a3308abdffb693f4785b739dae98f}


Disables capture on on falling edge of selected C\+AP signal. For the selected capture register, disables the selected C\+A\+Pn.\+capnum signal to load the capture register with the terminal coount on a falling edge. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em capnum} & \+: Capture signal/register to use \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 357 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Enable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Enable}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Enable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Enable}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Enable(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t capnum)}{Chip_TIMER_CaptureFallingEdgeEnable(LPC_TIMER_T *pTMR, int8_t capnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Falling\+Edge\+Enable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{capnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga9938c5dc5cf1aa81064cf2e14ab29d44}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga9938c5dc5cf1aa81064cf2e14ab29d44}


Enables capture on on falling edge of selected C\+AP signal. For the selected capture register, enables the selected C\+A\+Pn.\+capnum signal to load the capture register with the terminal coount on a falling edge. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em capnum} & \+: Capture signal/register to use \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 344 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Pending@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Pending}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Pending@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Pending}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Pending(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t capnum)}{Chip_TIMER_CapturePending(LPC_TIMER_T *pTMR, int8_t capnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} bool Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Pending (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{capnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gae9a2575f38b3acaf6255caf15c5b65df}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gae9a2575f38b3acaf6255caf15c5b65df}


Determine if a capture interrupt is pending. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em capnum} & \+: Capture interrupt number to check \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
false if the interrupt is not pending, otherwise true 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
Determine if the capture interrupt for the passed capture pin is pending. 
\end{DoxyNote}


Definición en la línea 124 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Disable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Disable}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Disable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Disable}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Disable(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t capnum)}{Chip_TIMER_CaptureRisingEdgeDisable(LPC_TIMER_T *pTMR, int8_t capnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Disable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{capnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga25bcfd101f052ee941da5bae28d84fcd}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga25bcfd101f052ee941da5bae28d84fcd}


Disables capture on on rising edge of selected C\+AP signal. For the selected capture register, disables the selected C\+A\+Pn.\+capnum signal to load the capture register with the terminal coount on a rising edge. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em capnum} & \+: Capture signal/register to use \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 331 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Enable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Enable}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Enable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Enable}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Enable(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t capnum)}{Chip_TIMER_CaptureRisingEdgeEnable(LPC_TIMER_T *pTMR, int8_t capnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Capture\+Rising\+Edge\+Enable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{capnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga7768003112560a8cbd06582fa8747fae}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga7768003112560a8cbd06582fa8747fae}


Enables capture on on rising edge of selected C\+AP signal for the selected capture register, enables the selected C\+A\+Pn.\+capnum signal to load the capture register with the terminal coount on a rising edge. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em capnum} & \+: Capture signal/register to use \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 318 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Capture@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Capture}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Capture@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Capture}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Capture(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t capnum)}{Chip_TIMER_ClearCapture(LPC_TIMER_T *pTMR, int8_t capnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Capture (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{capnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga0aebc9314c86b4e9a67e2d08bab38e24}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga0aebc9314c86b4e9a67e2d08bab38e24}


Clears a (pending) capture interrupt. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em capnum} & \+: Capture interrupt number to clear \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
Clears a pending timer capture interrupt. 
\end{DoxyNote}


Definición en la línea 148 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Match@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Match}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Match@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Match}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Match(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t matchnum)}{Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Clear\+Match (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{matchnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gae9ad45169f0511d27696923acfd6a17e}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gae9ad45169f0511d27696923acfd6a17e}


Clears a (pending) match interrupt. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em matchnum} & \+: Match interrupt number to clear \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
Clears a pending timer match interrupt. 
\end{DoxyNote}


Definición en la línea 136 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+De\+Init@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+De\+Init}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+De\+Init@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+De\+Init}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+De\+Init(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R)}{Chip_TIMER_DeInit(LPC_TIMER_T *pTMR)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+De\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gaa52f3e33303d7d4f1e2325586a21a5c0}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gaa52f3e33303d7d4f1e2325586a21a5c0}


Shutdown a timer. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 78 del archivo timer\+\_\+18xx\+\_\+43xx.\+c.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Disable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Disable}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Disable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Disable}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Disable(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R)}{Chip_TIMER_Disable(LPC_TIMER_T *pTMR)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Disable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gae7fedfd4c2543991eddd7be1b32bd00b}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gae7fedfd4c2543991eddd7be1b32bd00b}


Disables the timer (stops count) 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
Disables the timer to stop counting. 
\end{DoxyNote}


Definición en la línea 170 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Enable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Enable}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Enable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Enable}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Enable(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R)}{Chip_TIMER_Enable(LPC_TIMER_T *pTMR)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Enable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gaff500707a8a397daf29cc84f454802b2}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gaff500707a8a397daf29cc84f454802b2}


Enables the timer (starts count) 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
Enables the timer to start counting. 
\end{DoxyNote}


Definición en la línea 159 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Ext\+Match\+Control\+Set@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Ext\+Match\+Control\+Set}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Ext\+Match\+Control\+Set@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Ext\+Match\+Control\+Set}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Ext\+Match\+Control\+Set(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t initial\+\_\+state, T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T match\+State, int8\+\_\+t matchnum)}{Chip_TIMER_ExtMatchControlSet(LPC_TIMER_T *pTMR, int8_t initial_state, TIMER_PIN_MATCH_STATE_T matchState, int8_t matchnum)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Ext\+Match\+Control\+Set (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{initial\+\_\+state, }
\item[{{\bf T\+I\+M\+E\+R\+\_\+\+P\+I\+N\+\_\+\+M\+A\+T\+C\+H\+\_\+\+S\+T\+A\+T\+E\+\_\+T}}]{match\+State, }
\item[{int8\+\_\+t}]{matchnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gaf58d175fd6011349b7331055422b9e28}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gaf58d175fd6011349b7331055422b9e28}


Sets external match control (M\+A\+Tn.\+matchnum) pin control. For the pin selected with matchnum, sets the function of the pin that occurs on a terminal count match for the match count. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em initial\+\_\+state} & \+: Initial state of the pin, high(1) or low(0) \\
\hline
{\em match\+State} & \+: Selects the match state for the pin \\
\hline
{\em matchnum} & \+: M\+A\+Tn.\+matchnum signal to use \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
For the pin selected with matchnum, sets the function of the pin that occurs on a terminal count match for the match count. 
\end{DoxyNote}


Definición en la línea 104 del archivo timer\+\_\+18xx\+\_\+43xx.\+c.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Init@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Init}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Init@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Init}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Init(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R)}{Chip_TIMER_Init(LPC_TIMER_T *pTMR)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Init (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gac2ca0aff00ae8a651e129afba400c833}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gac2ca0aff00ae8a651e129afba400c833}


Initialize a timer. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 72 del archivo timer\+\_\+18xx\+\_\+43xx.\+c.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Disable\+Int@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Disable\+Int}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Disable\+Int@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Disable\+Int}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Disable\+Int(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t matchnum)}{Chip_TIMER_MatchDisableInt(LPC_TIMER_T *pTMR, int8_t matchnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Disable\+Int (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{matchnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga81252a6e24fddbf78d62f791f589306e}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga81252a6e24fddbf78d62f791f589306e}


Disables a match interrupt for a match counter. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em matchnum} & \+: Match timer, 0 to 3 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 259 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Enable\+Int@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Enable\+Int}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Enable\+Int@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Enable\+Int}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Enable\+Int(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t matchnum)}{Chip_TIMER_MatchEnableInt(LPC_TIMER_T *pTMR, int8_t matchnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Enable\+Int (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{matchnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga21daeb9b42a0f7fe57ec52f3815ab223}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga21daeb9b42a0f7fe57ec52f3815ab223}


Enables a match interrupt that fires when the terminal count matches the match counter value. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em matchnum} & \+: Match timer, 0 to 3 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 248 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Pending@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Pending}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Pending@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Pending}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Pending(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t matchnum)}{Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} bool Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Match\+Pending (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{matchnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga0d61fd61d18ba82d44f1b5fec2e48a76}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga0d61fd61d18ba82d44f1b5fec2e48a76}


Determine if a match interrupt is pending. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em matchnum} & \+: Match interrupt number to check \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
false if the interrupt is not pending, otherwise true 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
Determine if the match interrupt for the passed timer and match counter is pending. 
\end{DoxyNote}


Definición en la línea 111 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Prescale\+Set@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Prescale\+Set}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Prescale\+Set@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Prescale\+Set}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Prescale\+Set(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, uint32\+\_\+t prescale)}{Chip_TIMER_PrescaleSet(LPC_TIMER_T *pTMR, uint32_t prescale)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Prescale\+Set (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{uint32\+\_\+t}]{prescale}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gaa2483e6483702140e11de3183d5271f9}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gaa2483e6483702140e11de3183d5271f9}


Sets the prescaler value. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em prescale} & \+: Prescale value to set the prescale register to \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
Sets the prescale count value. 
\end{DoxyNote}


Definición en la línea 204 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Capture@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Capture}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Capture@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Capture}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Capture(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t capnum)}{Chip_TIMER_ReadCapture(LPC_TIMER_T *pTMR, int8_t capnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Capture (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{capnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga7eab047dd60eef7fb0f042266f9dae05}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga7eab047dd60eef7fb0f042266f9dae05}


Reads a capture register. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em capnum} & \+: Capture register to read \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
The selected capture register value 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
Returns the selected capture register value. 
\end{DoxyNote}


Definición en la línea 229 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Count@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Count}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Count@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Count}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Count(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R)}{Chip_TIMER_ReadCount(LPC_TIMER_T *pTMR)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Count (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga6050d4da70d679696b3af922b8c1a6ac}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga6050d4da70d679696b3af922b8c1a6ac}


Returns the current timer count. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Current timer terminal count value 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
Returns the current timer terminal count. 
\end{DoxyNote}


Definición en la línea 181 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Prescale@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Prescale}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Prescale@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Prescale}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Prescale(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R)}{Chip_TIMER_ReadPrescale(LPC_TIMER_T *pTMR)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} uint32\+\_\+t Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Read\+Prescale (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga52328278a0f1326c6ce7dc210ad010d3}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga52328278a0f1326c6ce7dc210ad010d3}


Returns the current prescale count. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Current timer prescale count value 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
Returns the current prescale count. 
\end{DoxyNote}


Definición en la línea 192 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R)}{Chip_TIMER_Reset(LPC_TIMER_T *pTMR)}}]{\setlength{\rightskip}{0pt plus 5cm}void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gaba0336e88cc662505e2dde1eabff1aaf}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gaba0336e88cc662505e2dde1eabff1aaf}


Resets the timer terminal and prescale counts to 0. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 84 del archivo timer\+\_\+18xx\+\_\+43xx.\+c.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Disable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Disable}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Disable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Disable}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Disable(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t matchnum)}{Chip_TIMER_ResetOnMatchDisable(LPC_TIMER_T *pTMR, int8_t matchnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Disable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{matchnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gae203cf1a04cbbf63e966de3a5bd9c29e}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gae203cf1a04cbbf63e966de3a5bd9c29e}


For the specific match counter, disables reset of the terminal count register when a match occurs. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em matchnum} & \+: Match timer, 0 to 3 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 281 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Enable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Enable}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Enable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Enable}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Enable(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t matchnum)}{Chip_TIMER_ResetOnMatchEnable(LPC_TIMER_T *pTMR, int8_t matchnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Reset\+On\+Match\+Enable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{matchnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga4b8a551b290e9f70ba8b8569e2937f58}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga4b8a551b290e9f70ba8b8569e2937f58}


For the specific match counter, enables reset of the terminal count register when a match occurs. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em matchnum} & \+: Match timer, 0 to 3 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 270 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Match@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Match}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Match@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Match}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Match(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t matchnum, uint32\+\_\+t matchval)}{Chip_TIMER_SetMatch(LPC_TIMER_T *pTMR, int8_t matchnum, uint32_t matchval)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Match (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{matchnum, }
\item[{uint32\+\_\+t}]{matchval}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gaff98bdf0254cd7783c7b42655fa43cd2}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gaff98bdf0254cd7783c7b42655fa43cd2}


Sets a timer match value. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em matchnum} & \+: Match timer to set match count for \\
\hline
{\em matchval} & \+: Match value for the selected match count \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
Sets one of the timer match values. 
\end{DoxyNote}


Definición en la línea 217 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Disable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Disable}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Disable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Disable}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Disable(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t matchnum)}{Chip_TIMER_StopOnMatchDisable(LPC_TIMER_T *pTMR, int8_t matchnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Disable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{matchnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gae1be576a72246ab2255f735245fb49a7}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gae1be576a72246ab2255f735245fb49a7}


Disable stop on match for a match timer. Disables a match timer to stop the terminal count when a match count equals the terminal count. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em matchnum} & \+: Match timer, 0 to 3 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 305 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Enable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Enable}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Enable@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Enable}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Enable(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, int8\+\_\+t matchnum)}{Chip_TIMER_StopOnMatchEnable(LPC_TIMER_T *pTMR, int8_t matchnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Stop\+On\+Match\+Enable (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{int8\+\_\+t}]{matchnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_gaf76a0a1282598f976f04c00595b6332c}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_gaf76a0a1282598f976f04c00595b6332c}


Enable a match timer to stop the terminal count when a match count equals the terminal count. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em matchnum} & \+: Match timer, 0 to 3 \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}


Definición en la línea 293 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

\index{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}!Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Count\+Clock\+Src@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Count\+Clock\+Src}}
\index{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Count\+Clock\+Src@{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Count\+Clock\+Src}!C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver@{C\+H\+I\+P\+: L\+P\+C18xx/43xx 16/32-\/bit Timer driver}}
\subsubsection[{\texorpdfstring{Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Count\+Clock\+Src(\+L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T $\ast$p\+T\+M\+R, T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+\+T cap\+Src, int8\+\_\+t capnum)}{Chip_TIMER_TIMER_SetCountClockSrc(LPC_TIMER_T *pTMR, TIMER_CAP_SRC_STATE_T capSrc, int8_t capnum)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S\+T\+A\+T\+IC} {\bf I\+N\+L\+I\+NE} void Chip\+\_\+\+T\+I\+M\+E\+R\+\_\+\+T\+I\+M\+E\+R\+\_\+\+Set\+Count\+Clock\+Src (
\begin{DoxyParamCaption}
\item[{{\bf L\+P\+C\+\_\+\+T\+I\+M\+E\+R\+\_\+T} $\ast$}]{p\+T\+MR, }
\item[{{\bf T\+I\+M\+E\+R\+\_\+\+C\+A\+P\+\_\+\+S\+R\+C\+\_\+\+S\+T\+A\+T\+E\+\_\+T}}]{cap\+Src, }
\item[{int8\+\_\+t}]{capnum}
\end{DoxyParamCaption}
)}\hypertarget{group___t_i_m_e_r__18_x_x__43_x_x_ga676ac53fdb5dd31f0288ea5c5023709d}{}\label{group___t_i_m_e_r__18_x_x__43_x_x_ga676ac53fdb5dd31f0288ea5c5023709d}


Sets timer count source and edge with the selected passed from Cap\+Src. If Cap\+Src selected a C\+A\+Pn pin, select the specific C\+A\+Pn pin with the capnum value. 


\begin{DoxyParams}{Parámetros}
{\em p\+T\+MR} & \+: Pointer to timer IP register address \\
\hline
{\em cap\+Src} & \+: timer clock source and edge \\
\hline
{\em capnum} & \+: C\+A\+Pn.\+capnum pin to use (if used) \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Devuelve}
Nothing 
\end{DoxyReturn}
\begin{DoxyNote}{Nota}
If Cap\+Src selected a C\+A\+Pn pin, select the specific C\+A\+Pn pin with the capnum value. 
\end{DoxyNote}


Definición en la línea 430 del archivo timer\+\_\+18xx\+\_\+43xx.\+h.

