Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun May 07 22:36:15 2017
| Host         : KUNAL-SLAYER running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_project_DIP_wrapper_control_sets_placed.rpt
| Design       : design_project_DIP_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    50 |
| Minimum Number of register sites lost to control set restrictions |   129 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             207 |           65 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             177 |           54 |
| Yes          | No                    | No                     |             424 |          107 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              79 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                       |                                                                               Enable Signal                                                                              |                                                                          Set/Reset Signal                                                                         | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                                   |                1 |              2 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_project_DIP_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                    |                2 |              4 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_project_DIP_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                    |                1 |              4 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                                                                   |                1 |              4 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_project_DIP_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                                       |                2 |              4 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_project_DIP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                    |                2 |              4 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      |                                                                                                                                                                   |                3 |              4 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                           | design_project_DIP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |                2 |              4 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                               | design_project_DIP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |                2 |              4 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | design_project_DIP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |                3 |              4 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                                                                   |                2 |              4 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        |                                                                                                                                                                   |                2 |              4 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_project_DIP_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst                                                                                                       |                2 |              5 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_project_DIP_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                4 |              5 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[4]_i_1_n_0                                                                           | design_project_DIP_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |                2 |              5 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                               | design_project_DIP_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |                2 |              5 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | design_project_DIP_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                1 |              6 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_project_DIP_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst                                                                                                       |                3 |              8 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                          |                2 |              8 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                           | design_project_DIP_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |                3 |              8 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                               | design_project_DIP_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |                3 |              8 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                                   |                4 |             11 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                                   |                3 |             11 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                   |                3 |             12 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                                   |                5 |             12 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                                   |                3 |             12 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                                   |                4 |             12 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                                   |                7 |             12 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                                   |                3 |             12 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_project_DIP_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                4 |             13 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                                   |                4 |             13 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                                   |                2 |             14 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                   |                3 |             14 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_project_DIP_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |                4 |             16 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_project_DIP_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |                5 |             17 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | design_project_DIP_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                7 |             19 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                                   |                4 |             20 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_project_DIP_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                          |                6 |             20 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                                   |                9 |             34 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                                   |                9 |             47 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                                   |               10 |             47 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                                   |               12 |             48 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                                   |               10 |             48 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                   |               12 |             48 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                                   |                9 |             48 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          | design_project_DIP_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               17 |             69 |
|  design_project_DIP_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                          |                                                                                                                                                                   |               66 |            208 |
+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


