// Seed: 4028581305
module module_0 (
    output supply0 id_0,
    output supply0 id_1
);
  assign id_0 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_1  = 32'd40,
    parameter id_12 = 32'd4,
    parameter id_16 = 32'd18,
    parameter id_31 = 32'd28,
    parameter id_5  = 32'd88
) (
    output tri0  id_0,
    input  wire  _id_1,
    input  wor   id_2,
    input  wire  id_3,
    output tri0  id_4,
    input  tri1  _id_5,
    output wor   id_6,
    output tri0  id_7,
    input  uwire id_8
);
  wire id_10;
  assign id_7 = 1;
  parameter id_11 = $unsigned(33);
  ;
  wire  _id_12;
  logic id_13;
  ;
  assign id_7 = 1;
  wire [id_12 : id_5] id_14;
  wire id_15;
  always disable _id_16;
  logic [7:0][-1 : id_1]
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      _id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  wire [-1 : 1] id_39;
  assign id_22[1] = 'b0;
  logic [-1 'd0 &  id_16 : id_31] id_40;
endmodule
