--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml i2c_via_uart.twx i2c_via_uart.ncd -o i2c_via_uart.twr
i2c_via_uart.pcf -ucf system_pins.ucf

Design file:              i2c_via_uart.ncd
Physical constraint file: i2c_via_uart.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34470 paths analyzed, 4200 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.871ns.
--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2 (SLICE_X23Y41.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_8 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.520ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_8 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y43.AQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_8
    SLICE_X25Y41.D3      net (fanout=2)        0.853   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<8>
    SLICE_X25Y41.D       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>2
    SLICE_X25Y41.C5      net (fanout=15)       0.435   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X25Y41.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X39Y56.C3      net (fanout=2)        2.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X39Y56.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X23Y41.CE      net (fanout=4)        2.362   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X23Y41.CLK     Tceck                 0.408   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<3>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2
    -------------------------------------------------  ---------------------------
    Total                                      7.520ns (1.615ns logic, 5.905ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_5 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.441ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_5 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.BQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<7>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_5
    SLICE_X25Y41.D2      net (fanout=2)        0.774   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<5>
    SLICE_X25Y41.D       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>2
    SLICE_X25Y41.C5      net (fanout=15)       0.435   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X25Y41.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X39Y56.C3      net (fanout=2)        2.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X39Y56.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X23Y41.CE      net (fanout=4)        2.362   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X23Y41.CLK     Tceck                 0.408   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<3>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2
    -------------------------------------------------  ---------------------------
    Total                                      7.441ns (1.615ns logic, 5.826ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_3 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.412ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_3 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.DQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<3>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_3
    SLICE_X25Y41.D1      net (fanout=2)        0.745   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<3>
    SLICE_X25Y41.D       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>2
    SLICE_X25Y41.C5      net (fanout=15)       0.435   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X25Y41.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X39Y56.C3      net (fanout=2)        2.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X39Y56.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X23Y41.CE      net (fanout=4)        2.362   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X23Y41.CLK     Tceck                 0.408   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<3>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_2
    -------------------------------------------------  ---------------------------
    Total                                      7.412ns (1.615ns logic, 5.797ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10 (SLICE_X23Y43.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_8 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.522ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_8 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y43.AQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_8
    SLICE_X25Y41.D3      net (fanout=2)        0.853   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<8>
    SLICE_X25Y41.D       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>2
    SLICE_X25Y41.C5      net (fanout=15)       0.435   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X25Y41.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X39Y56.C3      net (fanout=2)        2.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X39Y56.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X23Y43.CE      net (fanout=4)        2.364   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X23Y43.CLK     Tceck                 0.408   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10
    -------------------------------------------------  ---------------------------
    Total                                      7.522ns (1.615ns logic, 5.907ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_5 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.443ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.191 - 0.199)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_5 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.BQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<7>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_5
    SLICE_X25Y41.D2      net (fanout=2)        0.774   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<5>
    SLICE_X25Y41.D       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>2
    SLICE_X25Y41.C5      net (fanout=15)       0.435   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X25Y41.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X39Y56.C3      net (fanout=2)        2.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X39Y56.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X23Y43.CE      net (fanout=4)        2.364   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X23Y43.CLK     Tceck                 0.408   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10
    -------------------------------------------------  ---------------------------
    Total                                      7.443ns (1.615ns logic, 5.828ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_3 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.414ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.191 - 0.197)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_3 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.DQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<3>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_3
    SLICE_X25Y41.D1      net (fanout=2)        0.745   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<3>
    SLICE_X25Y41.D       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>2
    SLICE_X25Y41.C5      net (fanout=15)       0.435   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X25Y41.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X39Y56.C3      net (fanout=2)        2.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X39Y56.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X23Y43.CE      net (fanout=4)        2.364   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X23Y43.CLK     Tceck                 0.408   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_10
    -------------------------------------------------  ---------------------------
    Total                                      7.414ns (1.615ns logic, 5.799ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_1 (SLICE_X23Y41.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_8 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.502ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.186 - 0.202)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_8 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y43.AQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<11>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_8
    SLICE_X25Y41.D3      net (fanout=2)        0.853   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<8>
    SLICE_X25Y41.D       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>2
    SLICE_X25Y41.C5      net (fanout=15)       0.435   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X25Y41.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X39Y56.C3      net (fanout=2)        2.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X39Y56.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X23Y41.CE      net (fanout=4)        2.362   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X23Y41.CLK     Tceck                 0.390   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<3>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.502ns (1.597ns logic, 5.905ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_5 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.423ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_5 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.BQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<7>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_5
    SLICE_X25Y41.D2      net (fanout=2)        0.774   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<5>
    SLICE_X25Y41.D       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>2
    SLICE_X25Y41.C5      net (fanout=15)       0.435   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X25Y41.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X39Y56.C3      net (fanout=2)        2.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X39Y56.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X23Y41.CE      net (fanout=4)        2.362   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X23Y41.CLK     Tceck                 0.390   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<3>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.423ns (1.597ns logic, 5.826ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_3 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.394ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_3 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.DQ      Tcko                  0.430   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<3>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_3
    SLICE_X25Y41.D1      net (fanout=2)        0.745   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<3>
    SLICE_X25Y41.D       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>2
    SLICE_X25Y41.C5      net (fanout=15)       0.435   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
    SLICE_X25Y41.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>1
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/oTC<13>3
    SLICE_X39Y56.C3      net (fanout=2)        2.255   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sCMD_PERIOD_TC
    SLICE_X39Y56.C       Tilo                  0.259   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv2
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv4
    SLICE_X23Y41.CE      net (fanout=4)        2.362   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/_n0015_inv
    SLICE_X23Y41.CLK     Tceck                 0.390   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT<3>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/eLCD_CMD_TIMER/sCLK_CNT_1
    -------------------------------------------------  ---------------------------
    Total                                      7.394ns (1.597ns logic, 5.797ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/sDATA_CNT_3 (SLICE_X20Y75.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_BUS/eUART_I2C_MASTER/sDATA_CNT_2 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/sDATA_CNT_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_BUS/eUART_I2C_MASTER/sDATA_CNT_2 to eI2C_BUS/eUART_I2C_MASTER/sDATA_CNT_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y75.BQ      Tcko                  0.200   eI2C_BUS/eUART_I2C_MASTER/sDATA_CNT<2>
                                                       eI2C_BUS/eUART_I2C_MASTER/sDATA_CNT_2
    SLICE_X20Y75.B5      net (fanout=3)        0.078   eI2C_BUS/eUART_I2C_MASTER/sDATA_CNT<2>
    SLICE_X20Y75.CLK     Tah         (-Th)    -0.121   eI2C_BUS/eUART_I2C_MASTER/sDATA_CNT<2>
                                                       eI2C_BUS/eUART_I2C_MASTER/Mcount_sDATA_CNT_xor<3>11
                                                       eI2C_BUS/eUART_I2C_MASTER/sDATA_CNT_3
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eCLK_FREQ_DIV/sCLK_CNT_2 (SLICE_X20Y70.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_BUS/eCLK_FREQ_DIV/sCLK_CNT_1 (FF)
  Destination:          eI2C_BUS/eCLK_FREQ_DIV/sCLK_CNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_BUS/eCLK_FREQ_DIV/sCLK_CNT_1 to eI2C_BUS/eCLK_FREQ_DIV/sCLK_CNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y70.CQ      Tcko                  0.200   eI2C_BUS/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_BUS/eCLK_FREQ_DIV/sCLK_CNT_1
    SLICE_X20Y70.C5      net (fanout=4)        0.081   eI2C_BUS/eCLK_FREQ_DIV/sCLK_CNT<1>
    SLICE_X20Y70.CLK     Tah         (-Th)    -0.121   eI2C_BUS/eCLK_FREQ_DIV/sCLK_CNT<3>
                                                       eI2C_BUS/eCLK_FREQ_DIV/Mcount_sCLK_CNT_xor<2>11
                                                       eI2C_BUS/eCLK_FREQ_DIV/sCLK_CNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.321ns logic, 0.081ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

Paths for end point eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT_2 (SLICE_X39Y61.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT_1 (FF)
  Destination:          eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 20.000ns
  Destination Clock:    sCLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT_1 to eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y61.CQ      Tcko                  0.198   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT_1
    SLICE_X39Y61.C5      net (fanout=1)        0.052   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT<1>
    SLICE_X39Y61.CLK     Tah         (-Th)    -0.155   eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT<1>
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/Mcount_sBYTE_EN_CNT_xor<2>11
                                                       eI2C_BUS/eUART_I2C_MASTER/eLCD_DRIVER/sBYTE_EN_CNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "sCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eI2C_BUS/eI2C_SLAVE/reg_gen[1].eSLAVE_REG/sREG<11>/CLK
  Logical resource: eI2C_BUS/eI2C_SLAVE/reg_gen[1].eSLAVE_REG/sREG_8/CK
  Location pin: SLICE_X6Y56.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eI2C_BUS/eI2C_SLAVE/reg_gen[1].eSLAVE_REG/sREG<11>/SR
  Logical resource: eI2C_BUS/eI2C_SLAVE/reg_gen[1].eSLAVE_REG/sREG_8/SR
  Location pin: SLICE_X6Y56.SR
  Clock network: eI2C_BUS/eI2C_SLAVE/inRST_inv
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eI2C_BUS/eI2C_SLAVE/reg_gen[1].eSLAVE_REG/sREG<11>/CLK
  Logical resource: eI2C_BUS/eI2C_SLAVE/reg_gen[1].eSLAVE_REG/sREG_0/CK
  Location pin: SLICE_X6Y56.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    7.871|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 34470 paths, 0 nets, and 6132 connections

Design statistics:
   Minimum period:   7.871ns{1}   (Maximum frequency: 127.049MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 04 12:16:47 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 223 MB



