{
  "module_name": "nv30.c",
  "hash_id": "55e73ce11296c92e011132f2e86faacf283914f53fb553d40a98f03cc784fec7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/engine/gr/nv30.c",
  "human_readable_source": "\n#include \"nv20.h\"\n#include \"regs.h\"\n\n#include <core/gpuobj.h>\n#include <engine/fifo.h>\n#include <engine/fifo/chan.h>\n#include <subdev/fb.h>\n\n \n\nstatic const struct nvkm_object_func\nnv30_gr_chan = {\n\t.dtor = nv20_gr_chan_dtor,\n\t.init = nv20_gr_chan_init,\n\t.fini = nv20_gr_chan_fini,\n};\n\nstatic int\nnv30_gr_chan_new(struct nvkm_gr *base, struct nvkm_chan *fifoch,\n\t\t const struct nvkm_oclass *oclass, struct nvkm_object **pobject)\n{\n\tstruct nv20_gr *gr = nv20_gr(base);\n\tstruct nv20_gr_chan *chan;\n\tint ret, i;\n\n\tif (!(chan = kzalloc(sizeof(*chan), GFP_KERNEL)))\n\t\treturn -ENOMEM;\n\tnvkm_object_ctor(&nv30_gr_chan, oclass, &chan->object);\n\tchan->gr = gr;\n\tchan->chid = fifoch->id;\n\t*pobject = &chan->object;\n\n\tret = nvkm_memory_new(gr->base.engine.subdev.device,\n\t\t\t      NVKM_MEM_TARGET_INST, 0x5f48, 16, true,\n\t\t\t      &chan->inst);\n\tif (ret)\n\t\treturn ret;\n\n\tnvkm_kmap(chan->inst);\n\tnvkm_wo32(chan->inst, 0x0028, 0x00000001 | (chan->chid << 24));\n\tnvkm_wo32(chan->inst, 0x0410, 0x00000101);\n\tnvkm_wo32(chan->inst, 0x0424, 0x00000111);\n\tnvkm_wo32(chan->inst, 0x0428, 0x00000060);\n\tnvkm_wo32(chan->inst, 0x0444, 0x00000080);\n\tnvkm_wo32(chan->inst, 0x0448, 0xffff0000);\n\tnvkm_wo32(chan->inst, 0x044c, 0x00000001);\n\tnvkm_wo32(chan->inst, 0x0460, 0x44400000);\n\tnvkm_wo32(chan->inst, 0x048c, 0xffff0000);\n\tfor (i = 0x04e0; i < 0x04e8; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x0fff0000);\n\tnvkm_wo32(chan->inst, 0x04ec, 0x00011100);\n\tfor (i = 0x0508; i < 0x0548; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x07ff0000);\n\tnvkm_wo32(chan->inst, 0x0550, 0x4b7fffff);\n\tnvkm_wo32(chan->inst, 0x058c, 0x00000080);\n\tnvkm_wo32(chan->inst, 0x0590, 0x30201000);\n\tnvkm_wo32(chan->inst, 0x0594, 0x70605040);\n\tnvkm_wo32(chan->inst, 0x0598, 0xb8a89888);\n\tnvkm_wo32(chan->inst, 0x059c, 0xf8e8d8c8);\n\tnvkm_wo32(chan->inst, 0x05b0, 0xb0000000);\n\tfor (i = 0x0600; i < 0x0640; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x00010588);\n\tfor (i = 0x0640; i < 0x0680; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x00030303);\n\tfor (i = 0x06c0; i < 0x0700; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x0008aae4);\n\tfor (i = 0x0700; i < 0x0740; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x01012000);\n\tfor (i = 0x0740; i < 0x0780; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x00080008);\n\tnvkm_wo32(chan->inst, 0x085c, 0x00040000);\n\tnvkm_wo32(chan->inst, 0x0860, 0x00010000);\n\tfor (i = 0x0864; i < 0x0874; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x00040004);\n\tfor (i = 0x1f18; i <= 0x3088 ; i += 16) {\n\t\tnvkm_wo32(chan->inst, i + 0, 0x10700ff9);\n\t\tnvkm_wo32(chan->inst, i + 4, 0x0436086c);\n\t\tnvkm_wo32(chan->inst, i + 8, 0x000c001b);\n\t}\n\tfor (i = 0x30b8; i < 0x30c8; i += 4)\n\t\tnvkm_wo32(chan->inst, i, 0x0000ffff);\n\tnvkm_wo32(chan->inst, 0x344c, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x3808, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x381c, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x3848, 0x40000000);\n\tnvkm_wo32(chan->inst, 0x384c, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x3850, 0x3f000000);\n\tnvkm_wo32(chan->inst, 0x3858, 0x40000000);\n\tnvkm_wo32(chan->inst, 0x385c, 0x3f800000);\n\tnvkm_wo32(chan->inst, 0x3864, 0xbf800000);\n\tnvkm_wo32(chan->inst, 0x386c, 0xbf800000);\n\tnvkm_done(chan->inst);\n\treturn 0;\n}\n\n \n\nint\nnv30_gr_init(struct nvkm_gr *base)\n{\n\tstruct nv20_gr *gr = nv20_gr(base);\n\tstruct nvkm_device *device = gr->base.engine.subdev.device;\n\n\tnvkm_wr32(device, NV20_PGRAPH_CHANNEL_CTX_TABLE,\n\t\t\t  nvkm_memory_addr(gr->ctxtab) >> 4);\n\n\tnvkm_wr32(device, NV03_PGRAPH_INTR   , 0xFFFFFFFF);\n\tnvkm_wr32(device, NV03_PGRAPH_INTR_EN, 0xFFFFFFFF);\n\n\tnvkm_wr32(device, NV04_PGRAPH_DEBUG_0, 0xFFFFFFFF);\n\tnvkm_wr32(device, NV04_PGRAPH_DEBUG_0, 0x00000000);\n\tnvkm_wr32(device, NV04_PGRAPH_DEBUG_1, 0x401287c0);\n\tnvkm_wr32(device, 0x400890, 0x01b463ff);\n\tnvkm_wr32(device, NV04_PGRAPH_DEBUG_3, 0xf2de0475);\n\tnvkm_wr32(device, NV10_PGRAPH_DEBUG_4, 0x00008000);\n\tnvkm_wr32(device, NV04_PGRAPH_LIMIT_VIOL_PIX, 0xf04bdff6);\n\tnvkm_wr32(device, 0x400B80, 0x1003d888);\n\tnvkm_wr32(device, 0x400B84, 0x0c000000);\n\tnvkm_wr32(device, 0x400098, 0x00000000);\n\tnvkm_wr32(device, 0x40009C, 0x0005ad00);\n\tnvkm_wr32(device, 0x400B88, 0x62ff00ff);  \n\tnvkm_wr32(device, 0x4000a0, 0x00000000);\n\tnvkm_wr32(device, 0x4000a4, 0x00000008);\n\tnvkm_wr32(device, 0x4008a8, 0xb784a400);\n\tnvkm_wr32(device, 0x400ba0, 0x002f8685);\n\tnvkm_wr32(device, 0x400ba4, 0x00231f3f);\n\tnvkm_wr32(device, 0x4008a4, 0x40000020);\n\n\tif (device->chipset == 0x34) {\n\t\tnvkm_wr32(device, NV10_PGRAPH_RDI_INDEX, 0x00EA0004);\n\t\tnvkm_wr32(device, NV10_PGRAPH_RDI_DATA , 0x00200201);\n\t\tnvkm_wr32(device, NV10_PGRAPH_RDI_INDEX, 0x00EA0008);\n\t\tnvkm_wr32(device, NV10_PGRAPH_RDI_DATA , 0x00000008);\n\t\tnvkm_wr32(device, NV10_PGRAPH_RDI_INDEX, 0x00EA0000);\n\t\tnvkm_wr32(device, NV10_PGRAPH_RDI_DATA , 0x00000032);\n\t\tnvkm_wr32(device, NV10_PGRAPH_RDI_INDEX, 0x00E00004);\n\t\tnvkm_wr32(device, NV10_PGRAPH_RDI_DATA , 0x00000002);\n\t}\n\n\tnvkm_wr32(device, 0x4000c0, 0x00000016);\n\n\tnvkm_wr32(device, NV10_PGRAPH_CTX_CONTROL, 0x10000100);\n\tnvkm_wr32(device, NV10_PGRAPH_STATE      , 0xFFFFFFFF);\n\tnvkm_wr32(device, 0x0040075c             , 0x00000001);\n\n\t \n\t \n\tnvkm_wr32(device, 0x4009A4, nvkm_rd32(device, 0x100200));\n\tnvkm_wr32(device, 0x4009A8, nvkm_rd32(device, 0x100204));\n\tif (device->chipset != 0x34) {\n\t\tnvkm_wr32(device, 0x400750, 0x00EA0000);\n\t\tnvkm_wr32(device, 0x400754, nvkm_rd32(device, 0x100200));\n\t\tnvkm_wr32(device, 0x400750, 0x00EA0004);\n\t\tnvkm_wr32(device, 0x400754, nvkm_rd32(device, 0x100204));\n\t}\n\n\treturn 0;\n}\n\nstatic const struct nvkm_gr_func\nnv30_gr = {\n\t.dtor = nv20_gr_dtor,\n\t.oneinit = nv20_gr_oneinit,\n\t.init = nv30_gr_init,\n\t.intr = nv20_gr_intr,\n\t.tile = nv20_gr_tile,\n\t.chan_new = nv30_gr_chan_new,\n\t.sclass = {\n\t\t{ -1, -1, 0x0012, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0019, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0030, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0039, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0043, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0044, &nv04_gr_object },  \n\t\t{ -1, -1, 0x004a, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0062, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0072, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0089, &nv04_gr_object },  \n\t\t{ -1, -1, 0x008a, &nv04_gr_object },  \n\t\t{ -1, -1, 0x009f, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0362, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0389, &nv04_gr_object },  \n\t\t{ -1, -1, 0x038a, &nv04_gr_object },  \n\t\t{ -1, -1, 0x039e, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0397, &nv04_gr_object },  \n\t\t{ -1, -1, 0x0597, &nv04_gr_object },  \n\t\t{}\n\t}\n};\n\nint\nnv30_gr_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst, struct nvkm_gr **pgr)\n{\n\treturn nv20_gr_new_(&nv30_gr, device, type, inst, pgr);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}