# Compile of AddSub4b.v was successful.
# Compile of FA.v was successful.
# Compile of HA.v was successful.
# Compile of tb_AddSub4b.v was successful.
# 4 compiles, 0 failed with no errors. 
# Load canceled
vsim -gui work.tb_AddSub4b
# vsim -gui work.tb_AddSub4b 
# Loading work.tb_AddSub4b
# Loading work.AddSub4b
# Loading work.FA
# Loading work.HA
add wave -position insertpoint  \
sim:/tb_AddSub4b/AddSub_i_A \
sim:/tb_AddSub4b/AddSub_i_B \
sim:/tb_AddSub4b/AddSub_i_fSub \
sim:/tb_AddSub4b/AddSub_o_C \
sim:/tb_AddSub4b/AddSub_o_S
run
# Break in Module tb_AddSub4b at C:/Users/jihoj/GitHub/2024_2_Verilog/01_task/02_sub/verilog/tb_AddSub4b.v line 16
